
ADC_A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ed4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08006064  08006064  00016064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800614c  0800614c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800614c  0800614c  0001614c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006154  08006154  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006154  08006154  00016154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006158  08006158  00016158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800615c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000070  080061cc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  080061cc  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001004a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000204b  00000000  00000000  000300ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  00032138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c88  00000000  00000000  00032e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028816  00000000  00000000  00033b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ec27  00000000  00000000  0005c326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe035  00000000  00000000  0006af4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00168f82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f58  00000000  00000000  00168fd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800604c 	.word	0x0800604c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800604c 	.word	0x0800604c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057a:	f000 fbad 	bl	8000cd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057e:	f000 f82f 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000582:	f000 f927 	bl	80007d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000586:	f000 f8f5 	bl	8000774 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800058a:	f000 f87b 	bl	8000684 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800058e:	2012      	movs	r0, #18
 8000590:	f002 fb55 	bl	8002c3e <HAL_NVIC_EnableIRQ>
  HAL_ADC_Start(&hadc1);
 8000594:	4810      	ldr	r0, [pc, #64]	; (80005d8 <main+0x64>)
 8000596:	f000 ffb5 	bl	8001504 <HAL_ADC_Start>

  uint32_t value = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// Wait for conversion to end
	HAL_StatusTypeDef result = HAL_ADC_PollForConversion(&hadc1, 1000);
 800059e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005a2:	480d      	ldr	r0, [pc, #52]	; (80005d8 <main+0x64>)
 80005a4:	f001 f89c 	bl	80016e0 <HAL_ADC_PollForConversion>
 80005a8:	4603      	mov	r3, r0
 80005aa:	72fb      	strb	r3, [r7, #11]
	// Read the converted value
	uint32_t valueRaded =  HAL_ADC_GetValue(&hadc1);
 80005ac:	480a      	ldr	r0, [pc, #40]	; (80005d8 <main+0x64>)
 80005ae:	f001 f96f 	bl	8001890 <HAL_ADC_GetValue>
 80005b2:	6078      	str	r0, [r7, #4]
	if(valueRaded != value)
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d005      	beq.n	80005c8 <main+0x54>
	{
		value = valueRaded;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	60fb      	str	r3, [r7, #12]
		printf("%d \n\r",value);
 80005c0:	68f9      	ldr	r1, [r7, #12]
 80005c2:	4806      	ldr	r0, [pc, #24]	; (80005dc <main+0x68>)
 80005c4:	f004 fdb4 	bl	8005130 <iprintf>
	}
	HAL_ADC_Stop(&hadc1);
 80005c8:	4803      	ldr	r0, [pc, #12]	; (80005d8 <main+0x64>)
 80005ca:	f001 f855 	bl	8001678 <HAL_ADC_Stop>
	HAL_ADC_Start(&hadc1);
 80005ce:	4802      	ldr	r0, [pc, #8]	; (80005d8 <main+0x64>)
 80005d0:	f000 ff98 	bl	8001504 <HAL_ADC_Start>
  {
 80005d4:	e7e3      	b.n	800059e <main+0x2a>
 80005d6:	bf00      	nop
 80005d8:	2000008c 	.word	0x2000008c
 80005dc:	08006064 	.word	0x08006064

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b096      	sub	sp, #88	; 0x58
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	2244      	movs	r2, #68	; 0x44
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f004 fd96 	bl	8005120 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	463b      	mov	r3, r7
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000602:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000606:	f002 fd05 	bl	8003014 <HAL_PWREx_ControlVoltageScaling>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000610:	f000 f958 	bl	80008c4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000614:	2302      	movs	r3, #2
 8000616:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000618:	f44f 7380 	mov.w	r3, #256	; 0x100
 800061c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800061e:	2310      	movs	r3, #16
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000626:	2302      	movs	r3, #2
 8000628:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800062a:	2301      	movs	r3, #1
 800062c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800062e:	230a      	movs	r3, #10
 8000630:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000632:	2307      	movs	r3, #7
 8000634:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000636:	2302      	movs	r3, #2
 8000638:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4618      	mov	r0, r3
 8000644:	f002 fd3c 	bl	80030c0 <HAL_RCC_OscConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800064e:	f000 f939 	bl	80008c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000652:	230f      	movs	r3, #15
 8000654:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000656:	2303      	movs	r3, #3
 8000658:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000666:	463b      	mov	r3, r7
 8000668:	2104      	movs	r1, #4
 800066a:	4618      	mov	r0, r3
 800066c:	f003 f904 	bl	8003878 <HAL_RCC_ClockConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000676:	f000 f925 	bl	80008c4 <Error_Handler>
  }
}
 800067a:	bf00      	nop
 800067c:	3758      	adds	r7, #88	; 0x58
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08a      	sub	sp, #40	; 0x28
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]
 80006a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006a6:	4b30      	ldr	r3, [pc, #192]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006a8:	4a30      	ldr	r2, [pc, #192]	; (800076c <MX_ADC1_Init+0xe8>)
 80006aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80006ac:	4b2e      	ldr	r3, [pc, #184]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80006b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006b4:	4b2c      	ldr	r3, [pc, #176]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ba:	4b2b      	ldr	r3, [pc, #172]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006bc:	2200      	movs	r2, #0
 80006be:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006c0:	4b29      	ldr	r3, [pc, #164]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c6:	4b28      	ldr	r3, [pc, #160]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006c8:	2204      	movs	r2, #4
 80006ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006cc:	4b26      	ldr	r3, [pc, #152]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006d2:	4b25      	ldr	r3, [pc, #148]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80006d8:	4b23      	ldr	r3, [pc, #140]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006da:	2201      	movs	r2, #1
 80006dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006de:	4b22      	ldr	r3, [pc, #136]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e6:	4b20      	ldr	r3, [pc, #128]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ec:	4b1e      	ldr	r3, [pc, #120]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006f2:	4b1d      	ldr	r3, [pc, #116]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006fa:	4b1b      	ldr	r3, [pc, #108]	; (8000768 <MX_ADC1_Init+0xe4>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000700:	4b19      	ldr	r3, [pc, #100]	; (8000768 <MX_ADC1_Init+0xe4>)
 8000702:	2200      	movs	r2, #0
 8000704:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000708:	4817      	ldr	r0, [pc, #92]	; (8000768 <MX_ADC1_Init+0xe4>)
 800070a:	f000 fda5 	bl	8001258 <HAL_ADC_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000714:	f000 f8d6 	bl	80008c4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800071c:	f107 031c 	add.w	r3, r7, #28
 8000720:	4619      	mov	r1, r3
 8000722:	4811      	ldr	r0, [pc, #68]	; (8000768 <MX_ADC1_Init+0xe4>)
 8000724:	f002 f8e4 	bl	80028f0 <HAL_ADCEx_MultiModeConfigChannel>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800072e:	f000 f8c9 	bl	80008c4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000732:	4b0f      	ldr	r3, [pc, #60]	; (8000770 <MX_ADC1_Init+0xec>)
 8000734:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000736:	2306      	movs	r3, #6
 8000738:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800073e:	237f      	movs	r3, #127	; 0x7f
 8000740:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000742:	2304      	movs	r3, #4
 8000744:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	4619      	mov	r1, r3
 800074e:	4806      	ldr	r0, [pc, #24]	; (8000768 <MX_ADC1_Init+0xe4>)
 8000750:	f001 fae4 	bl	8001d1c <HAL_ADC_ConfigChannel>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800075a:	f000 f8b3 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800075e:	bf00      	nop
 8000760:	3728      	adds	r7, #40	; 0x28
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	2000008c 	.word	0x2000008c
 800076c:	50040000 	.word	0x50040000
 8000770:	14f00020 	.word	0x14f00020

08000774 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000778:	4b14      	ldr	r3, [pc, #80]	; (80007cc <MX_USART2_UART_Init+0x58>)
 800077a:	4a15      	ldr	r2, [pc, #84]	; (80007d0 <MX_USART2_UART_Init+0x5c>)
 800077c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800077e:	4b13      	ldr	r3, [pc, #76]	; (80007cc <MX_USART2_UART_Init+0x58>)
 8000780:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000784:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000786:	4b11      	ldr	r3, [pc, #68]	; (80007cc <MX_USART2_UART_Init+0x58>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800078c:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <MX_USART2_UART_Init+0x58>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_USART2_UART_Init+0x58>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_USART2_UART_Init+0x58>)
 800079a:	220c      	movs	r2, #12
 800079c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007b8:	f003 ff3e 	bl	8004638 <HAL_UART_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007c2:	f000 f87f 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	200000f0 	.word	0x200000f0
 80007d0:	40004400 	.word	0x40004400

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ea:	4b2b      	ldr	r3, [pc, #172]	; (8000898 <MX_GPIO_Init+0xc4>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ee:	4a2a      	ldr	r2, [pc, #168]	; (8000898 <MX_GPIO_Init+0xc4>)
 80007f0:	f043 0304 	orr.w	r3, r3, #4
 80007f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007f6:	4b28      	ldr	r3, [pc, #160]	; (8000898 <MX_GPIO_Init+0xc4>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000802:	4b25      	ldr	r3, [pc, #148]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000806:	4a24      	ldr	r2, [pc, #144]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000808:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800080c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800080e:	4b22      	ldr	r3, [pc, #136]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	4b1f      	ldr	r3, [pc, #124]	; (8000898 <MX_GPIO_Init+0xc4>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081e:	4a1e      	ldr	r2, [pc, #120]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000826:	4b1c      	ldr	r3, [pc, #112]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	4b19      	ldr	r3, [pc, #100]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000836:	4a18      	ldr	r2, [pc, #96]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000838:	f043 0302 	orr.w	r3, r3, #2
 800083c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800083e:	4b16      	ldr	r3, [pc, #88]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	2120      	movs	r1, #32
 800084e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000852:	f002 fbb9 	bl	8002fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000856:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800085a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800085c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4619      	mov	r1, r3
 800086c:	480b      	ldr	r0, [pc, #44]	; (800089c <MX_GPIO_Init+0xc8>)
 800086e:	f002 fa01 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000872:	2320      	movs	r3, #32
 8000874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000876:	2301      	movs	r3, #1
 8000878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087e:	2300      	movs	r3, #0
 8000880:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	4619      	mov	r1, r3
 8000888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088c:	f002 f9f2 	bl	8002c74 <HAL_GPIO_Init>

}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	; 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40021000 	.word	0x40021000
 800089c:	48000800 	.word	0x48000800

080008a0 <__io_putchar>:

/* USER CODE BEGIN 4 */
	PUTCHAR_PROTOTYPE
	{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	  /* Place your implementation of fputc here */
	  /* e.g. write a character to the USART1 and Loop until the end of transmission */
	  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80008a8:	1d39      	adds	r1, r7, #4
 80008aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008ae:	2201      	movs	r2, #1
 80008b0:	4803      	ldr	r0, [pc, #12]	; (80008c0 <__io_putchar+0x20>)
 80008b2:	f003 ff0f 	bl	80046d4 <HAL_UART_Transmit>

	  return ch;
 80008b6:	687b      	ldr	r3, [r7, #4]
	}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	200000f0 	.word	0x200000f0

080008c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c8:	b672      	cpsid	i
}
 80008ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008cc:	e7fe      	b.n	80008cc <Error_Handler+0x8>
	...

080008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d6:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <HAL_MspInit+0x44>)
 80008d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008da:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <HAL_MspInit+0x44>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6613      	str	r3, [r2, #96]	; 0x60
 80008e2:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <HAL_MspInit+0x44>)
 80008e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ee:	4b09      	ldr	r3, [pc, #36]	; (8000914 <HAL_MspInit+0x44>)
 80008f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008f2:	4a08      	ldr	r2, [pc, #32]	; (8000914 <HAL_MspInit+0x44>)
 80008f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f8:	6593      	str	r3, [r2, #88]	; 0x58
 80008fa:	4b06      	ldr	r3, [pc, #24]	; (8000914 <HAL_MspInit+0x44>)
 80008fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	40021000 	.word	0x40021000

08000918 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b0ac      	sub	sp, #176	; 0xb0
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000930:	f107 0314 	add.w	r3, r7, #20
 8000934:	2288      	movs	r2, #136	; 0x88
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f004 fbf1 	bl	8005120 <memset>
  if(hadc->Instance==ADC1)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a2b      	ldr	r2, [pc, #172]	; (80009f0 <HAL_ADC_MspInit+0xd8>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d14f      	bne.n	80009e8 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000948:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800094c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800094e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000952:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000956:	2302      	movs	r3, #2
 8000958:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800095a:	2301      	movs	r3, #1
 800095c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800095e:	2308      	movs	r3, #8
 8000960:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000962:	2307      	movs	r3, #7
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000966:	2302      	movs	r3, #2
 8000968:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800096a:	2302      	movs	r3, #2
 800096c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800096e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000972:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	4618      	mov	r0, r3
 800097a:	f003 f9a1 	bl	8003cc0 <HAL_RCCEx_PeriphCLKConfig>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000984:	f7ff ff9e 	bl	80008c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000988:	4b1a      	ldr	r3, [pc, #104]	; (80009f4 <HAL_ADC_MspInit+0xdc>)
 800098a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098c:	4a19      	ldr	r2, [pc, #100]	; (80009f4 <HAL_ADC_MspInit+0xdc>)
 800098e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000992:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000994:	4b17      	ldr	r3, [pc, #92]	; (80009f4 <HAL_ADC_MspInit+0xdc>)
 8000996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000998:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800099c:	613b      	str	r3, [r7, #16]
 800099e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a0:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <HAL_ADC_MspInit+0xdc>)
 80009a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a4:	4a13      	ldr	r2, [pc, #76]	; (80009f4 <HAL_ADC_MspInit+0xdc>)
 80009a6:	f043 0301 	orr.w	r3, r3, #1
 80009aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <HAL_ADC_MspInit+0xdc>)
 80009ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b0:	f003 0301 	and.w	r3, r3, #1
 80009b4:	60fb      	str	r3, [r7, #12]
 80009b6:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_1_Pin;
 80009b8:	2301      	movs	r3, #1
 80009ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80009be:	230b      	movs	r3, #11
 80009c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(ADC_1_GPIO_Port, &GPIO_InitStruct);
 80009ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009ce:	4619      	mov	r1, r3
 80009d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009d4:	f002 f94e 	bl	8002c74 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80009d8:	2200      	movs	r2, #0
 80009da:	2100      	movs	r1, #0
 80009dc:	2012      	movs	r0, #18
 80009de:	f002 f912 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80009e2:	2012      	movs	r0, #18
 80009e4:	f002 f92b 	bl	8002c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009e8:	bf00      	nop
 80009ea:	37b0      	adds	r7, #176	; 0xb0
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	50040000 	.word	0x50040000
 80009f4:	40021000 	.word	0x40021000

080009f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b0ac      	sub	sp, #176	; 0xb0
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a00:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
 8000a0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	2288      	movs	r2, #136	; 0x88
 8000a16:	2100      	movs	r1, #0
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f004 fb81 	bl	8005120 <memset>
  if(huart->Instance==USART2)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a21      	ldr	r2, [pc, #132]	; (8000aa8 <HAL_UART_MspInit+0xb0>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d13b      	bne.n	8000aa0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	4618      	mov	r0, r3
 8000a36:	f003 f943 	bl	8003cc0 <HAL_RCCEx_PeriphCLKConfig>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a40:	f7ff ff40 	bl	80008c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a44:	4b19      	ldr	r3, [pc, #100]	; (8000aac <HAL_UART_MspInit+0xb4>)
 8000a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a48:	4a18      	ldr	r2, [pc, #96]	; (8000aac <HAL_UART_MspInit+0xb4>)
 8000a4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a4e:	6593      	str	r3, [r2, #88]	; 0x58
 8000a50:	4b16      	ldr	r3, [pc, #88]	; (8000aac <HAL_UART_MspInit+0xb4>)
 8000a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a58:	613b      	str	r3, [r7, #16]
 8000a5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5c:	4b13      	ldr	r3, [pc, #76]	; (8000aac <HAL_UART_MspInit+0xb4>)
 8000a5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a60:	4a12      	ldr	r2, [pc, #72]	; (8000aac <HAL_UART_MspInit+0xb4>)
 8000a62:	f043 0301 	orr.w	r3, r3, #1
 8000a66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a68:	4b10      	ldr	r3, [pc, #64]	; (8000aac <HAL_UART_MspInit+0xb4>)
 8000a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a74:	230c      	movs	r3, #12
 8000a76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a86:	2303      	movs	r3, #3
 8000a88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a8c:	2307      	movs	r3, #7
 8000a8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a92:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a96:	4619      	mov	r1, r3
 8000a98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a9c:	f002 f8ea 	bl	8002c74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	37b0      	adds	r7, #176	; 0xb0
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40004400 	.word	0x40004400
 8000aac:	40021000 	.word	0x40021000

08000ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <NMI_Handler+0x4>

08000ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <HardFault_Handler+0x4>

08000abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <MemManage_Handler+0x4>

08000ac2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac6:	e7fe      	b.n	8000ac6 <BusFault_Handler+0x4>

08000ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000acc:	e7fe      	b.n	8000acc <UsageFault_Handler+0x4>

08000ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aea:	b480      	push	{r7}
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afc:	f000 f948 	bl	8000d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000b08:	4802      	ldr	r0, [pc, #8]	; (8000b14 <ADC1_2_IRQHandler+0x10>)
 8000b0a:	f000 fecf 	bl	80018ac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	2000008c 	.word	0x2000008c

08000b18 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]
 8000b28:	e00a      	b.n	8000b40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b2a:	f3af 8000 	nop.w
 8000b2e:	4601      	mov	r1, r0
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	1c5a      	adds	r2, r3, #1
 8000b34:	60ba      	str	r2, [r7, #8]
 8000b36:	b2ca      	uxtb	r2, r1
 8000b38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]
 8000b40:	697a      	ldr	r2, [r7, #20]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	dbf0      	blt.n	8000b2a <_read+0x12>
	}

return len;
 8000b48:	687b      	ldr	r3, [r7, #4]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3718      	adds	r7, #24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b086      	sub	sp, #24
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	60f8      	str	r0, [r7, #12]
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
 8000b62:	e009      	b.n	8000b78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	1c5a      	adds	r2, r3, #1
 8000b68:	60ba      	str	r2, [r7, #8]
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fe97 	bl	80008a0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	3301      	adds	r3, #1
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	697a      	ldr	r2, [r7, #20]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	dbf1      	blt.n	8000b64 <_write+0x12>
	}
	return len;
 8000b80:	687b      	ldr	r3, [r7, #4]
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3718      	adds	r7, #24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <_close>:

int _close(int file)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
	return -1;
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bb2:	605a      	str	r2, [r3, #4]
	return 0;
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <_isatty>:

int _isatty(int file)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
	return 1;
 8000bca:	2301      	movs	r3, #1
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
	return 0;
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bfc:	4a14      	ldr	r2, [pc, #80]	; (8000c50 <_sbrk+0x5c>)
 8000bfe:	4b15      	ldr	r3, [pc, #84]	; (8000c54 <_sbrk+0x60>)
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c08:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c10:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <_sbrk+0x64>)
 8000c12:	4a12      	ldr	r2, [pc, #72]	; (8000c5c <_sbrk+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c16:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d207      	bcs.n	8000c34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c24:	f004 fa52 	bl	80050cc <__errno>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c32:	e009      	b.n	8000c48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <_sbrk+0x64>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c3a:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	4a05      	ldr	r2, [pc, #20]	; (8000c58 <_sbrk+0x64>)
 8000c44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c46:	68fb      	ldr	r3, [r7, #12]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20018000 	.word	0x20018000
 8000c54:	00000400 	.word	0x00000400
 8000c58:	20000174 	.word	0x20000174
 8000c5c:	20000190 	.word	0x20000190

08000c60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <SystemInit+0x20>)
 8000c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c6a:	4a05      	ldr	r2, [pc, #20]	; (8000c80 <SystemInit+0x20>)
 8000c6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cbc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff ffea 	bl	8000c60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8e:	490d      	ldr	r1, [pc, #52]	; (8000cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c90:	4a0d      	ldr	r2, [pc, #52]	; (8000cc8 <LoopForever+0xe>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca4:	4c0a      	ldr	r4, [pc, #40]	; (8000cd0 <LoopForever+0x16>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f004 fa11 	bl	80050d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cb6:	f7ff fc5d 	bl	8000574 <main>

08000cba <LoopForever>:

LoopForever:
    b LoopForever
 8000cba:	e7fe      	b.n	8000cba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000cbc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cc8:	0800615c 	.word	0x0800615c
  ldr r2, =_sbss
 8000ccc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cd0:	2000018c 	.word	0x2000018c

08000cd4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC3_IRQHandler>
	...

08000cd8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce2:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <HAL_Init+0x3c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a0b      	ldr	r2, [pc, #44]	; (8000d14 <HAL_Init+0x3c>)
 8000ce8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cee:	2003      	movs	r0, #3
 8000cf0:	f001 ff7e 	bl	8002bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f000 f80f 	bl	8000d18 <HAL_InitTick>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d002      	beq.n	8000d06 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d00:	2301      	movs	r3, #1
 8000d02:	71fb      	strb	r3, [r7, #7]
 8000d04:	e001      	b.n	8000d0a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d06:	f7ff fde3 	bl	80008d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40022000 	.word	0x40022000

08000d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d20:	2300      	movs	r3, #0
 8000d22:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d24:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <HAL_InitTick+0x6c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d023      	beq.n	8000d74 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d2c:	4b16      	ldr	r3, [pc, #88]	; (8000d88 <HAL_InitTick+0x70>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <HAL_InitTick+0x6c>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	4619      	mov	r1, r3
 8000d36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d42:	4618      	mov	r0, r3
 8000d44:	f001 ff89 	bl	8002c5a <HAL_SYSTICK_Config>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d10f      	bne.n	8000d6e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b0f      	cmp	r3, #15
 8000d52:	d809      	bhi.n	8000d68 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d54:	2200      	movs	r2, #0
 8000d56:	6879      	ldr	r1, [r7, #4]
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f001 ff53 	bl	8002c06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d60:	4a0a      	ldr	r2, [pc, #40]	; (8000d8c <HAL_InitTick+0x74>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6013      	str	r3, [r2, #0]
 8000d66:	e007      	b.n	8000d78 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	73fb      	strb	r3, [r7, #15]
 8000d6c:	e004      	b.n	8000d78 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	73fb      	strb	r3, [r7, #15]
 8000d72:	e001      	b.n	8000d78 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000000 	.word	0x20000000
 8000d8c:	20000004 	.word	0x20000004

08000d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_IncTick+0x20>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_IncTick+0x24>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4413      	add	r3, r2
 8000da0:	4a04      	ldr	r2, [pc, #16]	; (8000db4 <HAL_IncTick+0x24>)
 8000da2:	6013      	str	r3, [r2, #0]
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	20000008 	.word	0x20000008
 8000db4:	20000178 	.word	0x20000178

08000db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return uwTick;
 8000dbc:	4b03      	ldr	r3, [pc, #12]	; (8000dcc <HAL_GetTick+0x14>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	20000178 	.word	0x20000178

08000dd0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	431a      	orrs	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	609a      	str	r2, [r3, #8]
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	431a      	orrs	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
}
 8000e10:	bf00      	nop
 8000e12:	370c      	adds	r7, #12
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b087      	sub	sp, #28
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	3360      	adds	r3, #96	; 0x60
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	4413      	add	r3, r2
 8000e52:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <LL_ADC_SetOffset+0x44>)
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	430a      	orrs	r2, r1
 8000e66:	4313      	orrs	r3, r2
 8000e68:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e70:	bf00      	nop
 8000e72:	371c      	adds	r7, #28
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	03fff000 	.word	0x03fff000

08000e80 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	3360      	adds	r3, #96	; 0x60
 8000e8e:	461a      	mov	r2, r3
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	4413      	add	r3, r2
 8000e96:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b087      	sub	sp, #28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	3360      	adds	r3, #96	; 0x60
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4413      	add	r3, r2
 8000ec4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	431a      	orrs	r2, r3
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000ed6:	bf00      	nop
 8000ed8:	371c      	adds	r7, #28
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d101      	bne.n	8000efa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e000      	b.n	8000efc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b087      	sub	sp, #28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	3330      	adds	r3, #48	; 0x30
 8000f18:	461a      	mov	r2, r3
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	0a1b      	lsrs	r3, r3, #8
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	f003 030c 	and.w	r3, r3, #12
 8000f24:	4413      	add	r3, r2
 8000f26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	f003 031f 	and.w	r3, r3, #31
 8000f32:	211f      	movs	r1, #31
 8000f34:	fa01 f303 	lsl.w	r3, r1, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	401a      	ands	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	0e9b      	lsrs	r3, r3, #26
 8000f40:	f003 011f 	and.w	r1, r3, #31
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	f003 031f 	and.w	r3, r3, #31
 8000f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4e:	431a      	orrs	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f54:	bf00      	nop
 8000f56:	371c      	adds	r7, #28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d101      	bne.n	8000f78 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8000f74:	2301      	movs	r3, #1
 8000f76:	e000      	b.n	8000f7a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b087      	sub	sp, #28
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	60f8      	str	r0, [r7, #12]
 8000f8e:	60b9      	str	r1, [r7, #8]
 8000f90:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	3314      	adds	r3, #20
 8000f96:	461a      	mov	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	0e5b      	lsrs	r3, r3, #25
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	f003 0304 	and.w	r3, r3, #4
 8000fa2:	4413      	add	r3, r2
 8000fa4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	0d1b      	lsrs	r3, r3, #20
 8000fae:	f003 031f 	and.w	r3, r3, #31
 8000fb2:	2107      	movs	r1, #7
 8000fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	401a      	ands	r2, r3
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	0d1b      	lsrs	r3, r3, #20
 8000fc0:	f003 031f 	and.w	r3, r3, #31
 8000fc4:	6879      	ldr	r1, [r7, #4]
 8000fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fca:	431a      	orrs	r2, r3
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000fd0:	bf00      	nop
 8000fd2:	371c      	adds	r7, #28
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0318 	and.w	r3, r3, #24
 8000ffe:	4908      	ldr	r1, [pc, #32]	; (8001020 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001000:	40d9      	lsrs	r1, r3
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	400b      	ands	r3, r1
 8001006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800100a:	431a      	orrs	r2, r3
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	0007ffff 	.word	0x0007ffff

08001024 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f003 031f 	and.w	r3, r3, #31
}
 8001034:	4618      	mov	r0, r3
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800106c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	6093      	str	r3, [r2, #8]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001090:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001094:	d101      	bne.n	800109a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001096:	2301      	movs	r3, #1
 8001098:	e000      	b.n	800109c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800109a:	2300      	movs	r3, #0
}
 800109c:	4618      	mov	r0, r3
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80010b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010bc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80010e4:	d101      	bne.n	80010ea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001108:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800110c:	f043 0201 	orr.w	r2, r3, #1
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001130:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001134:	f043 0202 	orr.w	r2, r3, #2
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	2b01      	cmp	r3, #1
 800115a:	d101      	bne.n	8001160 <LL_ADC_IsEnabled+0x18>
 800115c:	2301      	movs	r3, #1
 800115e:	e000      	b.n	8001162 <LL_ADC_IsEnabled+0x1a>
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800116e:	b480      	push	{r7}
 8001170:	b083      	sub	sp, #12
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b02      	cmp	r3, #2
 8001180:	d101      	bne.n	8001186 <LL_ADC_IsDisableOngoing+0x18>
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <LL_ADC_IsDisableOngoing+0x1a>
 8001186:	2300      	movs	r3, #0
}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011a8:	f043 0204 	orr.w	r2, r3, #4
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011d0:	f043 0210 	orr.w	r2, r3, #16
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	2b04      	cmp	r3, #4
 80011f6:	d101      	bne.n	80011fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800121a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800121e:	f043 0220 	orr.w	r2, r3, #32
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f003 0308 	and.w	r3, r3, #8
 8001242:	2b08      	cmp	r3, #8
 8001244:	d101      	bne.n	800124a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001246:	2301      	movs	r3, #1
 8001248:	e000      	b.n	800124c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b089      	sub	sp, #36	; 0x24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001260:	2300      	movs	r3, #0
 8001262:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001264:	2300      	movs	r3, #0
 8001266:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e136      	b.n	80014e0 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	691b      	ldr	r3, [r3, #16]
 8001276:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800127c:	2b00      	cmp	r3, #0
 800127e:	d109      	bne.n	8001294 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff fb49 	bl	8000918 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fef1 	bl	8001080 <LL_ADC_IsDeepPowerDownEnabled>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d004      	beq.n	80012ae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fed7 	bl	800105c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff0c 	bl	80010d0 <LL_ADC_IsInternalRegulatorEnabled>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d115      	bne.n	80012ea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fef0 	bl	80010a8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012c8:	4b87      	ldr	r3, [pc, #540]	; (80014e8 <HAL_ADC_Init+0x290>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	099b      	lsrs	r3, r3, #6
 80012ce:	4a87      	ldr	r2, [pc, #540]	; (80014ec <HAL_ADC_Init+0x294>)
 80012d0:	fba2 2303 	umull	r2, r3, r2, r3
 80012d4:	099b      	lsrs	r3, r3, #6
 80012d6:	3301      	adds	r3, #1
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80012dc:	e002      	b.n	80012e4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f9      	bne.n	80012de <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff feee 	bl	80010d0 <LL_ADC_IsInternalRegulatorEnabled>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10d      	bne.n	8001316 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012fe:	f043 0210 	orr.w	r2, r3, #16
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800130a:	f043 0201 	orr.w	r2, r3, #1
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff ff62 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 8001320:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001326:	f003 0310 	and.w	r3, r3, #16
 800132a:	2b00      	cmp	r3, #0
 800132c:	f040 80cf 	bne.w	80014ce <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	2b00      	cmp	r3, #0
 8001334:	f040 80cb 	bne.w	80014ce <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800133c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001340:	f043 0202 	orr.w	r2, r3, #2
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fefb 	bl	8001148 <LL_ADC_IsEnabled>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d115      	bne.n	8001384 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001358:	4865      	ldr	r0, [pc, #404]	; (80014f0 <HAL_ADC_Init+0x298>)
 800135a:	f7ff fef5 	bl	8001148 <LL_ADC_IsEnabled>
 800135e:	4604      	mov	r4, r0
 8001360:	4864      	ldr	r0, [pc, #400]	; (80014f4 <HAL_ADC_Init+0x29c>)
 8001362:	f7ff fef1 	bl	8001148 <LL_ADC_IsEnabled>
 8001366:	4603      	mov	r3, r0
 8001368:	431c      	orrs	r4, r3
 800136a:	4863      	ldr	r0, [pc, #396]	; (80014f8 <HAL_ADC_Init+0x2a0>)
 800136c:	f7ff feec 	bl	8001148 <LL_ADC_IsEnabled>
 8001370:	4603      	mov	r3, r0
 8001372:	4323      	orrs	r3, r4
 8001374:	2b00      	cmp	r3, #0
 8001376:	d105      	bne.n	8001384 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	4619      	mov	r1, r3
 800137e:	485f      	ldr	r0, [pc, #380]	; (80014fc <HAL_ADC_Init+0x2a4>)
 8001380:	f7ff fd26 	bl	8000dd0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	7e5b      	ldrb	r3, [r3, #25]
 8001388:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800138e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001394:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800139a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013a2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013a4:	4313      	orrs	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d106      	bne.n	80013c0 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b6:	3b01      	subs	r3, #1
 80013b8:	045b      	lsls	r3, r3, #17
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d009      	beq.n	80013dc <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013cc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4313      	orrs	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	68da      	ldr	r2, [r3, #12]
 80013e2:	4b47      	ldr	r3, [pc, #284]	; (8001500 <HAL_ADC_Init+0x2a8>)
 80013e4:	4013      	ands	r3, r2
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	69b9      	ldr	r1, [r7, #24]
 80013ec:	430b      	orrs	r3, r1
 80013ee:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff fef5 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 80013fa:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff16 	bl	8001232 <LL_ADC_INJ_IsConversionOngoing>
 8001406:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d13d      	bne.n	800148a <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d13a      	bne.n	800148a <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001418:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001420:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001422:	4313      	orrs	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001430:	f023 0302 	bic.w	r3, r3, #2
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6812      	ldr	r2, [r2, #0]
 8001438:	69b9      	ldr	r1, [r7, #24]
 800143a:	430b      	orrs	r3, r1
 800143c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001444:	2b01      	cmp	r3, #1
 8001446:	d118      	bne.n	800147a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001452:	f023 0304 	bic.w	r3, r3, #4
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800145e:	4311      	orrs	r1, r2
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001464:	4311      	orrs	r1, r2
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800146a:	430a      	orrs	r2, r1
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f042 0201 	orr.w	r2, r2, #1
 8001476:	611a      	str	r2, [r3, #16]
 8001478:	e007      	b.n	800148a <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	691a      	ldr	r2, [r3, #16]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f022 0201 	bic.w	r2, r2, #1
 8001488:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d10c      	bne.n	80014ac <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001498:	f023 010f 	bic.w	r1, r3, #15
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	69db      	ldr	r3, [r3, #28]
 80014a0:	1e5a      	subs	r2, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	430a      	orrs	r2, r1
 80014a8:	631a      	str	r2, [r3, #48]	; 0x30
 80014aa:	e007      	b.n	80014bc <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f022 020f 	bic.w	r2, r2, #15
 80014ba:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014c0:	f023 0303 	bic.w	r3, r3, #3
 80014c4:	f043 0201 	orr.w	r2, r3, #1
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	655a      	str	r2, [r3, #84]	; 0x54
 80014cc:	e007      	b.n	80014de <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014d2:	f043 0210 	orr.w	r2, r3, #16
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80014de:	7ffb      	ldrb	r3, [r7, #31]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3724      	adds	r7, #36	; 0x24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd90      	pop	{r4, r7, pc}
 80014e8:	20000000 	.word	0x20000000
 80014ec:	053e2d63 	.word	0x053e2d63
 80014f0:	50040000 	.word	0x50040000
 80014f4:	50040100 	.word	0x50040100
 80014f8:	50040200 	.word	0x50040200
 80014fc:	50040300 	.word	0x50040300
 8001500:	fff0c007 	.word	0xfff0c007

08001504 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800150c:	4857      	ldr	r0, [pc, #348]	; (800166c <HAL_ADC_Start+0x168>)
 800150e:	f7ff fd89 	bl	8001024 <LL_ADC_GetMultimode>
 8001512:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fe63 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	f040 809c 	bne.w	800165e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800152c:	2b01      	cmp	r3, #1
 800152e:	d101      	bne.n	8001534 <HAL_ADC_Start+0x30>
 8001530:	2302      	movs	r3, #2
 8001532:	e097      	b.n	8001664 <HAL_ADC_Start+0x160>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2201      	movs	r2, #1
 8001538:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f001 f899 	bl	8002674 <ADC_Enable>
 8001542:	4603      	mov	r3, r0
 8001544:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001546:	7dfb      	ldrb	r3, [r7, #23]
 8001548:	2b00      	cmp	r3, #0
 800154a:	f040 8083 	bne.w	8001654 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001552:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001556:	f023 0301 	bic.w	r3, r3, #1
 800155a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a42      	ldr	r2, [pc, #264]	; (8001670 <HAL_ADC_Start+0x16c>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d002      	beq.n	8001572 <HAL_ADC_Start+0x6e>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e000      	b.n	8001574 <HAL_ADC_Start+0x70>
 8001572:	4b40      	ldr	r3, [pc, #256]	; (8001674 <HAL_ADC_Start+0x170>)
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6812      	ldr	r2, [r2, #0]
 8001578:	4293      	cmp	r3, r2
 800157a:	d002      	beq.n	8001582 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d105      	bne.n	800158e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001586:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001592:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800159a:	d106      	bne.n	80015aa <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a0:	f023 0206 	bic.w	r2, r3, #6
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	659a      	str	r2, [r3, #88]	; 0x58
 80015a8:	e002      	b.n	80015b0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	221c      	movs	r2, #28
 80015b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a2a      	ldr	r2, [pc, #168]	; (8001670 <HAL_ADC_Start+0x16c>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d002      	beq.n	80015d0 <HAL_ADC_Start+0xcc>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	e000      	b.n	80015d2 <HAL_ADC_Start+0xce>
 80015d0:	4b28      	ldr	r3, [pc, #160]	; (8001674 <HAL_ADC_Start+0x170>)
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	6812      	ldr	r2, [r2, #0]
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d008      	beq.n	80015ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	2b05      	cmp	r3, #5
 80015e4:	d002      	beq.n	80015ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	2b09      	cmp	r3, #9
 80015ea:	d114      	bne.n	8001616 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d007      	beq.n	800160a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001602:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff fdc0 	bl	8001194 <LL_ADC_REG_StartConversion>
 8001614:	e025      	b.n	8001662 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800161a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a12      	ldr	r2, [pc, #72]	; (8001670 <HAL_ADC_Start+0x16c>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d002      	beq.n	8001632 <HAL_ADC_Start+0x12e>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	e000      	b.n	8001634 <HAL_ADC_Start+0x130>
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <HAL_ADC_Start+0x170>)
 8001634:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d00f      	beq.n	8001662 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001646:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800164a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	655a      	str	r2, [r3, #84]	; 0x54
 8001652:	e006      	b.n	8001662 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800165c:	e001      	b.n	8001662 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800165e:	2302      	movs	r3, #2
 8001660:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001662:	7dfb      	ldrb	r3, [r7, #23]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	50040300 	.word	0x50040300
 8001670:	50040100 	.word	0x50040100
 8001674:	50040000 	.word	0x50040000

08001678 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001686:	2b01      	cmp	r3, #1
 8001688:	d101      	bne.n	800168e <HAL_ADC_Stop+0x16>
 800168a:	2302      	movs	r3, #2
 800168c:	e023      	b.n	80016d6 <HAL_ADC_Stop+0x5e>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001696:	2103      	movs	r1, #3
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 ff2f 	bl	80024fc <ADC_ConversionStop>
 800169e:	4603      	mov	r3, r0
 80016a0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d111      	bne.n	80016cc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f001 f869 	bl	8002780 <ADC_Disable>
 80016ae:	4603      	mov	r3, r0
 80016b0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d109      	bne.n	80016cc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016c0:	f023 0301 	bic.w	r3, r3, #1
 80016c4:	f043 0201 	orr.w	r2, r3, #1
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016ea:	4866      	ldr	r0, [pc, #408]	; (8001884 <HAL_ADC_PollForConversion+0x1a4>)
 80016ec:	f7ff fc9a 	bl	8001024 <LL_ADC_GetMultimode>
 80016f0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	d102      	bne.n	8001700 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80016fa:	2308      	movs	r3, #8
 80016fc:	61fb      	str	r3, [r7, #28]
 80016fe:	e02a      	b.n	8001756 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d005      	beq.n	8001712 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	2b05      	cmp	r3, #5
 800170a:	d002      	beq.n	8001712 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	2b09      	cmp	r3, #9
 8001710:	d111      	bne.n	8001736 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	2b00      	cmp	r3, #0
 800171e:	d007      	beq.n	8001730 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001724:	f043 0220 	orr.w	r2, r3, #32
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e0a4      	b.n	800187a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001730:	2304      	movs	r3, #4
 8001732:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001734:	e00f      	b.n	8001756 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001736:	4853      	ldr	r0, [pc, #332]	; (8001884 <HAL_ADC_PollForConversion+0x1a4>)
 8001738:	f7ff fc82 	bl	8001040 <LL_ADC_GetMultiDMATransfer>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d007      	beq.n	8001752 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001746:	f043 0220 	orr.w	r2, r3, #32
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e093      	b.n	800187a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001752:	2304      	movs	r3, #4
 8001754:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001756:	f7ff fb2f 	bl	8000db8 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800175c:	e021      	b.n	80017a2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001764:	d01d      	beq.n	80017a2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001766:	f7ff fb27 	bl	8000db8 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d302      	bcc.n	800177c <HAL_ADC_PollForConversion+0x9c>
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d112      	bne.n	80017a2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	4013      	ands	r3, r2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10b      	bne.n	80017a2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800178e:	f043 0204 	orr.w	r2, r3, #4
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e06b      	b.n	800187a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	4013      	ands	r3, r2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0d6      	beq.n	800175e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fb8e 	bl	8000ee2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d01c      	beq.n	8001806 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	7e5b      	ldrb	r3, [r3, #25]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d118      	bne.n	8001806 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	2b08      	cmp	r3, #8
 80017e0:	d111      	bne.n	8001806 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d105      	bne.n	8001806 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017fe:	f043 0201 	orr.w	r2, r3, #1
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a1f      	ldr	r2, [pc, #124]	; (8001888 <HAL_ADC_PollForConversion+0x1a8>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d002      	beq.n	8001816 <HAL_ADC_PollForConversion+0x136>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	e000      	b.n	8001818 <HAL_ADC_PollForConversion+0x138>
 8001816:	4b1d      	ldr	r3, [pc, #116]	; (800188c <HAL_ADC_PollForConversion+0x1ac>)
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	6812      	ldr	r2, [r2, #0]
 800181c:	4293      	cmp	r3, r2
 800181e:	d008      	beq.n	8001832 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d005      	beq.n	8001832 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	2b05      	cmp	r3, #5
 800182a:	d002      	beq.n	8001832 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	2b09      	cmp	r3, #9
 8001830:	d104      	bne.n	800183c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	61bb      	str	r3, [r7, #24]
 800183a:	e00c      	b.n	8001856 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a11      	ldr	r2, [pc, #68]	; (8001888 <HAL_ADC_PollForConversion+0x1a8>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d002      	beq.n	800184c <HAL_ADC_PollForConversion+0x16c>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	e000      	b.n	800184e <HAL_ADC_PollForConversion+0x16e>
 800184c:	4b0f      	ldr	r3, [pc, #60]	; (800188c <HAL_ADC_PollForConversion+0x1ac>)
 800184e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	2b08      	cmp	r3, #8
 800185a:	d104      	bne.n	8001866 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2208      	movs	r2, #8
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	e008      	b.n	8001878 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d103      	bne.n	8001878 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	220c      	movs	r2, #12
 8001876:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3720      	adds	r7, #32
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	50040300 	.word	0x50040300
 8001888:	50040100 	.word	0x50040100
 800188c:	50040000 	.word	0x50040000

08001890 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	; 0x28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80018b4:	2300      	movs	r3, #0
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018c8:	4882      	ldr	r0, [pc, #520]	; (8001ad4 <HAL_ADC_IRQHandler+0x228>)
 80018ca:	f7ff fbab 	bl	8001024 <LL_ADC_GetMultimode>
 80018ce:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d017      	beq.n	800190a <HAL_ADC_IRQHandler+0x5e>
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d012      	beq.n	800190a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018e8:	f003 0310 	and.w	r3, r3, #16
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d105      	bne.n	80018fc <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018f4:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f000 ffec 	bl	80028da <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2202      	movs	r2, #2
 8001908:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d004      	beq.n	800191e <HAL_ADC_IRQHandler+0x72>
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	f003 0304 	and.w	r3, r3, #4
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10a      	bne.n	8001934 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001924:	2b00      	cmp	r3, #0
 8001926:	f000 8083 	beq.w	8001a30 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	f003 0308 	and.w	r3, r3, #8
 8001930:	2b00      	cmp	r3, #0
 8001932:	d07d      	beq.n	8001a30 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	2b00      	cmp	r3, #0
 800193e:	d105      	bne.n	800194c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001944:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fac6 	bl	8000ee2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d062      	beq.n	8001a22 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a5d      	ldr	r2, [pc, #372]	; (8001ad8 <HAL_ADC_IRQHandler+0x22c>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d002      	beq.n	800196c <HAL_ADC_IRQHandler+0xc0>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	e000      	b.n	800196e <HAL_ADC_IRQHandler+0xc2>
 800196c:	4b5b      	ldr	r3, [pc, #364]	; (8001adc <HAL_ADC_IRQHandler+0x230>)
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	6812      	ldr	r2, [r2, #0]
 8001972:	4293      	cmp	r3, r2
 8001974:	d008      	beq.n	8001988 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d005      	beq.n	8001988 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	2b05      	cmp	r3, #5
 8001980:	d002      	beq.n	8001988 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	2b09      	cmp	r3, #9
 8001986:	d104      	bne.n	8001992 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	623b      	str	r3, [r7, #32]
 8001990:	e00c      	b.n	80019ac <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a50      	ldr	r2, [pc, #320]	; (8001ad8 <HAL_ADC_IRQHandler+0x22c>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d002      	beq.n	80019a2 <HAL_ADC_IRQHandler+0xf6>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	e000      	b.n	80019a4 <HAL_ADC_IRQHandler+0xf8>
 80019a2:	4b4e      	ldr	r3, [pc, #312]	; (8001adc <HAL_ADC_IRQHandler+0x230>)
 80019a4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80019ac:	6a3b      	ldr	r3, [r7, #32]
 80019ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d135      	bne.n	8001a22 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	d12e      	bne.n	8001a22 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fc0b 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d11a      	bne.n	8001a0a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	685a      	ldr	r2, [r3, #4]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 020c 	bic.w	r2, r2, #12
 80019e2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d112      	bne.n	8001a22 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a00:	f043 0201 	orr.w	r2, r3, #1
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	655a      	str	r2, [r3, #84]	; 0x54
 8001a08:	e00b      	b.n	8001a22 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a0e:	f043 0210 	orr.w	r2, r3, #16
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1a:	f043 0201 	orr.w	r2, r3, #1
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 f95c 	bl	8001ce0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	220c      	movs	r2, #12
 8001a2e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	f003 0320 	and.w	r3, r3, #32
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d004      	beq.n	8001a44 <HAL_ADC_IRQHandler+0x198>
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	f003 0320 	and.w	r3, r3, #32
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10b      	bne.n	8001a5c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f000 809f 	beq.w	8001b8e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f000 8099 	beq.w	8001b8e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a60:	f003 0310 	and.w	r3, r3, #16
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d105      	bne.n	8001a74 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a6c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fa71 	bl	8000f60 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001a7e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff fa2c 	bl	8000ee2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a8a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a11      	ldr	r2, [pc, #68]	; (8001ad8 <HAL_ADC_IRQHandler+0x22c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d002      	beq.n	8001a9c <HAL_ADC_IRQHandler+0x1f0>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	e000      	b.n	8001a9e <HAL_ADC_IRQHandler+0x1f2>
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <HAL_ADC_IRQHandler+0x230>)
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	6812      	ldr	r2, [r2, #0]
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d008      	beq.n	8001ab8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d005      	beq.n	8001ab8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	2b06      	cmp	r3, #6
 8001ab0:	d002      	beq.n	8001ab8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	2b07      	cmp	r3, #7
 8001ab6:	d104      	bne.n	8001ac2 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	623b      	str	r3, [r7, #32]
 8001ac0:	e013      	b.n	8001aea <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a04      	ldr	r2, [pc, #16]	; (8001ad8 <HAL_ADC_IRQHandler+0x22c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d009      	beq.n	8001ae0 <HAL_ADC_IRQHandler+0x234>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	e007      	b.n	8001ae2 <HAL_ADC_IRQHandler+0x236>
 8001ad2:	bf00      	nop
 8001ad4:	50040300 	.word	0x50040300
 8001ad8:	50040100 	.word	0x50040100
 8001adc:	50040000 	.word	0x50040000
 8001ae0:	4b7d      	ldr	r3, [pc, #500]	; (8001cd8 <HAL_ADC_IRQHandler+0x42c>)
 8001ae2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d047      	beq.n	8001b80 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001af0:	6a3b      	ldr	r3, [r7, #32]
 8001af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d007      	beq.n	8001b0a <HAL_ADC_IRQHandler+0x25e>
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d03f      	beq.n	8001b80 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d13a      	bne.n	8001b80 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b14:	2b40      	cmp	r3, #64	; 0x40
 8001b16:	d133      	bne.n	8001b80 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001b18:	6a3b      	ldr	r3, [r7, #32]
 8001b1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d12e      	bne.n	8001b80 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fb83 	bl	8001232 <LL_ADC_INJ_IsConversionOngoing>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d11a      	bne.n	8001b68 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	685a      	ldr	r2, [r3, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001b40:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d112      	bne.n	8001b80 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b5e:	f043 0201 	orr.w	r2, r3, #1
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	655a      	str	r2, [r3, #84]	; 0x54
 8001b66:	e00b      	b.n	8001b80 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b6c:	f043 0210 	orr.w	r2, r3, #16
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b78:	f043 0201 	orr.w	r2, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 fe82 	bl	800288a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2260      	movs	r2, #96	; 0x60
 8001b8c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d011      	beq.n	8001bbc <HAL_ADC_IRQHandler+0x310>
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d00c      	beq.n	8001bbc <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 f8a0 	bl	8001cf4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2280      	movs	r2, #128	; 0x80
 8001bba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d012      	beq.n	8001bec <HAL_ADC_IRQHandler+0x340>
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00d      	beq.n	8001bec <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bd4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 fe68 	bl	80028b2 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bea:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d012      	beq.n	8001c1c <HAL_ADC_IRQHandler+0x370>
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00d      	beq.n	8001c1c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c04:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 fe5a 	bl	80028c6 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c1a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f003 0310 	and.w	r3, r3, #16
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d036      	beq.n	8001c94 <HAL_ADC_IRQHandler+0x3e8>
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	f003 0310 	and.w	r3, r3, #16
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d031      	beq.n	8001c94 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d102      	bne.n	8001c3e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c3c:	e014      	b.n	8001c68 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d008      	beq.n	8001c56 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c44:	4825      	ldr	r0, [pc, #148]	; (8001cdc <HAL_ADC_IRQHandler+0x430>)
 8001c46:	f7ff f9fb 	bl	8001040 <LL_ADC_GetMultiDMATransfer>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d00b      	beq.n	8001c68 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001c50:	2301      	movs	r3, #1
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
 8001c54:	e008      	b.n	8001c68 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001c64:	2301      	movs	r3, #1
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d10e      	bne.n	8001c8c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c72:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7e:	f043 0202 	orr.w	r2, r3, #2
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f83e 	bl	8001d08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2210      	movs	r2, #16
 8001c92:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d018      	beq.n	8001cd0 <HAL_ADC_IRQHandler+0x424>
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d013      	beq.n	8001cd0 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cac:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb8:	f043 0208 	orr.w	r2, r3, #8
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cc8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 fde7 	bl	800289e <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001cd0:	bf00      	nop
 8001cd2:	3728      	adds	r7, #40	; 0x28
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	50040000 	.word	0x50040000
 8001cdc:	50040300 	.word	0x50040300

08001ce0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b0b6      	sub	sp, #216	; 0xd8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d26:	2300      	movs	r3, #0
 8001d28:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d101      	bne.n	8001d3e <HAL_ADC_ConfigChannel+0x22>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	e3c7      	b.n	80024ce <HAL_ADC_ConfigChannel+0x7b2>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fa4a 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f040 83a8 	bne.w	80024a8 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b05      	cmp	r3, #5
 8001d5e:	d824      	bhi.n	8001daa <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	3b02      	subs	r3, #2
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	d81b      	bhi.n	8001da2 <HAL_ADC_ConfigChannel+0x86>
 8001d6a:	a201      	add	r2, pc, #4	; (adr r2, 8001d70 <HAL_ADC_ConfigChannel+0x54>)
 8001d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d70:	08001d81 	.word	0x08001d81
 8001d74:	08001d89 	.word	0x08001d89
 8001d78:	08001d91 	.word	0x08001d91
 8001d7c:	08001d99 	.word	0x08001d99
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	220c      	movs	r2, #12
 8001d84:	605a      	str	r2, [r3, #4]
          break;
 8001d86:	e011      	b.n	8001dac <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	2212      	movs	r2, #18
 8001d8c:	605a      	str	r2, [r3, #4]
          break;
 8001d8e:	e00d      	b.n	8001dac <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	2218      	movs	r2, #24
 8001d94:	605a      	str	r2, [r3, #4]
          break;
 8001d96:	e009      	b.n	8001dac <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d9e:	605a      	str	r2, [r3, #4]
          break;
 8001da0:	e004      	b.n	8001dac <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	2206      	movs	r2, #6
 8001da6:	605a      	str	r2, [r3, #4]
          break;
 8001da8:	e000      	b.n	8001dac <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001daa:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	6859      	ldr	r1, [r3, #4]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	461a      	mov	r2, r3
 8001dba:	f7ff f8a5 	bl	8000f08 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff fa0e 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 8001dc8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fa2e 	bl	8001232 <LL_ADC_INJ_IsConversionOngoing>
 8001dd6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001dda:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f040 81a6 	bne.w	8002130 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001de4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f040 81a1 	bne.w	8002130 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6818      	ldr	r0, [r3, #0]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	6819      	ldr	r1, [r3, #0]
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	f7ff f8c3 	bl	8000f86 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	695a      	ldr	r2, [r3, #20]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	08db      	lsrs	r3, r3, #3
 8001e0c:	f003 0303 	and.w	r3, r3, #3
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	2b04      	cmp	r3, #4
 8001e20:	d00a      	beq.n	8001e38 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6818      	ldr	r0, [r3, #0]
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	6919      	ldr	r1, [r3, #16]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001e32:	f7ff f801 	bl	8000e38 <LL_ADC_SetOffset>
 8001e36:	e17b      	b.n	8002130 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff f81e 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001e44:	4603      	mov	r3, r0
 8001e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d10a      	bne.n	8001e64 <HAL_ADC_ConfigChannel+0x148>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f813 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	0e9b      	lsrs	r3, r3, #26
 8001e5e:	f003 021f 	and.w	r2, r3, #31
 8001e62:	e01e      	b.n	8001ea2 <HAL_ADC_ConfigChannel+0x186>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff f808 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e76:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e7a:	fa93 f3a3 	rbit	r3, r3
 8001e7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001e86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001e92:	2320      	movs	r3, #32
 8001e94:	e004      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001e96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001e9a:	fab3 f383 	clz	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d105      	bne.n	8001eba <HAL_ADC_ConfigChannel+0x19e>
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	0e9b      	lsrs	r3, r3, #26
 8001eb4:	f003 031f 	and.w	r3, r3, #31
 8001eb8:	e018      	b.n	8001eec <HAL_ADC_ConfigChannel+0x1d0>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001ec6:	fa93 f3a3 	rbit	r3, r3
 8001eca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001ece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ed2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001ed6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001ede:	2320      	movs	r3, #32
 8001ee0:	e004      	b.n	8001eec <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8001ee2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001ee6:	fab3 f383 	clz	r3, r3
 8001eea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d106      	bne.n	8001efe <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe ffd7 	bl	8000eac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2101      	movs	r1, #1
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe ffbb 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d10a      	bne.n	8001f2a <HAL_ADC_ConfigChannel+0x20e>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2101      	movs	r1, #1
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7fe ffb0 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001f20:	4603      	mov	r3, r0
 8001f22:	0e9b      	lsrs	r3, r3, #26
 8001f24:	f003 021f 	and.w	r2, r3, #31
 8001f28:	e01e      	b.n	8001f68 <HAL_ADC_ConfigChannel+0x24c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2101      	movs	r1, #1
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe ffa5 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001f36:	4603      	mov	r3, r0
 8001f38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001f40:	fa93 f3a3 	rbit	r3, r3
 8001f44:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001f48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001f50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001f58:	2320      	movs	r3, #32
 8001f5a:	e004      	b.n	8001f66 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001f5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001f60:	fab3 f383 	clz	r3, r3
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d105      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x264>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	0e9b      	lsrs	r3, r3, #26
 8001f7a:	f003 031f 	and.w	r3, r3, #31
 8001f7e:	e018      	b.n	8001fb2 <HAL_ADC_ConfigChannel+0x296>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001f8c:	fa93 f3a3 	rbit	r3, r3
 8001f90:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001f94:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001f98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001f9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001fa4:	2320      	movs	r3, #32
 8001fa6:	e004      	b.n	8001fb2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001fa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001fac:	fab3 f383 	clz	r3, r3
 8001fb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d106      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe ff74 	bl	8000eac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2102      	movs	r1, #2
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7fe ff58 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10a      	bne.n	8001ff0 <HAL_ADC_ConfigChannel+0x2d4>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2102      	movs	r1, #2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7fe ff4d 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	0e9b      	lsrs	r3, r3, #26
 8001fea:	f003 021f 	and.w	r2, r3, #31
 8001fee:	e01e      	b.n	800202e <HAL_ADC_ConfigChannel+0x312>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2102      	movs	r1, #2
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7fe ff42 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002002:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002006:	fa93 f3a3 	rbit	r3, r3
 800200a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800200e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002016:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800201e:	2320      	movs	r3, #32
 8002020:	e004      	b.n	800202c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002022:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002026:	fab3 f383 	clz	r3, r3
 800202a:	b2db      	uxtb	r3, r3
 800202c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002036:	2b00      	cmp	r3, #0
 8002038:	d105      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x32a>
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	0e9b      	lsrs	r3, r3, #26
 8002040:	f003 031f 	and.w	r3, r3, #31
 8002044:	e016      	b.n	8002074 <HAL_ADC_ConfigChannel+0x358>
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002052:	fa93 f3a3 	rbit	r3, r3
 8002056:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002058:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800205a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800205e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002066:	2320      	movs	r3, #32
 8002068:	e004      	b.n	8002074 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 800206a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800206e:	fab3 f383 	clz	r3, r3
 8002072:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002074:	429a      	cmp	r2, r3
 8002076:	d106      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2200      	movs	r2, #0
 800207e:	2102      	movs	r1, #2
 8002080:	4618      	mov	r0, r3
 8002082:	f7fe ff13 	bl	8000eac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2103      	movs	r1, #3
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe fef7 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 8002092:	4603      	mov	r3, r0
 8002094:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002098:	2b00      	cmp	r3, #0
 800209a:	d10a      	bne.n	80020b2 <HAL_ADC_ConfigChannel+0x396>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2103      	movs	r1, #3
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe feec 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 80020a8:	4603      	mov	r3, r0
 80020aa:	0e9b      	lsrs	r3, r3, #26
 80020ac:	f003 021f 	and.w	r2, r3, #31
 80020b0:	e017      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x3c6>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2103      	movs	r1, #3
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe fee1 	bl	8000e80 <LL_ADC_GetOffsetChannel>
 80020be:	4603      	mov	r3, r0
 80020c0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80020ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020cc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80020ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80020d4:	2320      	movs	r3, #32
 80020d6:	e003      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80020d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d105      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x3de>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	0e9b      	lsrs	r3, r3, #26
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	e011      	b.n	800211e <HAL_ADC_ConfigChannel+0x402>
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002100:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002102:	fa93 f3a3 	rbit	r3, r3
 8002106:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002108:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800210a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800210c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002112:	2320      	movs	r3, #32
 8002114:	e003      	b.n	800211e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002116:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002118:	fab3 f383 	clz	r3, r3
 800211c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800211e:	429a      	cmp	r2, r3
 8002120:	d106      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2200      	movs	r2, #0
 8002128:	2103      	movs	r1, #3
 800212a:	4618      	mov	r0, r3
 800212c:	f7fe febe 	bl	8000eac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff f807 	bl	8001148 <LL_ADC_IsEnabled>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	f040 813f 	bne.w	80023c0 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	6819      	ldr	r1, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	461a      	mov	r2, r3
 8002150:	f7fe ff44 	bl	8000fdc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	4a8e      	ldr	r2, [pc, #568]	; (8002394 <HAL_ADC_ConfigChannel+0x678>)
 800215a:	4293      	cmp	r3, r2
 800215c:	f040 8130 	bne.w	80023c0 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800216c:	2b00      	cmp	r3, #0
 800216e:	d10b      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x46c>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	0e9b      	lsrs	r3, r3, #26
 8002176:	3301      	adds	r3, #1
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	2b09      	cmp	r3, #9
 800217e:	bf94      	ite	ls
 8002180:	2301      	movls	r3, #1
 8002182:	2300      	movhi	r3, #0
 8002184:	b2db      	uxtb	r3, r3
 8002186:	e019      	b.n	80021bc <HAL_ADC_ConfigChannel+0x4a0>
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002190:	fa93 f3a3 	rbit	r3, r3
 8002194:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002196:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002198:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800219a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80021a0:	2320      	movs	r3, #32
 80021a2:	e003      	b.n	80021ac <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80021a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021a6:	fab3 f383 	clz	r3, r3
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	3301      	adds	r3, #1
 80021ae:	f003 031f 	and.w	r3, r3, #31
 80021b2:	2b09      	cmp	r3, #9
 80021b4:	bf94      	ite	ls
 80021b6:	2301      	movls	r3, #1
 80021b8:	2300      	movhi	r3, #0
 80021ba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d079      	beq.n	80022b4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d107      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x4c0>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	0e9b      	lsrs	r3, r3, #26
 80021d2:	3301      	adds	r3, #1
 80021d4:	069b      	lsls	r3, r3, #26
 80021d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021da:	e015      	b.n	8002208 <HAL_ADC_ConfigChannel+0x4ec>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021e4:	fa93 f3a3 	rbit	r3, r3
 80021e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80021ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021ec:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80021ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80021f4:	2320      	movs	r3, #32
 80021f6:	e003      	b.n	8002200 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80021f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021fa:	fab3 f383 	clz	r3, r3
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	3301      	adds	r3, #1
 8002202:	069b      	lsls	r3, r3, #26
 8002204:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002210:	2b00      	cmp	r3, #0
 8002212:	d109      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x50c>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	0e9b      	lsrs	r3, r3, #26
 800221a:	3301      	adds	r3, #1
 800221c:	f003 031f 	and.w	r3, r3, #31
 8002220:	2101      	movs	r1, #1
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	e017      	b.n	8002258 <HAL_ADC_ConfigChannel+0x53c>
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002230:	fa93 f3a3 	rbit	r3, r3
 8002234:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002238:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800223a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002240:	2320      	movs	r3, #32
 8002242:	e003      	b.n	800224c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002244:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002246:	fab3 f383 	clz	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	3301      	adds	r3, #1
 800224e:	f003 031f 	and.w	r3, r3, #31
 8002252:	2101      	movs	r1, #1
 8002254:	fa01 f303 	lsl.w	r3, r1, r3
 8002258:	ea42 0103 	orr.w	r1, r2, r3
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10a      	bne.n	800227e <HAL_ADC_ConfigChannel+0x562>
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	0e9b      	lsrs	r3, r3, #26
 800226e:	3301      	adds	r3, #1
 8002270:	f003 021f 	and.w	r2, r3, #31
 8002274:	4613      	mov	r3, r2
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	4413      	add	r3, r2
 800227a:	051b      	lsls	r3, r3, #20
 800227c:	e018      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x594>
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002286:	fa93 f3a3 	rbit	r3, r3
 800228a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800228c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800228e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002296:	2320      	movs	r3, #32
 8002298:	e003      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800229a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800229c:	fab3 f383 	clz	r3, r3
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	3301      	adds	r3, #1
 80022a4:	f003 021f 	and.w	r2, r3, #31
 80022a8:	4613      	mov	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4413      	add	r3, r2
 80022ae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022b0:	430b      	orrs	r3, r1
 80022b2:	e080      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d107      	bne.n	80022d0 <HAL_ADC_ConfigChannel+0x5b4>
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	0e9b      	lsrs	r3, r3, #26
 80022c6:	3301      	adds	r3, #1
 80022c8:	069b      	lsls	r3, r3, #26
 80022ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022ce:	e015      	b.n	80022fc <HAL_ADC_ConfigChannel+0x5e0>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d8:	fa93 f3a3 	rbit	r3, r3
 80022dc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80022de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80022e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80022e8:	2320      	movs	r3, #32
 80022ea:	e003      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80022ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ee:	fab3 f383 	clz	r3, r3
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	3301      	adds	r3, #1
 80022f6:	069b      	lsls	r3, r3, #26
 80022f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002304:	2b00      	cmp	r3, #0
 8002306:	d109      	bne.n	800231c <HAL_ADC_ConfigChannel+0x600>
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	0e9b      	lsrs	r3, r3, #26
 800230e:	3301      	adds	r3, #1
 8002310:	f003 031f 	and.w	r3, r3, #31
 8002314:	2101      	movs	r1, #1
 8002316:	fa01 f303 	lsl.w	r3, r1, r3
 800231a:	e017      	b.n	800234c <HAL_ADC_ConfigChannel+0x630>
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002322:	6a3b      	ldr	r3, [r7, #32]
 8002324:	fa93 f3a3 	rbit	r3, r3
 8002328:	61fb      	str	r3, [r7, #28]
  return result;
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002334:	2320      	movs	r3, #32
 8002336:	e003      	b.n	8002340 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233a:	fab3 f383 	clz	r3, r3
 800233e:	b2db      	uxtb	r3, r3
 8002340:	3301      	adds	r3, #1
 8002342:	f003 031f 	and.w	r3, r3, #31
 8002346:	2101      	movs	r1, #1
 8002348:	fa01 f303 	lsl.w	r3, r1, r3
 800234c:	ea42 0103 	orr.w	r1, r2, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10d      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x65c>
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	0e9b      	lsrs	r3, r3, #26
 8002362:	3301      	adds	r3, #1
 8002364:	f003 021f 	and.w	r2, r3, #31
 8002368:	4613      	mov	r3, r2
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	4413      	add	r3, r2
 800236e:	3b1e      	subs	r3, #30
 8002370:	051b      	lsls	r3, r3, #20
 8002372:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002376:	e01d      	b.n	80023b4 <HAL_ADC_ConfigChannel+0x698>
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	fa93 f3a3 	rbit	r3, r3
 8002384:	613b      	str	r3, [r7, #16]
  return result;
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d103      	bne.n	8002398 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002390:	2320      	movs	r3, #32
 8002392:	e005      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x684>
 8002394:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	fab3 f383 	clz	r3, r3
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	3301      	adds	r3, #1
 80023a2:	f003 021f 	and.w	r2, r3, #31
 80023a6:	4613      	mov	r3, r2
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	4413      	add	r3, r2
 80023ac:	3b1e      	subs	r3, #30
 80023ae:	051b      	lsls	r3, r3, #20
 80023b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023b4:	430b      	orrs	r3, r1
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	6892      	ldr	r2, [r2, #8]
 80023ba:	4619      	mov	r1, r3
 80023bc:	f7fe fde3 	bl	8000f86 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b44      	ldr	r3, [pc, #272]	; (80024d8 <HAL_ADC_ConfigChannel+0x7bc>)
 80023c6:	4013      	ands	r3, r2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d07a      	beq.n	80024c2 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023cc:	4843      	ldr	r0, [pc, #268]	; (80024dc <HAL_ADC_ConfigChannel+0x7c0>)
 80023ce:	f7fe fd25 	bl	8000e1c <LL_ADC_GetCommonPathInternalCh>
 80023d2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a41      	ldr	r2, [pc, #260]	; (80024e0 <HAL_ADC_ConfigChannel+0x7c4>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d12c      	bne.n	800243a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80023e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d126      	bne.n	800243a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a3c      	ldr	r2, [pc, #240]	; (80024e4 <HAL_ADC_ConfigChannel+0x7c8>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d004      	beq.n	8002400 <HAL_ADC_ConfigChannel+0x6e4>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a3b      	ldr	r2, [pc, #236]	; (80024e8 <HAL_ADC_ConfigChannel+0x7cc>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d15d      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002400:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002404:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002408:	4619      	mov	r1, r3
 800240a:	4834      	ldr	r0, [pc, #208]	; (80024dc <HAL_ADC_ConfigChannel+0x7c0>)
 800240c:	f7fe fcf3 	bl	8000df6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002410:	4b36      	ldr	r3, [pc, #216]	; (80024ec <HAL_ADC_ConfigChannel+0x7d0>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	099b      	lsrs	r3, r3, #6
 8002416:	4a36      	ldr	r2, [pc, #216]	; (80024f0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002418:	fba2 2303 	umull	r2, r3, r2, r3
 800241c:	099b      	lsrs	r3, r3, #6
 800241e:	1c5a      	adds	r2, r3, #1
 8002420:	4613      	mov	r3, r2
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	4413      	add	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800242a:	e002      	b.n	8002432 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	3b01      	subs	r3, #1
 8002430:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1f9      	bne.n	800242c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002438:	e040      	b.n	80024bc <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a2d      	ldr	r2, [pc, #180]	; (80024f4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d118      	bne.n	8002476 <HAL_ADC_ConfigChannel+0x75a>
 8002444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002448:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d112      	bne.n	8002476 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a23      	ldr	r2, [pc, #140]	; (80024e4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d004      	beq.n	8002464 <HAL_ADC_ConfigChannel+0x748>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a22      	ldr	r2, [pc, #136]	; (80024e8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d12d      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002464:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002468:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800246c:	4619      	mov	r1, r3
 800246e:	481b      	ldr	r0, [pc, #108]	; (80024dc <HAL_ADC_ConfigChannel+0x7c0>)
 8002470:	f7fe fcc1 	bl	8000df6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002474:	e024      	b.n	80024c0 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a1f      	ldr	r2, [pc, #124]	; (80024f8 <HAL_ADC_ConfigChannel+0x7dc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d120      	bne.n	80024c2 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002480:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002484:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d11a      	bne.n	80024c2 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a14      	ldr	r2, [pc, #80]	; (80024e4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d115      	bne.n	80024c2 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002496:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800249a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800249e:	4619      	mov	r1, r3
 80024a0:	480e      	ldr	r0, [pc, #56]	; (80024dc <HAL_ADC_ConfigChannel+0x7c0>)
 80024a2:	f7fe fca8 	bl	8000df6 <LL_ADC_SetCommonPathInternalCh>
 80024a6:	e00c      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ac:	f043 0220 	orr.w	r2, r3, #32
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80024ba:	e002      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80024bc:	bf00      	nop
 80024be:	e000      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80024c0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80024ca:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	37d8      	adds	r7, #216	; 0xd8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	80080000 	.word	0x80080000
 80024dc:	50040300 	.word	0x50040300
 80024e0:	c7520000 	.word	0xc7520000
 80024e4:	50040000 	.word	0x50040000
 80024e8:	50040200 	.word	0x50040200
 80024ec:	20000000 	.word	0x20000000
 80024f0:	053e2d63 	.word	0x053e2d63
 80024f4:	cb840000 	.word	0xcb840000
 80024f8:	80000001 	.word	0x80000001

080024fc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe fe66 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 8002518:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe fe87 	bl	8001232 <LL_ADC_INJ_IsConversionOngoing>
 8002524:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d103      	bne.n	8002534 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 8098 	beq.w	8002664 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d02a      	beq.n	8002598 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	7e5b      	ldrb	r3, [r3, #25]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d126      	bne.n	8002598 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	7e1b      	ldrb	r3, [r3, #24]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d122      	bne.n	8002598 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002552:	2301      	movs	r3, #1
 8002554:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002556:	e014      	b.n	8002582 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	4a45      	ldr	r2, [pc, #276]	; (8002670 <ADC_ConversionStop+0x174>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d90d      	bls.n	800257c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002564:	f043 0210 	orr.w	r2, r3, #16
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002570:	f043 0201 	orr.w	r2, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e074      	b.n	8002666 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	3301      	adds	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800258c:	2b40      	cmp	r3, #64	; 0x40
 800258e:	d1e3      	bne.n	8002558 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2240      	movs	r2, #64	; 0x40
 8002596:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	2b02      	cmp	r3, #2
 800259c:	d014      	beq.n	80025c8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe fe1e 	bl	80011e4 <LL_ADC_REG_IsConversionOngoing>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00c      	beq.n	80025c8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fe fddb 	bl	800116e <LL_ADC_IsDisableOngoing>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d104      	bne.n	80025c8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe fdfa 	bl	80011bc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d014      	beq.n	80025f8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe fe2d 	bl	8001232 <LL_ADC_INJ_IsConversionOngoing>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00c      	beq.n	80025f8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fdc3 	bl	800116e <LL_ADC_IsDisableOngoing>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d104      	bne.n	80025f8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7fe fe09 	bl	800120a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d005      	beq.n	800260a <ADC_ConversionStop+0x10e>
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	2b03      	cmp	r3, #3
 8002602:	d105      	bne.n	8002610 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002604:	230c      	movs	r3, #12
 8002606:	617b      	str	r3, [r7, #20]
        break;
 8002608:	e005      	b.n	8002616 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800260a:	2308      	movs	r3, #8
 800260c:	617b      	str	r3, [r7, #20]
        break;
 800260e:	e002      	b.n	8002616 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002610:	2304      	movs	r3, #4
 8002612:	617b      	str	r3, [r7, #20]
        break;
 8002614:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002616:	f7fe fbcf 	bl	8000db8 <HAL_GetTick>
 800261a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800261c:	e01b      	b.n	8002656 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800261e:	f7fe fbcb 	bl	8000db8 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b05      	cmp	r3, #5
 800262a:	d914      	bls.n	8002656 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	4013      	ands	r3, r2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00d      	beq.n	8002656 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263e:	f043 0210 	orr.w	r2, r3, #16
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800264a:	f043 0201 	orr.w	r2, r3, #1
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e007      	b.n	8002666 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1dc      	bne.n	800261e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3720      	adds	r7, #32
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	a33fffff 	.word	0xa33fffff

08002674 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800267c:	2300      	movs	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4618      	mov	r0, r3
 8002686:	f7fe fd5f 	bl	8001148 <LL_ADC_IsEnabled>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d169      	bne.n	8002764 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689a      	ldr	r2, [r3, #8]
 8002696:	4b36      	ldr	r3, [pc, #216]	; (8002770 <ADC_Enable+0xfc>)
 8002698:	4013      	ands	r3, r2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00d      	beq.n	80026ba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a2:	f043 0210 	orr.w	r2, r3, #16
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ae:	f043 0201 	orr.w	r2, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e055      	b.n	8002766 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fd1a 	bl	80010f8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80026c4:	482b      	ldr	r0, [pc, #172]	; (8002774 <ADC_Enable+0x100>)
 80026c6:	f7fe fba9 	bl	8000e1c <LL_ADC_GetCommonPathInternalCh>
 80026ca:	4603      	mov	r3, r0
 80026cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d013      	beq.n	80026fc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026d4:	4b28      	ldr	r3, [pc, #160]	; (8002778 <ADC_Enable+0x104>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	099b      	lsrs	r3, r3, #6
 80026da:	4a28      	ldr	r2, [pc, #160]	; (800277c <ADC_Enable+0x108>)
 80026dc:	fba2 2303 	umull	r2, r3, r2, r3
 80026e0:	099b      	lsrs	r3, r3, #6
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	4613      	mov	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4413      	add	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80026ee:	e002      	b.n	80026f6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1f9      	bne.n	80026f0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80026fc:	f7fe fb5c 	bl	8000db8 <HAL_GetTick>
 8002700:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002702:	e028      	b.n	8002756 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f7fe fd1d 	bl	8001148 <LL_ADC_IsEnabled>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d104      	bne.n	800271e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe fced 	bl	80010f8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800271e:	f7fe fb4b 	bl	8000db8 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d914      	bls.n	8002756 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b01      	cmp	r3, #1
 8002738:	d00d      	beq.n	8002756 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273e:	f043 0210 	orr.w	r2, r3, #16
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274a:	f043 0201 	orr.w	r2, r3, #1
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e007      	b.n	8002766 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0301 	and.w	r3, r3, #1
 8002760:	2b01      	cmp	r3, #1
 8002762:	d1cf      	bne.n	8002704 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	8000003f 	.word	0x8000003f
 8002774:	50040300 	.word	0x50040300
 8002778:	20000000 	.word	0x20000000
 800277c:	053e2d63 	.word	0x053e2d63

08002780 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4618      	mov	r0, r3
 800278e:	f7fe fcee 	bl	800116e <LL_ADC_IsDisableOngoing>
 8002792:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7fe fcd5 	bl	8001148 <LL_ADC_IsEnabled>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d047      	beq.n	8002834 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d144      	bne.n	8002834 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 030d 	and.w	r3, r3, #13
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d10c      	bne.n	80027d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7fe fcaf 	bl	8001120 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2203      	movs	r2, #3
 80027c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80027ca:	f7fe faf5 	bl	8000db8 <HAL_GetTick>
 80027ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80027d0:	e029      	b.n	8002826 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d6:	f043 0210 	orr.w	r2, r3, #16
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e2:	f043 0201 	orr.w	r2, r3, #1
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e023      	b.n	8002836 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80027ee:	f7fe fae3 	bl	8000db8 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d914      	bls.n	8002826 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00d      	beq.n	8002826 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800280e:	f043 0210 	orr.w	r2, r3, #16
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281a:	f043 0201 	orr.w	r2, r3, #1
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e007      	b.n	8002836 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1dc      	bne.n	80027ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <LL_ADC_IsEnabled>:
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b01      	cmp	r3, #1
 8002850:	d101      	bne.n	8002856 <LL_ADC_IsEnabled+0x18>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <LL_ADC_IsEnabled+0x1a>
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <LL_ADC_REG_IsConversionOngoing>:
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b04      	cmp	r3, #4
 8002876:	d101      	bne.n	800287c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80028c6:	b480      	push	{r7}
 80028c8:	b083      	sub	sp, #12
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
	...

080028f0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80028f0:	b590      	push	{r4, r7, lr}
 80028f2:	b09f      	sub	sp, #124	; 0x7c
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800290a:	2302      	movs	r3, #2
 800290c:	e093      	b.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002916:	2300      	movs	r3, #0
 8002918:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800291a:	2300      	movs	r3, #0
 800291c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a47      	ldr	r2, [pc, #284]	; (8002a40 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d102      	bne.n	800292e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002928:	4b46      	ldr	r3, [pc, #280]	; (8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800292a:	60bb      	str	r3, [r7, #8]
 800292c:	e001      	b.n	8002932 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d10b      	bne.n	8002950 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800293c:	f043 0220 	orr.w	r2, r3, #32
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e072      	b.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff ff86 	bl	8002864 <LL_ADC_REG_IsConversionOngoing>
 8002958:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff ff80 	bl	8002864 <LL_ADC_REG_IsConversionOngoing>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d154      	bne.n	8002a14 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800296a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800296c:	2b00      	cmp	r3, #0
 800296e:	d151      	bne.n	8002a14 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002970:	4b35      	ldr	r3, [pc, #212]	; (8002a48 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002972:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d02c      	beq.n	80029d6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800297c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	6859      	ldr	r1, [r3, #4]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800298e:	035b      	lsls	r3, r3, #13
 8002990:	430b      	orrs	r3, r1
 8002992:	431a      	orrs	r2, r3
 8002994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002996:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002998:	4829      	ldr	r0, [pc, #164]	; (8002a40 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800299a:	f7ff ff50 	bl	800283e <LL_ADC_IsEnabled>
 800299e:	4604      	mov	r4, r0
 80029a0:	4828      	ldr	r0, [pc, #160]	; (8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80029a2:	f7ff ff4c 	bl	800283e <LL_ADC_IsEnabled>
 80029a6:	4603      	mov	r3, r0
 80029a8:	431c      	orrs	r4, r3
 80029aa:	4828      	ldr	r0, [pc, #160]	; (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80029ac:	f7ff ff47 	bl	800283e <LL_ADC_IsEnabled>
 80029b0:	4603      	mov	r3, r0
 80029b2:	4323      	orrs	r3, r4
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d137      	bne.n	8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029c0:	f023 030f 	bic.w	r3, r3, #15
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	6811      	ldr	r1, [r2, #0]
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	6892      	ldr	r2, [r2, #8]
 80029cc:	430a      	orrs	r2, r1
 80029ce:	431a      	orrs	r2, r3
 80029d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029d4:	e028      	b.n	8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029e2:	4817      	ldr	r0, [pc, #92]	; (8002a40 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80029e4:	f7ff ff2b 	bl	800283e <LL_ADC_IsEnabled>
 80029e8:	4604      	mov	r4, r0
 80029ea:	4816      	ldr	r0, [pc, #88]	; (8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80029ec:	f7ff ff27 	bl	800283e <LL_ADC_IsEnabled>
 80029f0:	4603      	mov	r3, r0
 80029f2:	431c      	orrs	r4, r3
 80029f4:	4815      	ldr	r0, [pc, #84]	; (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80029f6:	f7ff ff22 	bl	800283e <LL_ADC_IsEnabled>
 80029fa:	4603      	mov	r3, r0
 80029fc:	4323      	orrs	r3, r4
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d112      	bne.n	8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a0a:	f023 030f 	bic.w	r3, r3, #15
 8002a0e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a10:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a12:	e009      	b.n	8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a18:	f043 0220 	orr.w	r2, r3, #32
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002a26:	e000      	b.n	8002a2a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a28:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a32:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	377c      	adds	r7, #124	; 0x7c
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd90      	pop	{r4, r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	50040000 	.word	0x50040000
 8002a44:	50040100 	.word	0x50040100
 8002a48:	50040300 	.word	0x50040300
 8002a4c:	50040200 	.word	0x50040200

08002a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a60:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <__NVIC_SetPriorityGrouping+0x44>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a82:	4a04      	ldr	r2, [pc, #16]	; (8002a94 <__NVIC_SetPriorityGrouping+0x44>)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	60d3      	str	r3, [r2, #12]
}
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a9c:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	0a1b      	lsrs	r3, r3, #8
 8002aa2:	f003 0307 	and.w	r3, r3, #7
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	db0b      	blt.n	8002ade <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	f003 021f 	and.w	r2, r3, #31
 8002acc:	4907      	ldr	r1, [pc, #28]	; (8002aec <__NVIC_EnableIRQ+0x38>)
 8002ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad2:	095b      	lsrs	r3, r3, #5
 8002ad4:	2001      	movs	r0, #1
 8002ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8002ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000e100 	.word	0xe000e100

08002af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	6039      	str	r1, [r7, #0]
 8002afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	db0a      	blt.n	8002b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	490c      	ldr	r1, [pc, #48]	; (8002b3c <__NVIC_SetPriority+0x4c>)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	0112      	lsls	r2, r2, #4
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	440b      	add	r3, r1
 8002b14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b18:	e00a      	b.n	8002b30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	4908      	ldr	r1, [pc, #32]	; (8002b40 <__NVIC_SetPriority+0x50>)
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	3b04      	subs	r3, #4
 8002b28:	0112      	lsls	r2, r2, #4
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	761a      	strb	r2, [r3, #24]
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr
 8002b3c:	e000e100 	.word	0xe000e100
 8002b40:	e000ed00 	.word	0xe000ed00

08002b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b089      	sub	sp, #36	; 0x24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	f1c3 0307 	rsb	r3, r3, #7
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	bf28      	it	cs
 8002b62:	2304      	movcs	r3, #4
 8002b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	3304      	adds	r3, #4
 8002b6a:	2b06      	cmp	r3, #6
 8002b6c:	d902      	bls.n	8002b74 <NVIC_EncodePriority+0x30>
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	3b03      	subs	r3, #3
 8002b72:	e000      	b.n	8002b76 <NVIC_EncodePriority+0x32>
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b78:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43da      	mvns	r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	401a      	ands	r2, r3
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	43d9      	mvns	r1, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b9c:	4313      	orrs	r3, r2
         );
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3724      	adds	r7, #36	; 0x24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bbc:	d301      	bcc.n	8002bc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e00f      	b.n	8002be2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bc2:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <SysTick_Config+0x40>)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bca:	210f      	movs	r1, #15
 8002bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd0:	f7ff ff8e 	bl	8002af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd4:	4b05      	ldr	r3, [pc, #20]	; (8002bec <SysTick_Config+0x40>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bda:	4b04      	ldr	r3, [pc, #16]	; (8002bec <SysTick_Config+0x40>)
 8002bdc:	2207      	movs	r2, #7
 8002bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	e000e010 	.word	0xe000e010

08002bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f7ff ff29 	bl	8002a50 <__NVIC_SetPriorityGrouping>
}
 8002bfe:	bf00      	nop
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b086      	sub	sp, #24
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	60b9      	str	r1, [r7, #8]
 8002c10:	607a      	str	r2, [r7, #4]
 8002c12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c18:	f7ff ff3e 	bl	8002a98 <__NVIC_GetPriorityGrouping>
 8002c1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68b9      	ldr	r1, [r7, #8]
 8002c22:	6978      	ldr	r0, [r7, #20]
 8002c24:	f7ff ff8e 	bl	8002b44 <NVIC_EncodePriority>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff5d 	bl	8002af0 <__NVIC_SetPriority>
}
 8002c36:	bf00      	nop
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	4603      	mov	r3, r0
 8002c46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ff31 	bl	8002ab4 <__NVIC_EnableIRQ>
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b082      	sub	sp, #8
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f7ff ffa2 	bl	8002bac <SysTick_Config>
 8002c68:	4603      	mov	r3, r0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b087      	sub	sp, #28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c82:	e17f      	b.n	8002f84 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	2101      	movs	r1, #1
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c90:	4013      	ands	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 8171 	beq.w	8002f7e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0303 	and.w	r3, r3, #3
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d005      	beq.n	8002cb4 <HAL_GPIO_Init+0x40>
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 0303 	and.w	r3, r3, #3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d130      	bne.n	8002d16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	2203      	movs	r2, #3
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	68da      	ldr	r2, [r3, #12]
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cea:	2201      	movs	r2, #1
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	091b      	lsrs	r3, r3, #4
 8002d00:	f003 0201 	and.w	r2, r3, #1
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f003 0303 	and.w	r3, r3, #3
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	d118      	bne.n	8002d54 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002d28:	2201      	movs	r2, #1
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	4013      	ands	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	08db      	lsrs	r3, r3, #3
 8002d3e:	f003 0201 	and.w	r2, r3, #1
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 0303 	and.w	r3, r3, #3
 8002d5c:	2b03      	cmp	r3, #3
 8002d5e:	d017      	beq.n	8002d90 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	43db      	mvns	r3, r3
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	4013      	ands	r3, r2
 8002d76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f003 0303 	and.w	r3, r3, #3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d123      	bne.n	8002de4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	08da      	lsrs	r2, r3, #3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3208      	adds	r2, #8
 8002da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002da8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f003 0307 	and.w	r3, r3, #7
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	220f      	movs	r2, #15
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	691a      	ldr	r2, [r3, #16]
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	08da      	lsrs	r2, r3, #3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	3208      	adds	r2, #8
 8002dde:	6939      	ldr	r1, [r7, #16]
 8002de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	2203      	movs	r2, #3
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	43db      	mvns	r3, r3
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 0203 	and.w	r2, r3, #3
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f000 80ac 	beq.w	8002f7e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e26:	4b5f      	ldr	r3, [pc, #380]	; (8002fa4 <HAL_GPIO_Init+0x330>)
 8002e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e2a:	4a5e      	ldr	r2, [pc, #376]	; (8002fa4 <HAL_GPIO_Init+0x330>)
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	6613      	str	r3, [r2, #96]	; 0x60
 8002e32:	4b5c      	ldr	r3, [pc, #368]	; (8002fa4 <HAL_GPIO_Init+0x330>)
 8002e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e3e:	4a5a      	ldr	r2, [pc, #360]	; (8002fa8 <HAL_GPIO_Init+0x334>)
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	089b      	lsrs	r3, r3, #2
 8002e44:	3302      	adds	r3, #2
 8002e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	f003 0303 	and.w	r3, r3, #3
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	220f      	movs	r2, #15
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002e68:	d025      	beq.n	8002eb6 <HAL_GPIO_Init+0x242>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a4f      	ldr	r2, [pc, #316]	; (8002fac <HAL_GPIO_Init+0x338>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d01f      	beq.n	8002eb2 <HAL_GPIO_Init+0x23e>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a4e      	ldr	r2, [pc, #312]	; (8002fb0 <HAL_GPIO_Init+0x33c>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d019      	beq.n	8002eae <HAL_GPIO_Init+0x23a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a4d      	ldr	r2, [pc, #308]	; (8002fb4 <HAL_GPIO_Init+0x340>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d013      	beq.n	8002eaa <HAL_GPIO_Init+0x236>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a4c      	ldr	r2, [pc, #304]	; (8002fb8 <HAL_GPIO_Init+0x344>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d00d      	beq.n	8002ea6 <HAL_GPIO_Init+0x232>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a4b      	ldr	r2, [pc, #300]	; (8002fbc <HAL_GPIO_Init+0x348>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d007      	beq.n	8002ea2 <HAL_GPIO_Init+0x22e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a4a      	ldr	r2, [pc, #296]	; (8002fc0 <HAL_GPIO_Init+0x34c>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d101      	bne.n	8002e9e <HAL_GPIO_Init+0x22a>
 8002e9a:	2306      	movs	r3, #6
 8002e9c:	e00c      	b.n	8002eb8 <HAL_GPIO_Init+0x244>
 8002e9e:	2307      	movs	r3, #7
 8002ea0:	e00a      	b.n	8002eb8 <HAL_GPIO_Init+0x244>
 8002ea2:	2305      	movs	r3, #5
 8002ea4:	e008      	b.n	8002eb8 <HAL_GPIO_Init+0x244>
 8002ea6:	2304      	movs	r3, #4
 8002ea8:	e006      	b.n	8002eb8 <HAL_GPIO_Init+0x244>
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e004      	b.n	8002eb8 <HAL_GPIO_Init+0x244>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e002      	b.n	8002eb8 <HAL_GPIO_Init+0x244>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <HAL_GPIO_Init+0x244>
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	f002 0203 	and.w	r2, r2, #3
 8002ebe:	0092      	lsls	r2, r2, #2
 8002ec0:	4093      	lsls	r3, r2
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ec8:	4937      	ldr	r1, [pc, #220]	; (8002fa8 <HAL_GPIO_Init+0x334>)
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	3302      	adds	r3, #2
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ed6:	4b3b      	ldr	r3, [pc, #236]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002efa:	4a32      	ldr	r2, [pc, #200]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f00:	4b30      	ldr	r3, [pc, #192]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f24:	4a27      	ldr	r2, [pc, #156]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002f2a:	4b26      	ldr	r3, [pc, #152]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	43db      	mvns	r3, r3
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	4013      	ands	r3, r2
 8002f38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f4e:	4a1d      	ldr	r2, [pc, #116]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002f54:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	4013      	ands	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d003      	beq.n	8002f78 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f78:	4a12      	ldr	r2, [pc, #72]	; (8002fc4 <HAL_GPIO_Init+0x350>)
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	3301      	adds	r3, #1
 8002f82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f47f ae78 	bne.w	8002c84 <HAL_GPIO_Init+0x10>
  }
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop
 8002f98:	371c      	adds	r7, #28
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40010000 	.word	0x40010000
 8002fac:	48000400 	.word	0x48000400
 8002fb0:	48000800 	.word	0x48000800
 8002fb4:	48000c00 	.word	0x48000c00
 8002fb8:	48001000 	.word	0x48001000
 8002fbc:	48001400 	.word	0x48001400
 8002fc0:	48001800 	.word	0x48001800
 8002fc4:	40010400 	.word	0x40010400

08002fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	807b      	strh	r3, [r7, #2]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fd8:	787b      	ldrb	r3, [r7, #1]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fde:	887a      	ldrh	r2, [r7, #2]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fe4:	e002      	b.n	8002fec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fe6:	887a      	ldrh	r2, [r7, #2]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002ffc:	4b04      	ldr	r3, [pc, #16]	; (8003010 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003004:	4618      	mov	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40007000 	.word	0x40007000

08003014 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003022:	d130      	bne.n	8003086 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003024:	4b23      	ldr	r3, [pc, #140]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800302c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003030:	d038      	beq.n	80030a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003032:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800303a:	4a1e      	ldr	r2, [pc, #120]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800303c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003040:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003042:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2232      	movs	r2, #50	; 0x32
 8003048:	fb02 f303 	mul.w	r3, r2, r3
 800304c:	4a1b      	ldr	r2, [pc, #108]	; (80030bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800304e:	fba2 2303 	umull	r2, r3, r2, r3
 8003052:	0c9b      	lsrs	r3, r3, #18
 8003054:	3301      	adds	r3, #1
 8003056:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003058:	e002      	b.n	8003060 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	3b01      	subs	r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003060:	4b14      	ldr	r3, [pc, #80]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003068:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800306c:	d102      	bne.n	8003074 <HAL_PWREx_ControlVoltageScaling+0x60>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1f2      	bne.n	800305a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003074:	4b0f      	ldr	r3, [pc, #60]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800307c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003080:	d110      	bne.n	80030a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e00f      	b.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003086:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800308e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003092:	d007      	beq.n	80030a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003094:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800309c:	4a05      	ldr	r2, [pc, #20]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800309e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	40007000 	.word	0x40007000
 80030b8:	20000000 	.word	0x20000000
 80030bc:	431bde83 	.word	0x431bde83

080030c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b088      	sub	sp, #32
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e3ca      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030d2:	4b97      	ldr	r3, [pc, #604]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 030c 	and.w	r3, r3, #12
 80030da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030dc:	4b94      	ldr	r3, [pc, #592]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	f003 0303 	and.w	r3, r3, #3
 80030e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0310 	and.w	r3, r3, #16
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 80e4 	beq.w	80032bc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d007      	beq.n	800310a <HAL_RCC_OscConfig+0x4a>
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	2b0c      	cmp	r3, #12
 80030fe:	f040 808b 	bne.w	8003218 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	2b01      	cmp	r3, #1
 8003106:	f040 8087 	bne.w	8003218 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800310a:	4b89      	ldr	r3, [pc, #548]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d005      	beq.n	8003122 <HAL_RCC_OscConfig+0x62>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e3a2      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a1a      	ldr	r2, [r3, #32]
 8003126:	4b82      	ldr	r3, [pc, #520]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0308 	and.w	r3, r3, #8
 800312e:	2b00      	cmp	r3, #0
 8003130:	d004      	beq.n	800313c <HAL_RCC_OscConfig+0x7c>
 8003132:	4b7f      	ldr	r3, [pc, #508]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800313a:	e005      	b.n	8003148 <HAL_RCC_OscConfig+0x88>
 800313c:	4b7c      	ldr	r3, [pc, #496]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800313e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003142:	091b      	lsrs	r3, r3, #4
 8003144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003148:	4293      	cmp	r3, r2
 800314a:	d223      	bcs.n	8003194 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	4618      	mov	r0, r3
 8003152:	f000 fd55 	bl	8003c00 <RCC_SetFlashLatencyFromMSIRange>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e383      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003160:	4b73      	ldr	r3, [pc, #460]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a72      	ldr	r2, [pc, #456]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003166:	f043 0308 	orr.w	r3, r3, #8
 800316a:	6013      	str	r3, [r2, #0]
 800316c:	4b70      	ldr	r3, [pc, #448]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	496d      	ldr	r1, [pc, #436]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800317a:	4313      	orrs	r3, r2
 800317c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800317e:	4b6c      	ldr	r3, [pc, #432]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	021b      	lsls	r3, r3, #8
 800318c:	4968      	ldr	r1, [pc, #416]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]
 8003192:	e025      	b.n	80031e0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003194:	4b66      	ldr	r3, [pc, #408]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a65      	ldr	r2, [pc, #404]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800319a:	f043 0308 	orr.w	r3, r3, #8
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	4b63      	ldr	r3, [pc, #396]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	4960      	ldr	r1, [pc, #384]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031b2:	4b5f      	ldr	r3, [pc, #380]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	021b      	lsls	r3, r3, #8
 80031c0:	495b      	ldr	r1, [pc, #364]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d109      	bne.n	80031e0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 fd15 	bl	8003c00 <RCC_SetFlashLatencyFromMSIRange>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e343      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031e0:	f000 fc4a 	bl	8003a78 <HAL_RCC_GetSysClockFreq>
 80031e4:	4602      	mov	r2, r0
 80031e6:	4b52      	ldr	r3, [pc, #328]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	091b      	lsrs	r3, r3, #4
 80031ec:	f003 030f 	and.w	r3, r3, #15
 80031f0:	4950      	ldr	r1, [pc, #320]	; (8003334 <HAL_RCC_OscConfig+0x274>)
 80031f2:	5ccb      	ldrb	r3, [r1, r3]
 80031f4:	f003 031f 	and.w	r3, r3, #31
 80031f8:	fa22 f303 	lsr.w	r3, r2, r3
 80031fc:	4a4e      	ldr	r2, [pc, #312]	; (8003338 <HAL_RCC_OscConfig+0x278>)
 80031fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003200:	4b4e      	ldr	r3, [pc, #312]	; (800333c <HAL_RCC_OscConfig+0x27c>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4618      	mov	r0, r3
 8003206:	f7fd fd87 	bl	8000d18 <HAL_InitTick>
 800320a:	4603      	mov	r3, r0
 800320c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800320e:	7bfb      	ldrb	r3, [r7, #15]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d052      	beq.n	80032ba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003214:	7bfb      	ldrb	r3, [r7, #15]
 8003216:	e327      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d032      	beq.n	8003286 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003220:	4b43      	ldr	r3, [pc, #268]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a42      	ldr	r2, [pc, #264]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800322c:	f7fd fdc4 	bl	8000db8 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003234:	f7fd fdc0 	bl	8000db8 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e310      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003246:	4b3a      	ldr	r3, [pc, #232]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0f0      	beq.n	8003234 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003252:	4b37      	ldr	r3, [pc, #220]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a36      	ldr	r2, [pc, #216]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003258:	f043 0308 	orr.w	r3, r3, #8
 800325c:	6013      	str	r3, [r2, #0]
 800325e:	4b34      	ldr	r3, [pc, #208]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	4931      	ldr	r1, [pc, #196]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800326c:	4313      	orrs	r3, r2
 800326e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003270:	4b2f      	ldr	r3, [pc, #188]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	021b      	lsls	r3, r3, #8
 800327e:	492c      	ldr	r1, [pc, #176]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003280:	4313      	orrs	r3, r2
 8003282:	604b      	str	r3, [r1, #4]
 8003284:	e01a      	b.n	80032bc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003286:	4b2a      	ldr	r3, [pc, #168]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a29      	ldr	r2, [pc, #164]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800328c:	f023 0301 	bic.w	r3, r3, #1
 8003290:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003292:	f7fd fd91 	bl	8000db8 <HAL_GetTick>
 8003296:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003298:	e008      	b.n	80032ac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800329a:	f7fd fd8d 	bl	8000db8 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d901      	bls.n	80032ac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e2dd      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032ac:	4b20      	ldr	r3, [pc, #128]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1f0      	bne.n	800329a <HAL_RCC_OscConfig+0x1da>
 80032b8:	e000      	b.n	80032bc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032ba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d074      	beq.n	80033b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	2b08      	cmp	r3, #8
 80032cc:	d005      	beq.n	80032da <HAL_RCC_OscConfig+0x21a>
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	2b0c      	cmp	r3, #12
 80032d2:	d10e      	bne.n	80032f2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	2b03      	cmp	r3, #3
 80032d8:	d10b      	bne.n	80032f2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032da:	4b15      	ldr	r3, [pc, #84]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d064      	beq.n	80033b0 <HAL_RCC_OscConfig+0x2f0>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d160      	bne.n	80033b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e2ba      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032fa:	d106      	bne.n	800330a <HAL_RCC_OscConfig+0x24a>
 80032fc:	4b0c      	ldr	r3, [pc, #48]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a0b      	ldr	r2, [pc, #44]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	e026      	b.n	8003358 <HAL_RCC_OscConfig+0x298>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003312:	d115      	bne.n	8003340 <HAL_RCC_OscConfig+0x280>
 8003314:	4b06      	ldr	r3, [pc, #24]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a05      	ldr	r2, [pc, #20]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 800331a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4b03      	ldr	r3, [pc, #12]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a02      	ldr	r2, [pc, #8]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800332a:	6013      	str	r3, [r2, #0]
 800332c:	e014      	b.n	8003358 <HAL_RCC_OscConfig+0x298>
 800332e:	bf00      	nop
 8003330:	40021000 	.word	0x40021000
 8003334:	0800606c 	.word	0x0800606c
 8003338:	20000000 	.word	0x20000000
 800333c:	20000004 	.word	0x20000004
 8003340:	4ba0      	ldr	r3, [pc, #640]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a9f      	ldr	r2, [pc, #636]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800334a:	6013      	str	r3, [r2, #0]
 800334c:	4b9d      	ldr	r3, [pc, #628]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a9c      	ldr	r2, [pc, #624]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d013      	beq.n	8003388 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003360:	f7fd fd2a 	bl	8000db8 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003368:	f7fd fd26 	bl	8000db8 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b64      	cmp	r3, #100	; 0x64
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e276      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800337a:	4b92      	ldr	r3, [pc, #584]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0f0      	beq.n	8003368 <HAL_RCC_OscConfig+0x2a8>
 8003386:	e014      	b.n	80033b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003388:	f7fd fd16 	bl	8000db8 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003390:	f7fd fd12 	bl	8000db8 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b64      	cmp	r3, #100	; 0x64
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e262      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033a2:	4b88      	ldr	r3, [pc, #544]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x2d0>
 80033ae:	e000      	b.n	80033b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d060      	beq.n	8003480 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	2b04      	cmp	r3, #4
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_OscConfig+0x310>
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	2b0c      	cmp	r3, #12
 80033c8:	d119      	bne.n	80033fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d116      	bne.n	80033fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033d0:	4b7c      	ldr	r3, [pc, #496]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d005      	beq.n	80033e8 <HAL_RCC_OscConfig+0x328>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e23f      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e8:	4b76      	ldr	r3, [pc, #472]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	061b      	lsls	r3, r3, #24
 80033f6:	4973      	ldr	r1, [pc, #460]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033fc:	e040      	b.n	8003480 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d023      	beq.n	800344e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003406:	4b6f      	ldr	r3, [pc, #444]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a6e      	ldr	r2, [pc, #440]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800340c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003410:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003412:	f7fd fcd1 	bl	8000db8 <HAL_GetTick>
 8003416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003418:	e008      	b.n	800342c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800341a:	f7fd fccd 	bl	8000db8 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e21d      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800342c:	4b65      	ldr	r3, [pc, #404]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0f0      	beq.n	800341a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003438:	4b62      	ldr	r3, [pc, #392]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	061b      	lsls	r3, r3, #24
 8003446:	495f      	ldr	r1, [pc, #380]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003448:	4313      	orrs	r3, r2
 800344a:	604b      	str	r3, [r1, #4]
 800344c:	e018      	b.n	8003480 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800344e:	4b5d      	ldr	r3, [pc, #372]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a5c      	ldr	r2, [pc, #368]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345a:	f7fd fcad 	bl	8000db8 <HAL_GetTick>
 800345e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003460:	e008      	b.n	8003474 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003462:	f7fd fca9 	bl	8000db8 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b02      	cmp	r3, #2
 800346e:	d901      	bls.n	8003474 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e1f9      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003474:	4b53      	ldr	r3, [pc, #332]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800347c:	2b00      	cmp	r3, #0
 800347e:	d1f0      	bne.n	8003462 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0308 	and.w	r3, r3, #8
 8003488:	2b00      	cmp	r3, #0
 800348a:	d03c      	beq.n	8003506 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d01c      	beq.n	80034ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003494:	4b4b      	ldr	r3, [pc, #300]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003496:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800349a:	4a4a      	ldr	r2, [pc, #296]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800349c:	f043 0301 	orr.w	r3, r3, #1
 80034a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a4:	f7fd fc88 	bl	8000db8 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ac:	f7fd fc84 	bl	8000db8 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e1d4      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034be:	4b41      	ldr	r3, [pc, #260]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80034c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0ef      	beq.n	80034ac <HAL_RCC_OscConfig+0x3ec>
 80034cc:	e01b      	b.n	8003506 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ce:	4b3d      	ldr	r3, [pc, #244]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80034d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034d4:	4a3b      	ldr	r2, [pc, #236]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80034d6:	f023 0301 	bic.w	r3, r3, #1
 80034da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034de:	f7fd fc6b 	bl	8000db8 <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e6:	f7fd fc67 	bl	8000db8 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e1b7      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034f8:	4b32      	ldr	r3, [pc, #200]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80034fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d1ef      	bne.n	80034e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0304 	and.w	r3, r3, #4
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 80a6 	beq.w	8003660 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003514:	2300      	movs	r3, #0
 8003516:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003518:	4b2a      	ldr	r3, [pc, #168]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800351a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800351c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10d      	bne.n	8003540 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003524:	4b27      	ldr	r3, [pc, #156]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003528:	4a26      	ldr	r2, [pc, #152]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800352a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800352e:	6593      	str	r3, [r2, #88]	; 0x58
 8003530:	4b24      	ldr	r3, [pc, #144]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003538:	60bb      	str	r3, [r7, #8]
 800353a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800353c:	2301      	movs	r3, #1
 800353e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003540:	4b21      	ldr	r3, [pc, #132]	; (80035c8 <HAL_RCC_OscConfig+0x508>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003548:	2b00      	cmp	r3, #0
 800354a:	d118      	bne.n	800357e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800354c:	4b1e      	ldr	r3, [pc, #120]	; (80035c8 <HAL_RCC_OscConfig+0x508>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a1d      	ldr	r2, [pc, #116]	; (80035c8 <HAL_RCC_OscConfig+0x508>)
 8003552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003556:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003558:	f7fd fc2e 	bl	8000db8 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003560:	f7fd fc2a 	bl	8000db8 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e17a      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003572:	4b15      	ldr	r3, [pc, #84]	; (80035c8 <HAL_RCC_OscConfig+0x508>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d108      	bne.n	8003598 <HAL_RCC_OscConfig+0x4d8>
 8003586:	4b0f      	ldr	r3, [pc, #60]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 8003588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800358c:	4a0d      	ldr	r2, [pc, #52]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 800358e:	f043 0301 	orr.w	r3, r3, #1
 8003592:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003596:	e029      	b.n	80035ec <HAL_RCC_OscConfig+0x52c>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	2b05      	cmp	r3, #5
 800359e:	d115      	bne.n	80035cc <HAL_RCC_OscConfig+0x50c>
 80035a0:	4b08      	ldr	r3, [pc, #32]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80035a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035a6:	4a07      	ldr	r2, [pc, #28]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80035a8:	f043 0304 	orr.w	r3, r3, #4
 80035ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035b0:	4b04      	ldr	r3, [pc, #16]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80035b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b6:	4a03      	ldr	r2, [pc, #12]	; (80035c4 <HAL_RCC_OscConfig+0x504>)
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035c0:	e014      	b.n	80035ec <HAL_RCC_OscConfig+0x52c>
 80035c2:	bf00      	nop
 80035c4:	40021000 	.word	0x40021000
 80035c8:	40007000 	.word	0x40007000
 80035cc:	4b9c      	ldr	r3, [pc, #624]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80035ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d2:	4a9b      	ldr	r2, [pc, #620]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80035d4:	f023 0301 	bic.w	r3, r3, #1
 80035d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035dc:	4b98      	ldr	r3, [pc, #608]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80035de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e2:	4a97      	ldr	r2, [pc, #604]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80035e4:	f023 0304 	bic.w	r3, r3, #4
 80035e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d016      	beq.n	8003622 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f4:	f7fd fbe0 	bl	8000db8 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035fa:	e00a      	b.n	8003612 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035fc:	f7fd fbdc 	bl	8000db8 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	f241 3288 	movw	r2, #5000	; 0x1388
 800360a:	4293      	cmp	r3, r2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e12a      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003612:	4b8b      	ldr	r3, [pc, #556]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d0ed      	beq.n	80035fc <HAL_RCC_OscConfig+0x53c>
 8003620:	e015      	b.n	800364e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003622:	f7fd fbc9 	bl	8000db8 <HAL_GetTick>
 8003626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003628:	e00a      	b.n	8003640 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362a:	f7fd fbc5 	bl	8000db8 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	f241 3288 	movw	r2, #5000	; 0x1388
 8003638:	4293      	cmp	r3, r2
 800363a:	d901      	bls.n	8003640 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e113      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003640:	4b7f      	ldr	r3, [pc, #508]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1ed      	bne.n	800362a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800364e:	7ffb      	ldrb	r3, [r7, #31]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d105      	bne.n	8003660 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003654:	4b7a      	ldr	r3, [pc, #488]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003658:	4a79      	ldr	r2, [pc, #484]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 800365a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800365e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003664:	2b00      	cmp	r3, #0
 8003666:	f000 80fe 	beq.w	8003866 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366e:	2b02      	cmp	r3, #2
 8003670:	f040 80d0 	bne.w	8003814 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003674:	4b72      	ldr	r3, [pc, #456]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	f003 0203 	and.w	r2, r3, #3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003684:	429a      	cmp	r2, r3
 8003686:	d130      	bne.n	80036ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003692:	3b01      	subs	r3, #1
 8003694:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003696:	429a      	cmp	r2, r3
 8003698:	d127      	bne.n	80036ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d11f      	bne.n	80036ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036b4:	2a07      	cmp	r2, #7
 80036b6:	bf14      	ite	ne
 80036b8:	2201      	movne	r2, #1
 80036ba:	2200      	moveq	r2, #0
 80036bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036be:	4293      	cmp	r3, r2
 80036c0:	d113      	bne.n	80036ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036cc:	085b      	lsrs	r3, r3, #1
 80036ce:	3b01      	subs	r3, #1
 80036d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d109      	bne.n	80036ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	085b      	lsrs	r3, r3, #1
 80036e2:	3b01      	subs	r3, #1
 80036e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d06e      	beq.n	80037c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	2b0c      	cmp	r3, #12
 80036ee:	d069      	beq.n	80037c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80036f0:	4b53      	ldr	r3, [pc, #332]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d105      	bne.n	8003708 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80036fc:	4b50      	ldr	r3, [pc, #320]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e0ad      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800370c:	4b4c      	ldr	r3, [pc, #304]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a4b      	ldr	r2, [pc, #300]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003712:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003716:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003718:	f7fd fb4e 	bl	8000db8 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003720:	f7fd fb4a 	bl	8000db8 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e09a      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003732:	4b43      	ldr	r3, [pc, #268]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f0      	bne.n	8003720 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800373e:	4b40      	ldr	r3, [pc, #256]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	4b40      	ldr	r3, [pc, #256]	; (8003844 <HAL_RCC_OscConfig+0x784>)
 8003744:	4013      	ands	r3, r2
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800374e:	3a01      	subs	r2, #1
 8003750:	0112      	lsls	r2, r2, #4
 8003752:	4311      	orrs	r1, r2
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003758:	0212      	lsls	r2, r2, #8
 800375a:	4311      	orrs	r1, r2
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003760:	0852      	lsrs	r2, r2, #1
 8003762:	3a01      	subs	r2, #1
 8003764:	0552      	lsls	r2, r2, #21
 8003766:	4311      	orrs	r1, r2
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800376c:	0852      	lsrs	r2, r2, #1
 800376e:	3a01      	subs	r2, #1
 8003770:	0652      	lsls	r2, r2, #25
 8003772:	4311      	orrs	r1, r2
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003778:	0912      	lsrs	r2, r2, #4
 800377a:	0452      	lsls	r2, r2, #17
 800377c:	430a      	orrs	r2, r1
 800377e:	4930      	ldr	r1, [pc, #192]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003780:	4313      	orrs	r3, r2
 8003782:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003784:	4b2e      	ldr	r3, [pc, #184]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a2d      	ldr	r2, [pc, #180]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 800378a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800378e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003790:	4b2b      	ldr	r3, [pc, #172]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	4a2a      	ldr	r2, [pc, #168]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003796:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800379a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800379c:	f7fd fb0c 	bl	8000db8 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037a2:	e008      	b.n	80037b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a4:	f7fd fb08 	bl	8000db8 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e058      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037b6:	4b22      	ldr	r3, [pc, #136]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0f0      	beq.n	80037a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037c2:	e050      	b.n	8003866 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e04f      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037c8:	4b1d      	ldr	r3, [pc, #116]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d148      	bne.n	8003866 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037d4:	4b1a      	ldr	r3, [pc, #104]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a19      	ldr	r2, [pc, #100]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80037da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037e0:	4b17      	ldr	r3, [pc, #92]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	4a16      	ldr	r2, [pc, #88]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 80037e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80037ec:	f7fd fae4 	bl	8000db8 <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037f2:	e008      	b.n	8003806 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f4:	f7fd fae0 	bl	8000db8 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e030      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003806:	4b0e      	ldr	r3, [pc, #56]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0f0      	beq.n	80037f4 <HAL_RCC_OscConfig+0x734>
 8003812:	e028      	b.n	8003866 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	2b0c      	cmp	r3, #12
 8003818:	d023      	beq.n	8003862 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800381a:	4b09      	ldr	r3, [pc, #36]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a08      	ldr	r2, [pc, #32]	; (8003840 <HAL_RCC_OscConfig+0x780>)
 8003820:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003824:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003826:	f7fd fac7 	bl	8000db8 <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800382c:	e00c      	b.n	8003848 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382e:	f7fd fac3 	bl	8000db8 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d905      	bls.n	8003848 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e013      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
 8003840:	40021000 	.word	0x40021000
 8003844:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003848:	4b09      	ldr	r3, [pc, #36]	; (8003870 <HAL_RCC_OscConfig+0x7b0>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1ec      	bne.n	800382e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003854:	4b06      	ldr	r3, [pc, #24]	; (8003870 <HAL_RCC_OscConfig+0x7b0>)
 8003856:	68da      	ldr	r2, [r3, #12]
 8003858:	4905      	ldr	r1, [pc, #20]	; (8003870 <HAL_RCC_OscConfig+0x7b0>)
 800385a:	4b06      	ldr	r3, [pc, #24]	; (8003874 <HAL_RCC_OscConfig+0x7b4>)
 800385c:	4013      	ands	r3, r2
 800385e:	60cb      	str	r3, [r1, #12]
 8003860:	e001      	b.n	8003866 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3720      	adds	r7, #32
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40021000 	.word	0x40021000
 8003874:	feeefffc 	.word	0xfeeefffc

08003878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0e7      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800388c:	4b75      	ldr	r3, [pc, #468]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0307 	and.w	r3, r3, #7
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d910      	bls.n	80038bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800389a:	4b72      	ldr	r3, [pc, #456]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f023 0207 	bic.w	r2, r3, #7
 80038a2:	4970      	ldr	r1, [pc, #448]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038aa:	4b6e      	ldr	r3, [pc, #440]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d001      	beq.n	80038bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e0cf      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d010      	beq.n	80038ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	4b66      	ldr	r3, [pc, #408]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d908      	bls.n	80038ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038d8:	4b63      	ldr	r3, [pc, #396]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	4960      	ldr	r1, [pc, #384]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d04c      	beq.n	8003990 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d107      	bne.n	800390e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038fe:	4b5a      	ldr	r3, [pc, #360]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d121      	bne.n	800394e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e0a6      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2b02      	cmp	r3, #2
 8003914:	d107      	bne.n	8003926 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003916:	4b54      	ldr	r3, [pc, #336]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d115      	bne.n	800394e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e09a      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d107      	bne.n	800393e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800392e:	4b4e      	ldr	r3, [pc, #312]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e08e      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800393e:	4b4a      	ldr	r3, [pc, #296]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e086      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800394e:	4b46      	ldr	r3, [pc, #280]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f023 0203 	bic.w	r2, r3, #3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4943      	ldr	r1, [pc, #268]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 800395c:	4313      	orrs	r3, r2
 800395e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003960:	f7fd fa2a 	bl	8000db8 <HAL_GetTick>
 8003964:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003966:	e00a      	b.n	800397e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003968:	f7fd fa26 	bl	8000db8 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	f241 3288 	movw	r2, #5000	; 0x1388
 8003976:	4293      	cmp	r3, r2
 8003978:	d901      	bls.n	800397e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e06e      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397e:	4b3a      	ldr	r3, [pc, #232]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f003 020c 	and.w	r2, r3, #12
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	429a      	cmp	r2, r3
 800398e:	d1eb      	bne.n	8003968 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d010      	beq.n	80039be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	4b31      	ldr	r3, [pc, #196]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d208      	bcs.n	80039be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ac:	4b2e      	ldr	r3, [pc, #184]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	492b      	ldr	r1, [pc, #172]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039be:	4b29      	ldr	r3, [pc, #164]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	683a      	ldr	r2, [r7, #0]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d210      	bcs.n	80039ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039cc:	4b25      	ldr	r3, [pc, #148]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f023 0207 	bic.w	r2, r3, #7
 80039d4:	4923      	ldr	r1, [pc, #140]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	4313      	orrs	r3, r2
 80039da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039dc:	4b21      	ldr	r3, [pc, #132]	; (8003a64 <HAL_RCC_ClockConfig+0x1ec>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d001      	beq.n	80039ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e036      	b.n	8003a5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0304 	and.w	r3, r3, #4
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039fa:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	4918      	ldr	r1, [pc, #96]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0308 	and.w	r3, r3, #8
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d009      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a18:	4b13      	ldr	r3, [pc, #76]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	4910      	ldr	r1, [pc, #64]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a2c:	f000 f824 	bl	8003a78 <HAL_RCC_GetSysClockFreq>
 8003a30:	4602      	mov	r2, r0
 8003a32:	4b0d      	ldr	r3, [pc, #52]	; (8003a68 <HAL_RCC_ClockConfig+0x1f0>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	091b      	lsrs	r3, r3, #4
 8003a38:	f003 030f 	and.w	r3, r3, #15
 8003a3c:	490b      	ldr	r1, [pc, #44]	; (8003a6c <HAL_RCC_ClockConfig+0x1f4>)
 8003a3e:	5ccb      	ldrb	r3, [r1, r3]
 8003a40:	f003 031f 	and.w	r3, r3, #31
 8003a44:	fa22 f303 	lsr.w	r3, r2, r3
 8003a48:	4a09      	ldr	r2, [pc, #36]	; (8003a70 <HAL_RCC_ClockConfig+0x1f8>)
 8003a4a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a4c:	4b09      	ldr	r3, [pc, #36]	; (8003a74 <HAL_RCC_ClockConfig+0x1fc>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7fd f961 	bl	8000d18 <HAL_InitTick>
 8003a56:	4603      	mov	r3, r0
 8003a58:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a5a:	7afb      	ldrb	r3, [r7, #11]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40022000 	.word	0x40022000
 8003a68:	40021000 	.word	0x40021000
 8003a6c:	0800606c 	.word	0x0800606c
 8003a70:	20000000 	.word	0x20000000
 8003a74:	20000004 	.word	0x20000004

08003a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b089      	sub	sp, #36	; 0x24
 8003a7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a86:	4b3e      	ldr	r3, [pc, #248]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 030c 	and.w	r3, r3, #12
 8003a8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a90:	4b3b      	ldr	r3, [pc, #236]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_RCC_GetSysClockFreq+0x34>
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	2b0c      	cmp	r3, #12
 8003aa4:	d121      	bne.n	8003aea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d11e      	bne.n	8003aea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003aac:	4b34      	ldr	r3, [pc, #208]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0308 	and.w	r3, r3, #8
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d107      	bne.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ab8:	4b31      	ldr	r3, [pc, #196]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003abe:	0a1b      	lsrs	r3, r3, #8
 8003ac0:	f003 030f 	and.w	r3, r3, #15
 8003ac4:	61fb      	str	r3, [r7, #28]
 8003ac6:	e005      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ac8:	4b2d      	ldr	r3, [pc, #180]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	091b      	lsrs	r3, r3, #4
 8003ace:	f003 030f 	and.w	r3, r3, #15
 8003ad2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ad4:	4a2b      	ldr	r2, [pc, #172]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003adc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10d      	bne.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ae8:	e00a      	b.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d102      	bne.n	8003af6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003af0:	4b25      	ldr	r3, [pc, #148]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8003af2:	61bb      	str	r3, [r7, #24]
 8003af4:	e004      	b.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d101      	bne.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003afc:	4b23      	ldr	r3, [pc, #140]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8003afe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	d134      	bne.n	8003b70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b06:	4b1e      	ldr	r3, [pc, #120]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d003      	beq.n	8003b1e <HAL_RCC_GetSysClockFreq+0xa6>
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d003      	beq.n	8003b24 <HAL_RCC_GetSysClockFreq+0xac>
 8003b1c:	e005      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b1e:	4b1a      	ldr	r3, [pc, #104]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b20:	617b      	str	r3, [r7, #20]
      break;
 8003b22:	e005      	b.n	8003b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b24:	4b19      	ldr	r3, [pc, #100]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8003b26:	617b      	str	r3, [r7, #20]
      break;
 8003b28:	e002      	b.n	8003b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	617b      	str	r3, [r7, #20]
      break;
 8003b2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b30:	4b13      	ldr	r3, [pc, #76]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	091b      	lsrs	r3, r3, #4
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b3e:	4b10      	ldr	r3, [pc, #64]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	0a1b      	lsrs	r3, r3, #8
 8003b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	fb03 f202 	mul.w	r2, r3, r2
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b56:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	0e5b      	lsrs	r3, r3, #25
 8003b5c:	f003 0303 	and.w	r3, r3, #3
 8003b60:	3301      	adds	r3, #1
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b70:	69bb      	ldr	r3, [r7, #24]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3724      	adds	r7, #36	; 0x24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	40021000 	.word	0x40021000
 8003b84:	08006084 	.word	0x08006084
 8003b88:	00f42400 	.word	0x00f42400
 8003b8c:	007a1200 	.word	0x007a1200

08003b90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b96:	681b      	ldr	r3, [r3, #0]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	20000000 	.word	0x20000000

08003ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bac:	f7ff fff0 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	0a1b      	lsrs	r3, r3, #8
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	4904      	ldr	r1, [pc, #16]	; (8003bd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bbe:	5ccb      	ldrb	r3, [r1, r3]
 8003bc0:	f003 031f 	and.w	r3, r3, #31
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	0800607c 	.word	0x0800607c

08003bd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bd8:	f7ff ffda 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	4b06      	ldr	r3, [pc, #24]	; (8003bf8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	0adb      	lsrs	r3, r3, #11
 8003be4:	f003 0307 	and.w	r3, r3, #7
 8003be8:	4904      	ldr	r1, [pc, #16]	; (8003bfc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bea:	5ccb      	ldrb	r3, [r1, r3]
 8003bec:	f003 031f 	and.w	r3, r3, #31
 8003bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	0800607c 	.word	0x0800607c

08003c00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c08:	2300      	movs	r3, #0
 8003c0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c0c:	4b2a      	ldr	r3, [pc, #168]	; (8003cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c18:	f7ff f9ee 	bl	8002ff8 <HAL_PWREx_GetVoltageRange>
 8003c1c:	6178      	str	r0, [r7, #20]
 8003c1e:	e014      	b.n	8003c4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c20:	4b25      	ldr	r3, [pc, #148]	; (8003cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c24:	4a24      	ldr	r2, [pc, #144]	; (8003cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	6593      	str	r3, [r2, #88]	; 0x58
 8003c2c:	4b22      	ldr	r3, [pc, #136]	; (8003cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c34:	60fb      	str	r3, [r7, #12]
 8003c36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c38:	f7ff f9de 	bl	8002ff8 <HAL_PWREx_GetVoltageRange>
 8003c3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c3e:	4b1e      	ldr	r3, [pc, #120]	; (8003cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c42:	4a1d      	ldr	r2, [pc, #116]	; (8003cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c48:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c50:	d10b      	bne.n	8003c6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2b80      	cmp	r3, #128	; 0x80
 8003c56:	d919      	bls.n	8003c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2ba0      	cmp	r3, #160	; 0xa0
 8003c5c:	d902      	bls.n	8003c64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c5e:	2302      	movs	r3, #2
 8003c60:	613b      	str	r3, [r7, #16]
 8003c62:	e013      	b.n	8003c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c64:	2301      	movs	r3, #1
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	e010      	b.n	8003c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2b80      	cmp	r3, #128	; 0x80
 8003c6e:	d902      	bls.n	8003c76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c70:	2303      	movs	r3, #3
 8003c72:	613b      	str	r3, [r7, #16]
 8003c74:	e00a      	b.n	8003c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2b80      	cmp	r3, #128	; 0x80
 8003c7a:	d102      	bne.n	8003c82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c7c:	2302      	movs	r3, #2
 8003c7e:	613b      	str	r3, [r7, #16]
 8003c80:	e004      	b.n	8003c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b70      	cmp	r3, #112	; 0x70
 8003c86:	d101      	bne.n	8003c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c88:	2301      	movs	r3, #1
 8003c8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c8c:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f023 0207 	bic.w	r2, r3, #7
 8003c94:	4909      	ldr	r1, [pc, #36]	; (8003cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c9c:	4b07      	ldr	r3, [pc, #28]	; (8003cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0307 	and.w	r3, r3, #7
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d001      	beq.n	8003cae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e000      	b.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	40022000 	.word	0x40022000

08003cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cc8:	2300      	movs	r3, #0
 8003cca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ccc:	2300      	movs	r3, #0
 8003cce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d041      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ce0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ce4:	d02a      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003ce6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003cea:	d824      	bhi.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003cec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003cf0:	d008      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003cf2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003cf6:	d81e      	bhi.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00a      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003cfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d00:	d010      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d02:	e018      	b.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d04:	4b86      	ldr	r3, [pc, #536]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	4a85      	ldr	r2, [pc, #532]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d0e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d10:	e015      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3304      	adds	r3, #4
 8003d16:	2100      	movs	r1, #0
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fabb 	bl	8004294 <RCCEx_PLLSAI1_Config>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d22:	e00c      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3320      	adds	r3, #32
 8003d28:	2100      	movs	r1, #0
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 fba6 	bl	800447c <RCCEx_PLLSAI2_Config>
 8003d30:	4603      	mov	r3, r0
 8003d32:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d34:	e003      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	74fb      	strb	r3, [r7, #19]
      break;
 8003d3a:	e000      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d3e:	7cfb      	ldrb	r3, [r7, #19]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10b      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d44:	4b76      	ldr	r3, [pc, #472]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d4a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d52:	4973      	ldr	r1, [pc, #460]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003d5a:	e001      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	7cfb      	ldrb	r3, [r7, #19]
 8003d5e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d041      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d70:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d74:	d02a      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003d76:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d7a:	d824      	bhi.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d7c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d80:	d008      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d86:	d81e      	bhi.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00a      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003d8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d90:	d010      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d92:	e018      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d94:	4b62      	ldr	r3, [pc, #392]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	4a61      	ldr	r2, [pc, #388]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003da0:	e015      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	3304      	adds	r3, #4
 8003da6:	2100      	movs	r1, #0
 8003da8:	4618      	mov	r0, r3
 8003daa:	f000 fa73 	bl	8004294 <RCCEx_PLLSAI1_Config>
 8003dae:	4603      	mov	r3, r0
 8003db0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003db2:	e00c      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	3320      	adds	r3, #32
 8003db8:	2100      	movs	r1, #0
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 fb5e 	bl	800447c <RCCEx_PLLSAI2_Config>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dc4:	e003      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	74fb      	strb	r3, [r7, #19]
      break;
 8003dca:	e000      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003dcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dce:	7cfb      	ldrb	r3, [r7, #19]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10b      	bne.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003dd4:	4b52      	ldr	r3, [pc, #328]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dda:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003de2:	494f      	ldr	r1, [pc, #316]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003dea:	e001      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dec:	7cfb      	ldrb	r3, [r7, #19]
 8003dee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 80a0 	beq.w	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e02:	4b47      	ldr	r3, [pc, #284]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e000      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e12:	2300      	movs	r3, #0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00d      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e18:	4b41      	ldr	r3, [pc, #260]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1c:	4a40      	ldr	r2, [pc, #256]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e22:	6593      	str	r3, [r2, #88]	; 0x58
 8003e24:	4b3e      	ldr	r3, [pc, #248]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e30:	2301      	movs	r3, #1
 8003e32:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e34:	4b3b      	ldr	r3, [pc, #236]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a3a      	ldr	r2, [pc, #232]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e40:	f7fc ffba 	bl	8000db8 <HAL_GetTick>
 8003e44:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e46:	e009      	b.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e48:	f7fc ffb6 	bl	8000db8 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d902      	bls.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	74fb      	strb	r3, [r7, #19]
        break;
 8003e5a:	e005      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e5c:	4b31      	ldr	r3, [pc, #196]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0ef      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003e68:	7cfb      	ldrb	r3, [r7, #19]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d15c      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e6e:	4b2c      	ldr	r3, [pc, #176]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e78:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01f      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d019      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e8c:	4b24      	ldr	r3, [pc, #144]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e98:	4b21      	ldr	r3, [pc, #132]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9e:	4a20      	ldr	r2, [pc, #128]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ea8:	4b1d      	ldr	r3, [pc, #116]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eae:	4a1c      	ldr	r2, [pc, #112]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003eb8:	4a19      	ldr	r2, [pc, #100]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d016      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eca:	f7fc ff75 	bl	8000db8 <HAL_GetTick>
 8003ece:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ed0:	e00b      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed2:	f7fc ff71 	bl	8000db8 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d902      	bls.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	74fb      	strb	r3, [r7, #19]
            break;
 8003ee8:	e006      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eea:	4b0d      	ldr	r3, [pc, #52]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0ec      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003ef8:	7cfb      	ldrb	r3, [r7, #19]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10c      	bne.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003efe:	4b08      	ldr	r3, [pc, #32]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f0e:	4904      	ldr	r1, [pc, #16]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f16:	e009      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f18:	7cfb      	ldrb	r3, [r7, #19]
 8003f1a:	74bb      	strb	r3, [r7, #18]
 8003f1c:	e006      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f1e:	bf00      	nop
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f28:	7cfb      	ldrb	r3, [r7, #19]
 8003f2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f2c:	7c7b      	ldrb	r3, [r7, #17]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d105      	bne.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f32:	4b9e      	ldr	r3, [pc, #632]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f36:	4a9d      	ldr	r2, [pc, #628]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f3c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00a      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f4a:	4b98      	ldr	r3, [pc, #608]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f50:	f023 0203 	bic.w	r2, r3, #3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f58:	4994      	ldr	r1, [pc, #592]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00a      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f6c:	4b8f      	ldr	r3, [pc, #572]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f72:	f023 020c 	bic.w	r2, r3, #12
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f7a:	498c      	ldr	r1, [pc, #560]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00a      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f8e:	4b87      	ldr	r3, [pc, #540]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f94:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	4983      	ldr	r1, [pc, #524]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00a      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fb0:	4b7e      	ldr	r3, [pc, #504]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbe:	497b      	ldr	r1, [pc, #492]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0310 	and.w	r3, r3, #16
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00a      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fe0:	4972      	ldr	r1, [pc, #456]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0320 	and.w	r3, r3, #32
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00a      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ff4:	4b6d      	ldr	r3, [pc, #436]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ffa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004002:	496a      	ldr	r1, [pc, #424]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00a      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004016:	4b65      	ldr	r3, [pc, #404]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004024:	4961      	ldr	r1, [pc, #388]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004026:	4313      	orrs	r3, r2
 8004028:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00a      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004038:	4b5c      	ldr	r3, [pc, #368]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004046:	4959      	ldr	r1, [pc, #356]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004048:	4313      	orrs	r3, r2
 800404a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00a      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800405a:	4b54      	ldr	r3, [pc, #336]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800405c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004060:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004068:	4950      	ldr	r1, [pc, #320]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406a:	4313      	orrs	r3, r2
 800406c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800407c:	4b4b      	ldr	r3, [pc, #300]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004082:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800408a:	4948      	ldr	r1, [pc, #288]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00a      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800409e:	4b43      	ldr	r3, [pc, #268]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ac:	493f      	ldr	r1, [pc, #252]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d028      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040c0:	4b3a      	ldr	r3, [pc, #232]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040ce:	4937      	ldr	r1, [pc, #220]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040de:	d106      	bne.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040e0:	4b32      	ldr	r3, [pc, #200]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	4a31      	ldr	r2, [pc, #196]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040ea:	60d3      	str	r3, [r2, #12]
 80040ec:	e011      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80040f6:	d10c      	bne.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	3304      	adds	r3, #4
 80040fc:	2101      	movs	r1, #1
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 f8c8 	bl	8004294 <RCCEx_PLLSAI1_Config>
 8004104:	4603      	mov	r3, r0
 8004106:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004108:	7cfb      	ldrb	r3, [r7, #19]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800410e:	7cfb      	ldrb	r3, [r7, #19]
 8004110:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d028      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800411e:	4b23      	ldr	r3, [pc, #140]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004124:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800412c:	491f      	ldr	r1, [pc, #124]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412e:	4313      	orrs	r3, r2
 8004130:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004138:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800413c:	d106      	bne.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800413e:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	4a1a      	ldr	r2, [pc, #104]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004144:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004148:	60d3      	str	r3, [r2, #12]
 800414a:	e011      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004150:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004154:	d10c      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3304      	adds	r3, #4
 800415a:	2101      	movs	r1, #1
 800415c:	4618      	mov	r0, r3
 800415e:	f000 f899 	bl	8004294 <RCCEx_PLLSAI1_Config>
 8004162:	4603      	mov	r3, r0
 8004164:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004166:	7cfb      	ldrb	r3, [r7, #19]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800416c:	7cfb      	ldrb	r3, [r7, #19]
 800416e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d02b      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800417c:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004182:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800418a:	4908      	ldr	r1, [pc, #32]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418c:	4313      	orrs	r3, r2
 800418e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800419a:	d109      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800419c:	4b03      	ldr	r3, [pc, #12]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	4a02      	ldr	r2, [pc, #8]	; (80041ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041a6:	60d3      	str	r3, [r2, #12]
 80041a8:	e014      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80041aa:	bf00      	nop
 80041ac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041b8:	d10c      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	3304      	adds	r3, #4
 80041be:	2101      	movs	r1, #1
 80041c0:	4618      	mov	r0, r3
 80041c2:	f000 f867 	bl	8004294 <RCCEx_PLLSAI1_Config>
 80041c6:	4603      	mov	r3, r0
 80041c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041ca:	7cfb      	ldrb	r3, [r7, #19]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80041d0:	7cfb      	ldrb	r3, [r7, #19]
 80041d2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d02f      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041e0:	4b2b      	ldr	r3, [pc, #172]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041ee:	4928      	ldr	r1, [pc, #160]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041fe:	d10d      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3304      	adds	r3, #4
 8004204:	2102      	movs	r1, #2
 8004206:	4618      	mov	r0, r3
 8004208:	f000 f844 	bl	8004294 <RCCEx_PLLSAI1_Config>
 800420c:	4603      	mov	r3, r0
 800420e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004210:	7cfb      	ldrb	r3, [r7, #19]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d014      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004216:	7cfb      	ldrb	r3, [r7, #19]
 8004218:	74bb      	strb	r3, [r7, #18]
 800421a:	e011      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004220:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004224:	d10c      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3320      	adds	r3, #32
 800422a:	2102      	movs	r1, #2
 800422c:	4618      	mov	r0, r3
 800422e:	f000 f925 	bl	800447c <RCCEx_PLLSAI2_Config>
 8004232:	4603      	mov	r3, r0
 8004234:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004236:	7cfb      	ldrb	r3, [r7, #19]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d001      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800423c:	7cfb      	ldrb	r3, [r7, #19]
 800423e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00a      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800424c:	4b10      	ldr	r3, [pc, #64]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800424e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004252:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800425a:	490d      	ldr	r1, [pc, #52]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800425c:	4313      	orrs	r3, r2
 800425e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00b      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800426e:	4b08      	ldr	r3, [pc, #32]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004274:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800427e:	4904      	ldr	r1, [pc, #16]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004280:	4313      	orrs	r3, r2
 8004282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004286:	7cbb      	ldrb	r3, [r7, #18]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3718      	adds	r7, #24
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40021000 	.word	0x40021000

08004294 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042a2:	4b75      	ldr	r3, [pc, #468]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	f003 0303 	and.w	r3, r3, #3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d018      	beq.n	80042e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042ae:	4b72      	ldr	r3, [pc, #456]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	f003 0203 	and.w	r2, r3, #3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d10d      	bne.n	80042da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
       ||
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d009      	beq.n	80042da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80042c6:	4b6c      	ldr	r3, [pc, #432]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	091b      	lsrs	r3, r3, #4
 80042cc:	f003 0307 	and.w	r3, r3, #7
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
       ||
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d047      	beq.n	800436a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	73fb      	strb	r3, [r7, #15]
 80042de:	e044      	b.n	800436a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2b03      	cmp	r3, #3
 80042e6:	d018      	beq.n	800431a <RCCEx_PLLSAI1_Config+0x86>
 80042e8:	2b03      	cmp	r3, #3
 80042ea:	d825      	bhi.n	8004338 <RCCEx_PLLSAI1_Config+0xa4>
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d002      	beq.n	80042f6 <RCCEx_PLLSAI1_Config+0x62>
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d009      	beq.n	8004308 <RCCEx_PLLSAI1_Config+0x74>
 80042f4:	e020      	b.n	8004338 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80042f6:	4b60      	ldr	r3, [pc, #384]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d11d      	bne.n	800433e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004306:	e01a      	b.n	800433e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004308:	4b5b      	ldr	r3, [pc, #364]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004310:	2b00      	cmp	r3, #0
 8004312:	d116      	bne.n	8004342 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004318:	e013      	b.n	8004342 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800431a:	4b57      	ldr	r3, [pc, #348]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10f      	bne.n	8004346 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004326:	4b54      	ldr	r3, [pc, #336]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d109      	bne.n	8004346 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004336:	e006      	b.n	8004346 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	73fb      	strb	r3, [r7, #15]
      break;
 800433c:	e004      	b.n	8004348 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800433e:	bf00      	nop
 8004340:	e002      	b.n	8004348 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004342:	bf00      	nop
 8004344:	e000      	b.n	8004348 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004346:	bf00      	nop
    }

    if(status == HAL_OK)
 8004348:	7bfb      	ldrb	r3, [r7, #15]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10d      	bne.n	800436a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800434e:	4b4a      	ldr	r3, [pc, #296]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6819      	ldr	r1, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	3b01      	subs	r3, #1
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	430b      	orrs	r3, r1
 8004364:	4944      	ldr	r1, [pc, #272]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004366:	4313      	orrs	r3, r2
 8004368:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800436a:	7bfb      	ldrb	r3, [r7, #15]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d17d      	bne.n	800446c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004370:	4b41      	ldr	r3, [pc, #260]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a40      	ldr	r2, [pc, #256]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004376:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800437a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800437c:	f7fc fd1c 	bl	8000db8 <HAL_GetTick>
 8004380:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004382:	e009      	b.n	8004398 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004384:	f7fc fd18 	bl	8000db8 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d902      	bls.n	8004398 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	73fb      	strb	r3, [r7, #15]
        break;
 8004396:	e005      	b.n	80043a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004398:	4b37      	ldr	r3, [pc, #220]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1ef      	bne.n	8004384 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d160      	bne.n	800446c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d111      	bne.n	80043d4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043b0:	4b31      	ldr	r3, [pc, #196]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80043b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6892      	ldr	r2, [r2, #8]
 80043c0:	0211      	lsls	r1, r2, #8
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	68d2      	ldr	r2, [r2, #12]
 80043c6:	0912      	lsrs	r2, r2, #4
 80043c8:	0452      	lsls	r2, r2, #17
 80043ca:	430a      	orrs	r2, r1
 80043cc:	492a      	ldr	r1, [pc, #168]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	610b      	str	r3, [r1, #16]
 80043d2:	e027      	b.n	8004424 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d112      	bne.n	8004400 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043da:	4b27      	ldr	r3, [pc, #156]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80043e2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6892      	ldr	r2, [r2, #8]
 80043ea:	0211      	lsls	r1, r2, #8
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6912      	ldr	r2, [r2, #16]
 80043f0:	0852      	lsrs	r2, r2, #1
 80043f2:	3a01      	subs	r2, #1
 80043f4:	0552      	lsls	r2, r2, #21
 80043f6:	430a      	orrs	r2, r1
 80043f8:	491f      	ldr	r1, [pc, #124]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	610b      	str	r3, [r1, #16]
 80043fe:	e011      	b.n	8004424 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004400:	4b1d      	ldr	r3, [pc, #116]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004408:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	6892      	ldr	r2, [r2, #8]
 8004410:	0211      	lsls	r1, r2, #8
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6952      	ldr	r2, [r2, #20]
 8004416:	0852      	lsrs	r2, r2, #1
 8004418:	3a01      	subs	r2, #1
 800441a:	0652      	lsls	r2, r2, #25
 800441c:	430a      	orrs	r2, r1
 800441e:	4916      	ldr	r1, [pc, #88]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004420:	4313      	orrs	r3, r2
 8004422:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004424:	4b14      	ldr	r3, [pc, #80]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a13      	ldr	r2, [pc, #76]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 800442a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800442e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004430:	f7fc fcc2 	bl	8000db8 <HAL_GetTick>
 8004434:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004436:	e009      	b.n	800444c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004438:	f7fc fcbe 	bl	8000db8 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	2b02      	cmp	r3, #2
 8004444:	d902      	bls.n	800444c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	73fb      	strb	r3, [r7, #15]
          break;
 800444a:	e005      	b.n	8004458 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800444c:	4b0a      	ldr	r3, [pc, #40]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0ef      	beq.n	8004438 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800445e:	4b06      	ldr	r3, [pc, #24]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004460:	691a      	ldr	r2, [r3, #16]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	4904      	ldr	r1, [pc, #16]	; (8004478 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004468:	4313      	orrs	r3, r2
 800446a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800446c:	7bfb      	ldrb	r3, [r7, #15]
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	40021000 	.word	0x40021000

0800447c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004486:	2300      	movs	r3, #0
 8004488:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800448a:	4b6a      	ldr	r3, [pc, #424]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f003 0303 	and.w	r3, r3, #3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d018      	beq.n	80044c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004496:	4b67      	ldr	r3, [pc, #412]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f003 0203 	and.w	r2, r3, #3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d10d      	bne.n	80044c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
       ||
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d009      	beq.n	80044c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044ae:	4b61      	ldr	r3, [pc, #388]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	091b      	lsrs	r3, r3, #4
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
       ||
 80044be:	429a      	cmp	r2, r3
 80044c0:	d047      	beq.n	8004552 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	73fb      	strb	r3, [r7, #15]
 80044c6:	e044      	b.n	8004552 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2b03      	cmp	r3, #3
 80044ce:	d018      	beq.n	8004502 <RCCEx_PLLSAI2_Config+0x86>
 80044d0:	2b03      	cmp	r3, #3
 80044d2:	d825      	bhi.n	8004520 <RCCEx_PLLSAI2_Config+0xa4>
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d002      	beq.n	80044de <RCCEx_PLLSAI2_Config+0x62>
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d009      	beq.n	80044f0 <RCCEx_PLLSAI2_Config+0x74>
 80044dc:	e020      	b.n	8004520 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044de:	4b55      	ldr	r3, [pc, #340]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d11d      	bne.n	8004526 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044ee:	e01a      	b.n	8004526 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044f0:	4b50      	ldr	r3, [pc, #320]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d116      	bne.n	800452a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004500:	e013      	b.n	800452a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004502:	4b4c      	ldr	r3, [pc, #304]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d10f      	bne.n	800452e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800450e:	4b49      	ldr	r3, [pc, #292]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d109      	bne.n	800452e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800451e:	e006      	b.n	800452e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	73fb      	strb	r3, [r7, #15]
      break;
 8004524:	e004      	b.n	8004530 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004526:	bf00      	nop
 8004528:	e002      	b.n	8004530 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800452a:	bf00      	nop
 800452c:	e000      	b.n	8004530 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800452e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004530:	7bfb      	ldrb	r3, [r7, #15]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d10d      	bne.n	8004552 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004536:	4b3f      	ldr	r3, [pc, #252]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6819      	ldr	r1, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	3b01      	subs	r3, #1
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	430b      	orrs	r3, r1
 800454c:	4939      	ldr	r1, [pc, #228]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 800454e:	4313      	orrs	r3, r2
 8004550:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d167      	bne.n	8004628 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004558:	4b36      	ldr	r3, [pc, #216]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a35      	ldr	r2, [pc, #212]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 800455e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004562:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004564:	f7fc fc28 	bl	8000db8 <HAL_GetTick>
 8004568:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800456a:	e009      	b.n	8004580 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800456c:	f7fc fc24 	bl	8000db8 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d902      	bls.n	8004580 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	73fb      	strb	r3, [r7, #15]
        break;
 800457e:	e005      	b.n	800458c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004580:	4b2c      	ldr	r3, [pc, #176]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1ef      	bne.n	800456c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800458c:	7bfb      	ldrb	r3, [r7, #15]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d14a      	bne.n	8004628 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d111      	bne.n	80045bc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004598:	4b26      	ldr	r3, [pc, #152]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6892      	ldr	r2, [r2, #8]
 80045a8:	0211      	lsls	r1, r2, #8
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	68d2      	ldr	r2, [r2, #12]
 80045ae:	0912      	lsrs	r2, r2, #4
 80045b0:	0452      	lsls	r2, r2, #17
 80045b2:	430a      	orrs	r2, r1
 80045b4:	491f      	ldr	r1, [pc, #124]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	614b      	str	r3, [r1, #20]
 80045ba:	e011      	b.n	80045e0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045bc:	4b1d      	ldr	r3, [pc, #116]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80045c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6892      	ldr	r2, [r2, #8]
 80045cc:	0211      	lsls	r1, r2, #8
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6912      	ldr	r2, [r2, #16]
 80045d2:	0852      	lsrs	r2, r2, #1
 80045d4:	3a01      	subs	r2, #1
 80045d6:	0652      	lsls	r2, r2, #25
 80045d8:	430a      	orrs	r2, r1
 80045da:	4916      	ldr	r1, [pc, #88]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80045e0:	4b14      	ldr	r3, [pc, #80]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a13      	ldr	r2, [pc, #76]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ec:	f7fc fbe4 	bl	8000db8 <HAL_GetTick>
 80045f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80045f2:	e009      	b.n	8004608 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045f4:	f7fc fbe0 	bl	8000db8 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d902      	bls.n	8004608 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	73fb      	strb	r3, [r7, #15]
          break;
 8004606:	e005      	b.n	8004614 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004608:	4b0a      	ldr	r3, [pc, #40]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0ef      	beq.n	80045f4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004614:	7bfb      	ldrb	r3, [r7, #15]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d106      	bne.n	8004628 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800461a:	4b06      	ldr	r3, [pc, #24]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 800461c:	695a      	ldr	r2, [r3, #20]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	4904      	ldr	r1, [pc, #16]	; (8004634 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004624:	4313      	orrs	r3, r2
 8004626:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004628:	7bfb      	ldrb	r3, [r7, #15]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	40021000 	.word	0x40021000

08004638 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e040      	b.n	80046cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800464e:	2b00      	cmp	r3, #0
 8004650:	d106      	bne.n	8004660 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7fc f9cc 	bl	80009f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2224      	movs	r2, #36	; 0x24
 8004664:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0201 	bic.w	r2, r2, #1
 8004674:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f8c0 	bl	80047fc <UART_SetConfig>
 800467c:	4603      	mov	r3, r0
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e022      	b.n	80046cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 fb6c 	bl	8004d6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689a      	ldr	r2, [r3, #8]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fbf3 	bl	8004eb0 <UART_CheckIdleState>
 80046ca:	4603      	mov	r3, r0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b08a      	sub	sp, #40	; 0x28
 80046d8:	af02      	add	r7, sp, #8
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	603b      	str	r3, [r7, #0]
 80046e0:	4613      	mov	r3, r2
 80046e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046e8:	2b20      	cmp	r3, #32
 80046ea:	f040 8082 	bne.w	80047f2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d002      	beq.n	80046fa <HAL_UART_Transmit+0x26>
 80046f4:	88fb      	ldrh	r3, [r7, #6]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e07a      	b.n	80047f4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <HAL_UART_Transmit+0x38>
 8004708:	2302      	movs	r3, #2
 800470a:	e073      	b.n	80047f4 <HAL_UART_Transmit+0x120>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2221      	movs	r2, #33	; 0x21
 8004720:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004722:	f7fc fb49 	bl	8000db8 <HAL_GetTick>
 8004726:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	88fa      	ldrh	r2, [r7, #6]
 800472c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	88fa      	ldrh	r2, [r7, #6]
 8004734:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004740:	d108      	bne.n	8004754 <HAL_UART_Transmit+0x80>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d104      	bne.n	8004754 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800474a:	2300      	movs	r3, #0
 800474c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	61bb      	str	r3, [r7, #24]
 8004752:	e003      	b.n	800475c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004758:	2300      	movs	r3, #0
 800475a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004764:	e02d      	b.n	80047c2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	2200      	movs	r2, #0
 800476e:	2180      	movs	r1, #128	; 0x80
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 fbe6 	bl	8004f42 <UART_WaitOnFlagUntilTimeout>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e039      	b.n	80047f4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10b      	bne.n	800479e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	881a      	ldrh	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004792:	b292      	uxth	r2, r2
 8004794:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	3302      	adds	r3, #2
 800479a:	61bb      	str	r3, [r7, #24]
 800479c:	e008      	b.n	80047b0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	781a      	ldrb	r2, [r3, #0]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	b292      	uxth	r2, r2
 80047a8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	3301      	adds	r3, #1
 80047ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	3b01      	subs	r3, #1
 80047ba:	b29a      	uxth	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1cb      	bne.n	8004766 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	2200      	movs	r2, #0
 80047d6:	2140      	movs	r1, #64	; 0x40
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 fbb2 	bl	8004f42 <UART_WaitOnFlagUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e005      	b.n	80047f4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2220      	movs	r2, #32
 80047ec:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	e000      	b.n	80047f4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80047f2:	2302      	movs	r3, #2
  }
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3720      	adds	r7, #32
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004800:	b08a      	sub	sp, #40	; 0x28
 8004802:	af00      	add	r7, sp, #0
 8004804:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	431a      	orrs	r2, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	431a      	orrs	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	4313      	orrs	r3, r2
 8004822:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4ba4      	ldr	r3, [pc, #656]	; (8004abc <UART_SetConfig+0x2c0>)
 800482c:	4013      	ands	r3, r2
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	6812      	ldr	r2, [r2, #0]
 8004832:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004834:	430b      	orrs	r3, r1
 8004836:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a99      	ldr	r2, [pc, #612]	; (8004ac0 <UART_SetConfig+0x2c4>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d004      	beq.n	8004868 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004864:	4313      	orrs	r3, r2
 8004866:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004878:	430a      	orrs	r2, r1
 800487a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a90      	ldr	r2, [pc, #576]	; (8004ac4 <UART_SetConfig+0x2c8>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d126      	bne.n	80048d4 <UART_SetConfig+0xd8>
 8004886:	4b90      	ldr	r3, [pc, #576]	; (8004ac8 <UART_SetConfig+0x2cc>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488c:	f003 0303 	and.w	r3, r3, #3
 8004890:	2b03      	cmp	r3, #3
 8004892:	d81b      	bhi.n	80048cc <UART_SetConfig+0xd0>
 8004894:	a201      	add	r2, pc, #4	; (adr r2, 800489c <UART_SetConfig+0xa0>)
 8004896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489a:	bf00      	nop
 800489c:	080048ad 	.word	0x080048ad
 80048a0:	080048bd 	.word	0x080048bd
 80048a4:	080048b5 	.word	0x080048b5
 80048a8:	080048c5 	.word	0x080048c5
 80048ac:	2301      	movs	r3, #1
 80048ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048b2:	e116      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80048b4:	2302      	movs	r3, #2
 80048b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ba:	e112      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80048bc:	2304      	movs	r3, #4
 80048be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048c2:	e10e      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80048c4:	2308      	movs	r3, #8
 80048c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ca:	e10a      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80048cc:	2310      	movs	r3, #16
 80048ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048d2:	e106      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a7c      	ldr	r2, [pc, #496]	; (8004acc <UART_SetConfig+0x2d0>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d138      	bne.n	8004950 <UART_SetConfig+0x154>
 80048de:	4b7a      	ldr	r3, [pc, #488]	; (8004ac8 <UART_SetConfig+0x2cc>)
 80048e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e4:	f003 030c 	and.w	r3, r3, #12
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	d82d      	bhi.n	8004948 <UART_SetConfig+0x14c>
 80048ec:	a201      	add	r2, pc, #4	; (adr r2, 80048f4 <UART_SetConfig+0xf8>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004929 	.word	0x08004929
 80048f8:	08004949 	.word	0x08004949
 80048fc:	08004949 	.word	0x08004949
 8004900:	08004949 	.word	0x08004949
 8004904:	08004939 	.word	0x08004939
 8004908:	08004949 	.word	0x08004949
 800490c:	08004949 	.word	0x08004949
 8004910:	08004949 	.word	0x08004949
 8004914:	08004931 	.word	0x08004931
 8004918:	08004949 	.word	0x08004949
 800491c:	08004949 	.word	0x08004949
 8004920:	08004949 	.word	0x08004949
 8004924:	08004941 	.word	0x08004941
 8004928:	2300      	movs	r3, #0
 800492a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800492e:	e0d8      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004930:	2302      	movs	r3, #2
 8004932:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004936:	e0d4      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004938:	2304      	movs	r3, #4
 800493a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800493e:	e0d0      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004940:	2308      	movs	r3, #8
 8004942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004946:	e0cc      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004948:	2310      	movs	r3, #16
 800494a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800494e:	e0c8      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a5e      	ldr	r2, [pc, #376]	; (8004ad0 <UART_SetConfig+0x2d4>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d125      	bne.n	80049a6 <UART_SetConfig+0x1aa>
 800495a:	4b5b      	ldr	r3, [pc, #364]	; (8004ac8 <UART_SetConfig+0x2cc>)
 800495c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004960:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004964:	2b30      	cmp	r3, #48	; 0x30
 8004966:	d016      	beq.n	8004996 <UART_SetConfig+0x19a>
 8004968:	2b30      	cmp	r3, #48	; 0x30
 800496a:	d818      	bhi.n	800499e <UART_SetConfig+0x1a2>
 800496c:	2b20      	cmp	r3, #32
 800496e:	d00a      	beq.n	8004986 <UART_SetConfig+0x18a>
 8004970:	2b20      	cmp	r3, #32
 8004972:	d814      	bhi.n	800499e <UART_SetConfig+0x1a2>
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <UART_SetConfig+0x182>
 8004978:	2b10      	cmp	r3, #16
 800497a:	d008      	beq.n	800498e <UART_SetConfig+0x192>
 800497c:	e00f      	b.n	800499e <UART_SetConfig+0x1a2>
 800497e:	2300      	movs	r3, #0
 8004980:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004984:	e0ad      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004986:	2302      	movs	r3, #2
 8004988:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800498c:	e0a9      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 800498e:	2304      	movs	r3, #4
 8004990:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004994:	e0a5      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004996:	2308      	movs	r3, #8
 8004998:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800499c:	e0a1      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 800499e:	2310      	movs	r3, #16
 80049a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049a4:	e09d      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a4a      	ldr	r2, [pc, #296]	; (8004ad4 <UART_SetConfig+0x2d8>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d125      	bne.n	80049fc <UART_SetConfig+0x200>
 80049b0:	4b45      	ldr	r3, [pc, #276]	; (8004ac8 <UART_SetConfig+0x2cc>)
 80049b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80049ba:	2bc0      	cmp	r3, #192	; 0xc0
 80049bc:	d016      	beq.n	80049ec <UART_SetConfig+0x1f0>
 80049be:	2bc0      	cmp	r3, #192	; 0xc0
 80049c0:	d818      	bhi.n	80049f4 <UART_SetConfig+0x1f8>
 80049c2:	2b80      	cmp	r3, #128	; 0x80
 80049c4:	d00a      	beq.n	80049dc <UART_SetConfig+0x1e0>
 80049c6:	2b80      	cmp	r3, #128	; 0x80
 80049c8:	d814      	bhi.n	80049f4 <UART_SetConfig+0x1f8>
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <UART_SetConfig+0x1d8>
 80049ce:	2b40      	cmp	r3, #64	; 0x40
 80049d0:	d008      	beq.n	80049e4 <UART_SetConfig+0x1e8>
 80049d2:	e00f      	b.n	80049f4 <UART_SetConfig+0x1f8>
 80049d4:	2300      	movs	r3, #0
 80049d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049da:	e082      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80049dc:	2302      	movs	r3, #2
 80049de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049e2:	e07e      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80049e4:	2304      	movs	r3, #4
 80049e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049ea:	e07a      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80049ec:	2308      	movs	r3, #8
 80049ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049f2:	e076      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80049f4:	2310      	movs	r3, #16
 80049f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049fa:	e072      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a35      	ldr	r2, [pc, #212]	; (8004ad8 <UART_SetConfig+0x2dc>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d12a      	bne.n	8004a5c <UART_SetConfig+0x260>
 8004a06:	4b30      	ldr	r3, [pc, #192]	; (8004ac8 <UART_SetConfig+0x2cc>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a14:	d01a      	beq.n	8004a4c <UART_SetConfig+0x250>
 8004a16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a1a:	d81b      	bhi.n	8004a54 <UART_SetConfig+0x258>
 8004a1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a20:	d00c      	beq.n	8004a3c <UART_SetConfig+0x240>
 8004a22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a26:	d815      	bhi.n	8004a54 <UART_SetConfig+0x258>
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <UART_SetConfig+0x238>
 8004a2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a30:	d008      	beq.n	8004a44 <UART_SetConfig+0x248>
 8004a32:	e00f      	b.n	8004a54 <UART_SetConfig+0x258>
 8004a34:	2300      	movs	r3, #0
 8004a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a3a:	e052      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a42:	e04e      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004a44:	2304      	movs	r3, #4
 8004a46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a4a:	e04a      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004a4c:	2308      	movs	r3, #8
 8004a4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a52:	e046      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004a54:	2310      	movs	r3, #16
 8004a56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a5a:	e042      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a17      	ldr	r2, [pc, #92]	; (8004ac0 <UART_SetConfig+0x2c4>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d13a      	bne.n	8004adc <UART_SetConfig+0x2e0>
 8004a66:	4b18      	ldr	r3, [pc, #96]	; (8004ac8 <UART_SetConfig+0x2cc>)
 8004a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004a70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a74:	d01a      	beq.n	8004aac <UART_SetConfig+0x2b0>
 8004a76:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a7a:	d81b      	bhi.n	8004ab4 <UART_SetConfig+0x2b8>
 8004a7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a80:	d00c      	beq.n	8004a9c <UART_SetConfig+0x2a0>
 8004a82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a86:	d815      	bhi.n	8004ab4 <UART_SetConfig+0x2b8>
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <UART_SetConfig+0x298>
 8004a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a90:	d008      	beq.n	8004aa4 <UART_SetConfig+0x2a8>
 8004a92:	e00f      	b.n	8004ab4 <UART_SetConfig+0x2b8>
 8004a94:	2300      	movs	r3, #0
 8004a96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a9a:	e022      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aa2:	e01e      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004aa4:	2304      	movs	r3, #4
 8004aa6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aaa:	e01a      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004aac:	2308      	movs	r3, #8
 8004aae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ab2:	e016      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aba:	e012      	b.n	8004ae2 <UART_SetConfig+0x2e6>
 8004abc:	efff69f3 	.word	0xefff69f3
 8004ac0:	40008000 	.word	0x40008000
 8004ac4:	40013800 	.word	0x40013800
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40004400 	.word	0x40004400
 8004ad0:	40004800 	.word	0x40004800
 8004ad4:	40004c00 	.word	0x40004c00
 8004ad8:	40005000 	.word	0x40005000
 8004adc:	2310      	movs	r3, #16
 8004ade:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a9f      	ldr	r2, [pc, #636]	; (8004d64 <UART_SetConfig+0x568>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d17a      	bne.n	8004be2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004aec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d824      	bhi.n	8004b3e <UART_SetConfig+0x342>
 8004af4:	a201      	add	r2, pc, #4	; (adr r2, 8004afc <UART_SetConfig+0x300>)
 8004af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afa:	bf00      	nop
 8004afc:	08004b21 	.word	0x08004b21
 8004b00:	08004b3f 	.word	0x08004b3f
 8004b04:	08004b29 	.word	0x08004b29
 8004b08:	08004b3f 	.word	0x08004b3f
 8004b0c:	08004b2f 	.word	0x08004b2f
 8004b10:	08004b3f 	.word	0x08004b3f
 8004b14:	08004b3f 	.word	0x08004b3f
 8004b18:	08004b3f 	.word	0x08004b3f
 8004b1c:	08004b37 	.word	0x08004b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b20:	f7ff f842 	bl	8003ba8 <HAL_RCC_GetPCLK1Freq>
 8004b24:	61f8      	str	r0, [r7, #28]
        break;
 8004b26:	e010      	b.n	8004b4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b28:	4b8f      	ldr	r3, [pc, #572]	; (8004d68 <UART_SetConfig+0x56c>)
 8004b2a:	61fb      	str	r3, [r7, #28]
        break;
 8004b2c:	e00d      	b.n	8004b4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b2e:	f7fe ffa3 	bl	8003a78 <HAL_RCC_GetSysClockFreq>
 8004b32:	61f8      	str	r0, [r7, #28]
        break;
 8004b34:	e009      	b.n	8004b4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b3a:	61fb      	str	r3, [r7, #28]
        break;
 8004b3c:	e005      	b.n	8004b4a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80fb 	beq.w	8004d48 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	4613      	mov	r3, r2
 8004b58:	005b      	lsls	r3, r3, #1
 8004b5a:	4413      	add	r3, r2
 8004b5c:	69fa      	ldr	r2, [r7, #28]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d305      	bcc.n	8004b6e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b68:	69fa      	ldr	r2, [r7, #28]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d903      	bls.n	8004b76 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004b74:	e0e8      	b.n	8004d48 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	461c      	mov	r4, r3
 8004b7c:	4615      	mov	r5, r2
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	f04f 0300 	mov.w	r3, #0
 8004b86:	022b      	lsls	r3, r5, #8
 8004b88:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004b8c:	0222      	lsls	r2, r4, #8
 8004b8e:	68f9      	ldr	r1, [r7, #12]
 8004b90:	6849      	ldr	r1, [r1, #4]
 8004b92:	0849      	lsrs	r1, r1, #1
 8004b94:	2000      	movs	r0, #0
 8004b96:	4688      	mov	r8, r1
 8004b98:	4681      	mov	r9, r0
 8004b9a:	eb12 0a08 	adds.w	sl, r2, r8
 8004b9e:	eb43 0b09 	adc.w	fp, r3, r9
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	603b      	str	r3, [r7, #0]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bb0:	4650      	mov	r0, sl
 8004bb2:	4659      	mov	r1, fp
 8004bb4:	f7fb fb5c 	bl	8000270 <__aeabi_uldivmod>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bc6:	d308      	bcc.n	8004bda <UART_SetConfig+0x3de>
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bce:	d204      	bcs.n	8004bda <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	60da      	str	r2, [r3, #12]
 8004bd8:	e0b6      	b.n	8004d48 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004be0:	e0b2      	b.n	8004d48 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bea:	d15e      	bne.n	8004caa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004bec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004bf0:	2b08      	cmp	r3, #8
 8004bf2:	d828      	bhi.n	8004c46 <UART_SetConfig+0x44a>
 8004bf4:	a201      	add	r2, pc, #4	; (adr r2, 8004bfc <UART_SetConfig+0x400>)
 8004bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfa:	bf00      	nop
 8004bfc:	08004c21 	.word	0x08004c21
 8004c00:	08004c29 	.word	0x08004c29
 8004c04:	08004c31 	.word	0x08004c31
 8004c08:	08004c47 	.word	0x08004c47
 8004c0c:	08004c37 	.word	0x08004c37
 8004c10:	08004c47 	.word	0x08004c47
 8004c14:	08004c47 	.word	0x08004c47
 8004c18:	08004c47 	.word	0x08004c47
 8004c1c:	08004c3f 	.word	0x08004c3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c20:	f7fe ffc2 	bl	8003ba8 <HAL_RCC_GetPCLK1Freq>
 8004c24:	61f8      	str	r0, [r7, #28]
        break;
 8004c26:	e014      	b.n	8004c52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c28:	f7fe ffd4 	bl	8003bd4 <HAL_RCC_GetPCLK2Freq>
 8004c2c:	61f8      	str	r0, [r7, #28]
        break;
 8004c2e:	e010      	b.n	8004c52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c30:	4b4d      	ldr	r3, [pc, #308]	; (8004d68 <UART_SetConfig+0x56c>)
 8004c32:	61fb      	str	r3, [r7, #28]
        break;
 8004c34:	e00d      	b.n	8004c52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c36:	f7fe ff1f 	bl	8003a78 <HAL_RCC_GetSysClockFreq>
 8004c3a:	61f8      	str	r0, [r7, #28]
        break;
 8004c3c:	e009      	b.n	8004c52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c42:	61fb      	str	r3, [r7, #28]
        break;
 8004c44:	e005      	b.n	8004c52 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004c50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d077      	beq.n	8004d48 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	005a      	lsls	r2, r3, #1
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	085b      	lsrs	r3, r3, #1
 8004c62:	441a      	add	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	2b0f      	cmp	r3, #15
 8004c72:	d916      	bls.n	8004ca2 <UART_SetConfig+0x4a6>
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c7a:	d212      	bcs.n	8004ca2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	f023 030f 	bic.w	r3, r3, #15
 8004c84:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	085b      	lsrs	r3, r3, #1
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	f003 0307 	and.w	r3, r3, #7
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	8afb      	ldrh	r3, [r7, #22]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	8afa      	ldrh	r2, [r7, #22]
 8004c9e:	60da      	str	r2, [r3, #12]
 8004ca0:	e052      	b.n	8004d48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004ca8:	e04e      	b.n	8004d48 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004caa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004cae:	2b08      	cmp	r3, #8
 8004cb0:	d827      	bhi.n	8004d02 <UART_SetConfig+0x506>
 8004cb2:	a201      	add	r2, pc, #4	; (adr r2, 8004cb8 <UART_SetConfig+0x4bc>)
 8004cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb8:	08004cdd 	.word	0x08004cdd
 8004cbc:	08004ce5 	.word	0x08004ce5
 8004cc0:	08004ced 	.word	0x08004ced
 8004cc4:	08004d03 	.word	0x08004d03
 8004cc8:	08004cf3 	.word	0x08004cf3
 8004ccc:	08004d03 	.word	0x08004d03
 8004cd0:	08004d03 	.word	0x08004d03
 8004cd4:	08004d03 	.word	0x08004d03
 8004cd8:	08004cfb 	.word	0x08004cfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cdc:	f7fe ff64 	bl	8003ba8 <HAL_RCC_GetPCLK1Freq>
 8004ce0:	61f8      	str	r0, [r7, #28]
        break;
 8004ce2:	e014      	b.n	8004d0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ce4:	f7fe ff76 	bl	8003bd4 <HAL_RCC_GetPCLK2Freq>
 8004ce8:	61f8      	str	r0, [r7, #28]
        break;
 8004cea:	e010      	b.n	8004d0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cec:	4b1e      	ldr	r3, [pc, #120]	; (8004d68 <UART_SetConfig+0x56c>)
 8004cee:	61fb      	str	r3, [r7, #28]
        break;
 8004cf0:	e00d      	b.n	8004d0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cf2:	f7fe fec1 	bl	8003a78 <HAL_RCC_GetSysClockFreq>
 8004cf6:	61f8      	str	r0, [r7, #28]
        break;
 8004cf8:	e009      	b.n	8004d0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cfe:	61fb      	str	r3, [r7, #28]
        break;
 8004d00:	e005      	b.n	8004d0e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004d0c:	bf00      	nop
    }

    if (pclk != 0U)
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d019      	beq.n	8004d48 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	085a      	lsrs	r2, r3, #1
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	441a      	add	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d26:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	2b0f      	cmp	r3, #15
 8004d2c:	d909      	bls.n	8004d42 <UART_SetConfig+0x546>
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d34:	d205      	bcs.n	8004d42 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	60da      	str	r2, [r3, #12]
 8004d40:	e002      	b.n	8004d48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004d54:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3728      	adds	r7, #40	; 0x28
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d62:	bf00      	nop
 8004d64:	40008000 	.word	0x40008000
 8004d68:	00f42400 	.word	0x00f42400

08004d6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00a      	beq.n	8004d96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	430a      	orrs	r2, r1
 8004d94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00a      	beq.n	8004db8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbc:	f003 0304 	and.w	r3, r3, #4
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00a      	beq.n	8004dda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dde:	f003 0308 	and.w	r3, r3, #8
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00a      	beq.n	8004e1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00a      	beq.n	8004e40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d01a      	beq.n	8004e82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e6a:	d10a      	bne.n	8004e82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00a      	beq.n	8004ea4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	605a      	str	r2, [r3, #4]
  }
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af02      	add	r7, sp, #8
 8004eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ec0:	f7fb ff7a 	bl	8000db8 <HAL_GetTick>
 8004ec4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0308 	and.w	r3, r3, #8
 8004ed0:	2b08      	cmp	r3, #8
 8004ed2:	d10e      	bne.n	8004ef2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ed4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f82d 	bl	8004f42 <UART_WaitOnFlagUntilTimeout>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e023      	b.n	8004f3a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d10e      	bne.n	8004f1e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f04:	9300      	str	r3, [sp, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f817 	bl	8004f42 <UART_WaitOnFlagUntilTimeout>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e00d      	b.n	8004f3a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2220      	movs	r2, #32
 8004f22:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2220      	movs	r2, #32
 8004f28:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3710      	adds	r7, #16
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}

08004f42 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b09c      	sub	sp, #112	; 0x70
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	60b9      	str	r1, [r7, #8]
 8004f4c:	603b      	str	r3, [r7, #0]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f52:	e0a5      	b.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5a:	f000 80a1 	beq.w	80050a0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f5e:	f7fb ff2b 	bl	8000db8 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d302      	bcc.n	8004f74 <UART_WaitOnFlagUntilTimeout+0x32>
 8004f6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d13e      	bne.n	8004ff2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f7c:	e853 3f00 	ldrex	r3, [r3]
 8004f80:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004f88:	667b      	str	r3, [r7, #100]	; 0x64
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	461a      	mov	r2, r3
 8004f90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f94:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004f98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004f9a:	e841 2300 	strex	r3, r2, [r1]
 8004f9e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004fa0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1e6      	bne.n	8004f74 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3308      	adds	r3, #8
 8004fac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
 8004fb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fb8:	f023 0301 	bic.w	r3, r3, #1
 8004fbc:	663b      	str	r3, [r7, #96]	; 0x60
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	3308      	adds	r3, #8
 8004fc4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004fc6:	64ba      	str	r2, [r7, #72]	; 0x48
 8004fc8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004fcc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004fce:	e841 2300 	strex	r3, r2, [r1]
 8004fd2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1e5      	bne.n	8004fa6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e067      	b.n	80050c2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d04f      	beq.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800500a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800500e:	d147      	bne.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005018:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005022:	e853 3f00 	ldrex	r3, [r3]
 8005026:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800502e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	461a      	mov	r2, r3
 8005036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005038:	637b      	str	r3, [r7, #52]	; 0x34
 800503a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800503e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005040:	e841 2300 	strex	r3, r2, [r1]
 8005044:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005048:	2b00      	cmp	r3, #0
 800504a:	d1e6      	bne.n	800501a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	3308      	adds	r3, #8
 8005052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	e853 3f00 	ldrex	r3, [r3]
 800505a:	613b      	str	r3, [r7, #16]
   return(result);
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	f023 0301 	bic.w	r3, r3, #1
 8005062:	66bb      	str	r3, [r7, #104]	; 0x68
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	3308      	adds	r3, #8
 800506a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800506c:	623a      	str	r2, [r7, #32]
 800506e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005070:	69f9      	ldr	r1, [r7, #28]
 8005072:	6a3a      	ldr	r2, [r7, #32]
 8005074:	e841 2300 	strex	r3, r2, [r1]
 8005078:	61bb      	str	r3, [r7, #24]
   return(result);
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1e5      	bne.n	800504c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2220      	movs	r2, #32
 8005084:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2220      	movs	r2, #32
 800508a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2220      	movs	r2, #32
 8005090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e010      	b.n	80050c2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	69da      	ldr	r2, [r3, #28]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	4013      	ands	r3, r2
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	bf0c      	ite	eq
 80050b0:	2301      	moveq	r3, #1
 80050b2:	2300      	movne	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	461a      	mov	r2, r3
 80050b8:	79fb      	ldrb	r3, [r7, #7]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	f43f af4a 	beq.w	8004f54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3770      	adds	r7, #112	; 0x70
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
	...

080050cc <__errno>:
 80050cc:	4b01      	ldr	r3, [pc, #4]	; (80050d4 <__errno+0x8>)
 80050ce:	6818      	ldr	r0, [r3, #0]
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	2000000c 	.word	0x2000000c

080050d8 <__libc_init_array>:
 80050d8:	b570      	push	{r4, r5, r6, lr}
 80050da:	4d0d      	ldr	r5, [pc, #52]	; (8005110 <__libc_init_array+0x38>)
 80050dc:	4c0d      	ldr	r4, [pc, #52]	; (8005114 <__libc_init_array+0x3c>)
 80050de:	1b64      	subs	r4, r4, r5
 80050e0:	10a4      	asrs	r4, r4, #2
 80050e2:	2600      	movs	r6, #0
 80050e4:	42a6      	cmp	r6, r4
 80050e6:	d109      	bne.n	80050fc <__libc_init_array+0x24>
 80050e8:	4d0b      	ldr	r5, [pc, #44]	; (8005118 <__libc_init_array+0x40>)
 80050ea:	4c0c      	ldr	r4, [pc, #48]	; (800511c <__libc_init_array+0x44>)
 80050ec:	f000 ffae 	bl	800604c <_init>
 80050f0:	1b64      	subs	r4, r4, r5
 80050f2:	10a4      	asrs	r4, r4, #2
 80050f4:	2600      	movs	r6, #0
 80050f6:	42a6      	cmp	r6, r4
 80050f8:	d105      	bne.n	8005106 <__libc_init_array+0x2e>
 80050fa:	bd70      	pop	{r4, r5, r6, pc}
 80050fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005100:	4798      	blx	r3
 8005102:	3601      	adds	r6, #1
 8005104:	e7ee      	b.n	80050e4 <__libc_init_array+0xc>
 8005106:	f855 3b04 	ldr.w	r3, [r5], #4
 800510a:	4798      	blx	r3
 800510c:	3601      	adds	r6, #1
 800510e:	e7f2      	b.n	80050f6 <__libc_init_array+0x1e>
 8005110:	08006154 	.word	0x08006154
 8005114:	08006154 	.word	0x08006154
 8005118:	08006154 	.word	0x08006154
 800511c:	08006158 	.word	0x08006158

08005120 <memset>:
 8005120:	4402      	add	r2, r0
 8005122:	4603      	mov	r3, r0
 8005124:	4293      	cmp	r3, r2
 8005126:	d100      	bne.n	800512a <memset+0xa>
 8005128:	4770      	bx	lr
 800512a:	f803 1b01 	strb.w	r1, [r3], #1
 800512e:	e7f9      	b.n	8005124 <memset+0x4>

08005130 <iprintf>:
 8005130:	b40f      	push	{r0, r1, r2, r3}
 8005132:	4b0a      	ldr	r3, [pc, #40]	; (800515c <iprintf+0x2c>)
 8005134:	b513      	push	{r0, r1, r4, lr}
 8005136:	681c      	ldr	r4, [r3, #0]
 8005138:	b124      	cbz	r4, 8005144 <iprintf+0x14>
 800513a:	69a3      	ldr	r3, [r4, #24]
 800513c:	b913      	cbnz	r3, 8005144 <iprintf+0x14>
 800513e:	4620      	mov	r0, r4
 8005140:	f000 f866 	bl	8005210 <__sinit>
 8005144:	ab05      	add	r3, sp, #20
 8005146:	9a04      	ldr	r2, [sp, #16]
 8005148:	68a1      	ldr	r1, [r4, #8]
 800514a:	9301      	str	r3, [sp, #4]
 800514c:	4620      	mov	r0, r4
 800514e:	f000 f9bd 	bl	80054cc <_vfiprintf_r>
 8005152:	b002      	add	sp, #8
 8005154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005158:	b004      	add	sp, #16
 800515a:	4770      	bx	lr
 800515c:	2000000c 	.word	0x2000000c

08005160 <std>:
 8005160:	2300      	movs	r3, #0
 8005162:	b510      	push	{r4, lr}
 8005164:	4604      	mov	r4, r0
 8005166:	e9c0 3300 	strd	r3, r3, [r0]
 800516a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800516e:	6083      	str	r3, [r0, #8]
 8005170:	8181      	strh	r1, [r0, #12]
 8005172:	6643      	str	r3, [r0, #100]	; 0x64
 8005174:	81c2      	strh	r2, [r0, #14]
 8005176:	6183      	str	r3, [r0, #24]
 8005178:	4619      	mov	r1, r3
 800517a:	2208      	movs	r2, #8
 800517c:	305c      	adds	r0, #92	; 0x5c
 800517e:	f7ff ffcf 	bl	8005120 <memset>
 8005182:	4b05      	ldr	r3, [pc, #20]	; (8005198 <std+0x38>)
 8005184:	6263      	str	r3, [r4, #36]	; 0x24
 8005186:	4b05      	ldr	r3, [pc, #20]	; (800519c <std+0x3c>)
 8005188:	62a3      	str	r3, [r4, #40]	; 0x28
 800518a:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <std+0x40>)
 800518c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800518e:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <std+0x44>)
 8005190:	6224      	str	r4, [r4, #32]
 8005192:	6323      	str	r3, [r4, #48]	; 0x30
 8005194:	bd10      	pop	{r4, pc}
 8005196:	bf00      	nop
 8005198:	08005a75 	.word	0x08005a75
 800519c:	08005a97 	.word	0x08005a97
 80051a0:	08005acf 	.word	0x08005acf
 80051a4:	08005af3 	.word	0x08005af3

080051a8 <_cleanup_r>:
 80051a8:	4901      	ldr	r1, [pc, #4]	; (80051b0 <_cleanup_r+0x8>)
 80051aa:	f000 b8af 	b.w	800530c <_fwalk_reent>
 80051ae:	bf00      	nop
 80051b0:	08005dcd 	.word	0x08005dcd

080051b4 <__sfmoreglue>:
 80051b4:	b570      	push	{r4, r5, r6, lr}
 80051b6:	2268      	movs	r2, #104	; 0x68
 80051b8:	1e4d      	subs	r5, r1, #1
 80051ba:	4355      	muls	r5, r2
 80051bc:	460e      	mov	r6, r1
 80051be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80051c2:	f000 f8e5 	bl	8005390 <_malloc_r>
 80051c6:	4604      	mov	r4, r0
 80051c8:	b140      	cbz	r0, 80051dc <__sfmoreglue+0x28>
 80051ca:	2100      	movs	r1, #0
 80051cc:	e9c0 1600 	strd	r1, r6, [r0]
 80051d0:	300c      	adds	r0, #12
 80051d2:	60a0      	str	r0, [r4, #8]
 80051d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80051d8:	f7ff ffa2 	bl	8005120 <memset>
 80051dc:	4620      	mov	r0, r4
 80051de:	bd70      	pop	{r4, r5, r6, pc}

080051e0 <__sfp_lock_acquire>:
 80051e0:	4801      	ldr	r0, [pc, #4]	; (80051e8 <__sfp_lock_acquire+0x8>)
 80051e2:	f000 b8b3 	b.w	800534c <__retarget_lock_acquire_recursive>
 80051e6:	bf00      	nop
 80051e8:	2000017d 	.word	0x2000017d

080051ec <__sfp_lock_release>:
 80051ec:	4801      	ldr	r0, [pc, #4]	; (80051f4 <__sfp_lock_release+0x8>)
 80051ee:	f000 b8ae 	b.w	800534e <__retarget_lock_release_recursive>
 80051f2:	bf00      	nop
 80051f4:	2000017d 	.word	0x2000017d

080051f8 <__sinit_lock_acquire>:
 80051f8:	4801      	ldr	r0, [pc, #4]	; (8005200 <__sinit_lock_acquire+0x8>)
 80051fa:	f000 b8a7 	b.w	800534c <__retarget_lock_acquire_recursive>
 80051fe:	bf00      	nop
 8005200:	2000017e 	.word	0x2000017e

08005204 <__sinit_lock_release>:
 8005204:	4801      	ldr	r0, [pc, #4]	; (800520c <__sinit_lock_release+0x8>)
 8005206:	f000 b8a2 	b.w	800534e <__retarget_lock_release_recursive>
 800520a:	bf00      	nop
 800520c:	2000017e 	.word	0x2000017e

08005210 <__sinit>:
 8005210:	b510      	push	{r4, lr}
 8005212:	4604      	mov	r4, r0
 8005214:	f7ff fff0 	bl	80051f8 <__sinit_lock_acquire>
 8005218:	69a3      	ldr	r3, [r4, #24]
 800521a:	b11b      	cbz	r3, 8005224 <__sinit+0x14>
 800521c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005220:	f7ff bff0 	b.w	8005204 <__sinit_lock_release>
 8005224:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005228:	6523      	str	r3, [r4, #80]	; 0x50
 800522a:	4b13      	ldr	r3, [pc, #76]	; (8005278 <__sinit+0x68>)
 800522c:	4a13      	ldr	r2, [pc, #76]	; (800527c <__sinit+0x6c>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	62a2      	str	r2, [r4, #40]	; 0x28
 8005232:	42a3      	cmp	r3, r4
 8005234:	bf04      	itt	eq
 8005236:	2301      	moveq	r3, #1
 8005238:	61a3      	streq	r3, [r4, #24]
 800523a:	4620      	mov	r0, r4
 800523c:	f000 f820 	bl	8005280 <__sfp>
 8005240:	6060      	str	r0, [r4, #4]
 8005242:	4620      	mov	r0, r4
 8005244:	f000 f81c 	bl	8005280 <__sfp>
 8005248:	60a0      	str	r0, [r4, #8]
 800524a:	4620      	mov	r0, r4
 800524c:	f000 f818 	bl	8005280 <__sfp>
 8005250:	2200      	movs	r2, #0
 8005252:	60e0      	str	r0, [r4, #12]
 8005254:	2104      	movs	r1, #4
 8005256:	6860      	ldr	r0, [r4, #4]
 8005258:	f7ff ff82 	bl	8005160 <std>
 800525c:	68a0      	ldr	r0, [r4, #8]
 800525e:	2201      	movs	r2, #1
 8005260:	2109      	movs	r1, #9
 8005262:	f7ff ff7d 	bl	8005160 <std>
 8005266:	68e0      	ldr	r0, [r4, #12]
 8005268:	2202      	movs	r2, #2
 800526a:	2112      	movs	r1, #18
 800526c:	f7ff ff78 	bl	8005160 <std>
 8005270:	2301      	movs	r3, #1
 8005272:	61a3      	str	r3, [r4, #24]
 8005274:	e7d2      	b.n	800521c <__sinit+0xc>
 8005276:	bf00      	nop
 8005278:	080060b4 	.word	0x080060b4
 800527c:	080051a9 	.word	0x080051a9

08005280 <__sfp>:
 8005280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005282:	4607      	mov	r7, r0
 8005284:	f7ff ffac 	bl	80051e0 <__sfp_lock_acquire>
 8005288:	4b1e      	ldr	r3, [pc, #120]	; (8005304 <__sfp+0x84>)
 800528a:	681e      	ldr	r6, [r3, #0]
 800528c:	69b3      	ldr	r3, [r6, #24]
 800528e:	b913      	cbnz	r3, 8005296 <__sfp+0x16>
 8005290:	4630      	mov	r0, r6
 8005292:	f7ff ffbd 	bl	8005210 <__sinit>
 8005296:	3648      	adds	r6, #72	; 0x48
 8005298:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800529c:	3b01      	subs	r3, #1
 800529e:	d503      	bpl.n	80052a8 <__sfp+0x28>
 80052a0:	6833      	ldr	r3, [r6, #0]
 80052a2:	b30b      	cbz	r3, 80052e8 <__sfp+0x68>
 80052a4:	6836      	ldr	r6, [r6, #0]
 80052a6:	e7f7      	b.n	8005298 <__sfp+0x18>
 80052a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80052ac:	b9d5      	cbnz	r5, 80052e4 <__sfp+0x64>
 80052ae:	4b16      	ldr	r3, [pc, #88]	; (8005308 <__sfp+0x88>)
 80052b0:	60e3      	str	r3, [r4, #12]
 80052b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80052b6:	6665      	str	r5, [r4, #100]	; 0x64
 80052b8:	f000 f847 	bl	800534a <__retarget_lock_init_recursive>
 80052bc:	f7ff ff96 	bl	80051ec <__sfp_lock_release>
 80052c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80052c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80052c8:	6025      	str	r5, [r4, #0]
 80052ca:	61a5      	str	r5, [r4, #24]
 80052cc:	2208      	movs	r2, #8
 80052ce:	4629      	mov	r1, r5
 80052d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80052d4:	f7ff ff24 	bl	8005120 <memset>
 80052d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80052dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80052e0:	4620      	mov	r0, r4
 80052e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052e4:	3468      	adds	r4, #104	; 0x68
 80052e6:	e7d9      	b.n	800529c <__sfp+0x1c>
 80052e8:	2104      	movs	r1, #4
 80052ea:	4638      	mov	r0, r7
 80052ec:	f7ff ff62 	bl	80051b4 <__sfmoreglue>
 80052f0:	4604      	mov	r4, r0
 80052f2:	6030      	str	r0, [r6, #0]
 80052f4:	2800      	cmp	r0, #0
 80052f6:	d1d5      	bne.n	80052a4 <__sfp+0x24>
 80052f8:	f7ff ff78 	bl	80051ec <__sfp_lock_release>
 80052fc:	230c      	movs	r3, #12
 80052fe:	603b      	str	r3, [r7, #0]
 8005300:	e7ee      	b.n	80052e0 <__sfp+0x60>
 8005302:	bf00      	nop
 8005304:	080060b4 	.word	0x080060b4
 8005308:	ffff0001 	.word	0xffff0001

0800530c <_fwalk_reent>:
 800530c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005310:	4606      	mov	r6, r0
 8005312:	4688      	mov	r8, r1
 8005314:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005318:	2700      	movs	r7, #0
 800531a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800531e:	f1b9 0901 	subs.w	r9, r9, #1
 8005322:	d505      	bpl.n	8005330 <_fwalk_reent+0x24>
 8005324:	6824      	ldr	r4, [r4, #0]
 8005326:	2c00      	cmp	r4, #0
 8005328:	d1f7      	bne.n	800531a <_fwalk_reent+0xe>
 800532a:	4638      	mov	r0, r7
 800532c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005330:	89ab      	ldrh	r3, [r5, #12]
 8005332:	2b01      	cmp	r3, #1
 8005334:	d907      	bls.n	8005346 <_fwalk_reent+0x3a>
 8005336:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800533a:	3301      	adds	r3, #1
 800533c:	d003      	beq.n	8005346 <_fwalk_reent+0x3a>
 800533e:	4629      	mov	r1, r5
 8005340:	4630      	mov	r0, r6
 8005342:	47c0      	blx	r8
 8005344:	4307      	orrs	r7, r0
 8005346:	3568      	adds	r5, #104	; 0x68
 8005348:	e7e9      	b.n	800531e <_fwalk_reent+0x12>

0800534a <__retarget_lock_init_recursive>:
 800534a:	4770      	bx	lr

0800534c <__retarget_lock_acquire_recursive>:
 800534c:	4770      	bx	lr

0800534e <__retarget_lock_release_recursive>:
 800534e:	4770      	bx	lr

08005350 <sbrk_aligned>:
 8005350:	b570      	push	{r4, r5, r6, lr}
 8005352:	4e0e      	ldr	r6, [pc, #56]	; (800538c <sbrk_aligned+0x3c>)
 8005354:	460c      	mov	r4, r1
 8005356:	6831      	ldr	r1, [r6, #0]
 8005358:	4605      	mov	r5, r0
 800535a:	b911      	cbnz	r1, 8005362 <sbrk_aligned+0x12>
 800535c:	f000 fb7a 	bl	8005a54 <_sbrk_r>
 8005360:	6030      	str	r0, [r6, #0]
 8005362:	4621      	mov	r1, r4
 8005364:	4628      	mov	r0, r5
 8005366:	f000 fb75 	bl	8005a54 <_sbrk_r>
 800536a:	1c43      	adds	r3, r0, #1
 800536c:	d00a      	beq.n	8005384 <sbrk_aligned+0x34>
 800536e:	1cc4      	adds	r4, r0, #3
 8005370:	f024 0403 	bic.w	r4, r4, #3
 8005374:	42a0      	cmp	r0, r4
 8005376:	d007      	beq.n	8005388 <sbrk_aligned+0x38>
 8005378:	1a21      	subs	r1, r4, r0
 800537a:	4628      	mov	r0, r5
 800537c:	f000 fb6a 	bl	8005a54 <_sbrk_r>
 8005380:	3001      	adds	r0, #1
 8005382:	d101      	bne.n	8005388 <sbrk_aligned+0x38>
 8005384:	f04f 34ff 	mov.w	r4, #4294967295
 8005388:	4620      	mov	r0, r4
 800538a:	bd70      	pop	{r4, r5, r6, pc}
 800538c:	20000184 	.word	0x20000184

08005390 <_malloc_r>:
 8005390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005394:	1ccd      	adds	r5, r1, #3
 8005396:	f025 0503 	bic.w	r5, r5, #3
 800539a:	3508      	adds	r5, #8
 800539c:	2d0c      	cmp	r5, #12
 800539e:	bf38      	it	cc
 80053a0:	250c      	movcc	r5, #12
 80053a2:	2d00      	cmp	r5, #0
 80053a4:	4607      	mov	r7, r0
 80053a6:	db01      	blt.n	80053ac <_malloc_r+0x1c>
 80053a8:	42a9      	cmp	r1, r5
 80053aa:	d905      	bls.n	80053b8 <_malloc_r+0x28>
 80053ac:	230c      	movs	r3, #12
 80053ae:	603b      	str	r3, [r7, #0]
 80053b0:	2600      	movs	r6, #0
 80053b2:	4630      	mov	r0, r6
 80053b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053b8:	4e2e      	ldr	r6, [pc, #184]	; (8005474 <_malloc_r+0xe4>)
 80053ba:	f000 fdbb 	bl	8005f34 <__malloc_lock>
 80053be:	6833      	ldr	r3, [r6, #0]
 80053c0:	461c      	mov	r4, r3
 80053c2:	bb34      	cbnz	r4, 8005412 <_malloc_r+0x82>
 80053c4:	4629      	mov	r1, r5
 80053c6:	4638      	mov	r0, r7
 80053c8:	f7ff ffc2 	bl	8005350 <sbrk_aligned>
 80053cc:	1c43      	adds	r3, r0, #1
 80053ce:	4604      	mov	r4, r0
 80053d0:	d14d      	bne.n	800546e <_malloc_r+0xde>
 80053d2:	6834      	ldr	r4, [r6, #0]
 80053d4:	4626      	mov	r6, r4
 80053d6:	2e00      	cmp	r6, #0
 80053d8:	d140      	bne.n	800545c <_malloc_r+0xcc>
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	4631      	mov	r1, r6
 80053de:	4638      	mov	r0, r7
 80053e0:	eb04 0803 	add.w	r8, r4, r3
 80053e4:	f000 fb36 	bl	8005a54 <_sbrk_r>
 80053e8:	4580      	cmp	r8, r0
 80053ea:	d13a      	bne.n	8005462 <_malloc_r+0xd2>
 80053ec:	6821      	ldr	r1, [r4, #0]
 80053ee:	3503      	adds	r5, #3
 80053f0:	1a6d      	subs	r5, r5, r1
 80053f2:	f025 0503 	bic.w	r5, r5, #3
 80053f6:	3508      	adds	r5, #8
 80053f8:	2d0c      	cmp	r5, #12
 80053fa:	bf38      	it	cc
 80053fc:	250c      	movcc	r5, #12
 80053fe:	4629      	mov	r1, r5
 8005400:	4638      	mov	r0, r7
 8005402:	f7ff ffa5 	bl	8005350 <sbrk_aligned>
 8005406:	3001      	adds	r0, #1
 8005408:	d02b      	beq.n	8005462 <_malloc_r+0xd2>
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	442b      	add	r3, r5
 800540e:	6023      	str	r3, [r4, #0]
 8005410:	e00e      	b.n	8005430 <_malloc_r+0xa0>
 8005412:	6822      	ldr	r2, [r4, #0]
 8005414:	1b52      	subs	r2, r2, r5
 8005416:	d41e      	bmi.n	8005456 <_malloc_r+0xc6>
 8005418:	2a0b      	cmp	r2, #11
 800541a:	d916      	bls.n	800544a <_malloc_r+0xba>
 800541c:	1961      	adds	r1, r4, r5
 800541e:	42a3      	cmp	r3, r4
 8005420:	6025      	str	r5, [r4, #0]
 8005422:	bf18      	it	ne
 8005424:	6059      	strne	r1, [r3, #4]
 8005426:	6863      	ldr	r3, [r4, #4]
 8005428:	bf08      	it	eq
 800542a:	6031      	streq	r1, [r6, #0]
 800542c:	5162      	str	r2, [r4, r5]
 800542e:	604b      	str	r3, [r1, #4]
 8005430:	4638      	mov	r0, r7
 8005432:	f104 060b 	add.w	r6, r4, #11
 8005436:	f000 fd83 	bl	8005f40 <__malloc_unlock>
 800543a:	f026 0607 	bic.w	r6, r6, #7
 800543e:	1d23      	adds	r3, r4, #4
 8005440:	1af2      	subs	r2, r6, r3
 8005442:	d0b6      	beq.n	80053b2 <_malloc_r+0x22>
 8005444:	1b9b      	subs	r3, r3, r6
 8005446:	50a3      	str	r3, [r4, r2]
 8005448:	e7b3      	b.n	80053b2 <_malloc_r+0x22>
 800544a:	6862      	ldr	r2, [r4, #4]
 800544c:	42a3      	cmp	r3, r4
 800544e:	bf0c      	ite	eq
 8005450:	6032      	streq	r2, [r6, #0]
 8005452:	605a      	strne	r2, [r3, #4]
 8005454:	e7ec      	b.n	8005430 <_malloc_r+0xa0>
 8005456:	4623      	mov	r3, r4
 8005458:	6864      	ldr	r4, [r4, #4]
 800545a:	e7b2      	b.n	80053c2 <_malloc_r+0x32>
 800545c:	4634      	mov	r4, r6
 800545e:	6876      	ldr	r6, [r6, #4]
 8005460:	e7b9      	b.n	80053d6 <_malloc_r+0x46>
 8005462:	230c      	movs	r3, #12
 8005464:	603b      	str	r3, [r7, #0]
 8005466:	4638      	mov	r0, r7
 8005468:	f000 fd6a 	bl	8005f40 <__malloc_unlock>
 800546c:	e7a1      	b.n	80053b2 <_malloc_r+0x22>
 800546e:	6025      	str	r5, [r4, #0]
 8005470:	e7de      	b.n	8005430 <_malloc_r+0xa0>
 8005472:	bf00      	nop
 8005474:	20000180 	.word	0x20000180

08005478 <__sfputc_r>:
 8005478:	6893      	ldr	r3, [r2, #8]
 800547a:	3b01      	subs	r3, #1
 800547c:	2b00      	cmp	r3, #0
 800547e:	b410      	push	{r4}
 8005480:	6093      	str	r3, [r2, #8]
 8005482:	da08      	bge.n	8005496 <__sfputc_r+0x1e>
 8005484:	6994      	ldr	r4, [r2, #24]
 8005486:	42a3      	cmp	r3, r4
 8005488:	db01      	blt.n	800548e <__sfputc_r+0x16>
 800548a:	290a      	cmp	r1, #10
 800548c:	d103      	bne.n	8005496 <__sfputc_r+0x1e>
 800548e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005492:	f000 bb33 	b.w	8005afc <__swbuf_r>
 8005496:	6813      	ldr	r3, [r2, #0]
 8005498:	1c58      	adds	r0, r3, #1
 800549a:	6010      	str	r0, [r2, #0]
 800549c:	7019      	strb	r1, [r3, #0]
 800549e:	4608      	mov	r0, r1
 80054a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <__sfputs_r>:
 80054a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054a8:	4606      	mov	r6, r0
 80054aa:	460f      	mov	r7, r1
 80054ac:	4614      	mov	r4, r2
 80054ae:	18d5      	adds	r5, r2, r3
 80054b0:	42ac      	cmp	r4, r5
 80054b2:	d101      	bne.n	80054b8 <__sfputs_r+0x12>
 80054b4:	2000      	movs	r0, #0
 80054b6:	e007      	b.n	80054c8 <__sfputs_r+0x22>
 80054b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054bc:	463a      	mov	r2, r7
 80054be:	4630      	mov	r0, r6
 80054c0:	f7ff ffda 	bl	8005478 <__sfputc_r>
 80054c4:	1c43      	adds	r3, r0, #1
 80054c6:	d1f3      	bne.n	80054b0 <__sfputs_r+0xa>
 80054c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080054cc <_vfiprintf_r>:
 80054cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d0:	460d      	mov	r5, r1
 80054d2:	b09d      	sub	sp, #116	; 0x74
 80054d4:	4614      	mov	r4, r2
 80054d6:	4698      	mov	r8, r3
 80054d8:	4606      	mov	r6, r0
 80054da:	b118      	cbz	r0, 80054e4 <_vfiprintf_r+0x18>
 80054dc:	6983      	ldr	r3, [r0, #24]
 80054de:	b90b      	cbnz	r3, 80054e4 <_vfiprintf_r+0x18>
 80054e0:	f7ff fe96 	bl	8005210 <__sinit>
 80054e4:	4b89      	ldr	r3, [pc, #548]	; (800570c <_vfiprintf_r+0x240>)
 80054e6:	429d      	cmp	r5, r3
 80054e8:	d11b      	bne.n	8005522 <_vfiprintf_r+0x56>
 80054ea:	6875      	ldr	r5, [r6, #4]
 80054ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80054ee:	07d9      	lsls	r1, r3, #31
 80054f0:	d405      	bmi.n	80054fe <_vfiprintf_r+0x32>
 80054f2:	89ab      	ldrh	r3, [r5, #12]
 80054f4:	059a      	lsls	r2, r3, #22
 80054f6:	d402      	bmi.n	80054fe <_vfiprintf_r+0x32>
 80054f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80054fa:	f7ff ff27 	bl	800534c <__retarget_lock_acquire_recursive>
 80054fe:	89ab      	ldrh	r3, [r5, #12]
 8005500:	071b      	lsls	r3, r3, #28
 8005502:	d501      	bpl.n	8005508 <_vfiprintf_r+0x3c>
 8005504:	692b      	ldr	r3, [r5, #16]
 8005506:	b9eb      	cbnz	r3, 8005544 <_vfiprintf_r+0x78>
 8005508:	4629      	mov	r1, r5
 800550a:	4630      	mov	r0, r6
 800550c:	f000 fb5a 	bl	8005bc4 <__swsetup_r>
 8005510:	b1c0      	cbz	r0, 8005544 <_vfiprintf_r+0x78>
 8005512:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005514:	07dc      	lsls	r4, r3, #31
 8005516:	d50e      	bpl.n	8005536 <_vfiprintf_r+0x6a>
 8005518:	f04f 30ff 	mov.w	r0, #4294967295
 800551c:	b01d      	add	sp, #116	; 0x74
 800551e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005522:	4b7b      	ldr	r3, [pc, #492]	; (8005710 <_vfiprintf_r+0x244>)
 8005524:	429d      	cmp	r5, r3
 8005526:	d101      	bne.n	800552c <_vfiprintf_r+0x60>
 8005528:	68b5      	ldr	r5, [r6, #8]
 800552a:	e7df      	b.n	80054ec <_vfiprintf_r+0x20>
 800552c:	4b79      	ldr	r3, [pc, #484]	; (8005714 <_vfiprintf_r+0x248>)
 800552e:	429d      	cmp	r5, r3
 8005530:	bf08      	it	eq
 8005532:	68f5      	ldreq	r5, [r6, #12]
 8005534:	e7da      	b.n	80054ec <_vfiprintf_r+0x20>
 8005536:	89ab      	ldrh	r3, [r5, #12]
 8005538:	0598      	lsls	r0, r3, #22
 800553a:	d4ed      	bmi.n	8005518 <_vfiprintf_r+0x4c>
 800553c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800553e:	f7ff ff06 	bl	800534e <__retarget_lock_release_recursive>
 8005542:	e7e9      	b.n	8005518 <_vfiprintf_r+0x4c>
 8005544:	2300      	movs	r3, #0
 8005546:	9309      	str	r3, [sp, #36]	; 0x24
 8005548:	2320      	movs	r3, #32
 800554a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800554e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005552:	2330      	movs	r3, #48	; 0x30
 8005554:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005718 <_vfiprintf_r+0x24c>
 8005558:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800555c:	f04f 0901 	mov.w	r9, #1
 8005560:	4623      	mov	r3, r4
 8005562:	469a      	mov	sl, r3
 8005564:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005568:	b10a      	cbz	r2, 800556e <_vfiprintf_r+0xa2>
 800556a:	2a25      	cmp	r2, #37	; 0x25
 800556c:	d1f9      	bne.n	8005562 <_vfiprintf_r+0x96>
 800556e:	ebba 0b04 	subs.w	fp, sl, r4
 8005572:	d00b      	beq.n	800558c <_vfiprintf_r+0xc0>
 8005574:	465b      	mov	r3, fp
 8005576:	4622      	mov	r2, r4
 8005578:	4629      	mov	r1, r5
 800557a:	4630      	mov	r0, r6
 800557c:	f7ff ff93 	bl	80054a6 <__sfputs_r>
 8005580:	3001      	adds	r0, #1
 8005582:	f000 80aa 	beq.w	80056da <_vfiprintf_r+0x20e>
 8005586:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005588:	445a      	add	r2, fp
 800558a:	9209      	str	r2, [sp, #36]	; 0x24
 800558c:	f89a 3000 	ldrb.w	r3, [sl]
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 80a2 	beq.w	80056da <_vfiprintf_r+0x20e>
 8005596:	2300      	movs	r3, #0
 8005598:	f04f 32ff 	mov.w	r2, #4294967295
 800559c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055a0:	f10a 0a01 	add.w	sl, sl, #1
 80055a4:	9304      	str	r3, [sp, #16]
 80055a6:	9307      	str	r3, [sp, #28]
 80055a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80055ac:	931a      	str	r3, [sp, #104]	; 0x68
 80055ae:	4654      	mov	r4, sl
 80055b0:	2205      	movs	r2, #5
 80055b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055b6:	4858      	ldr	r0, [pc, #352]	; (8005718 <_vfiprintf_r+0x24c>)
 80055b8:	f7fa fe0a 	bl	80001d0 <memchr>
 80055bc:	9a04      	ldr	r2, [sp, #16]
 80055be:	b9d8      	cbnz	r0, 80055f8 <_vfiprintf_r+0x12c>
 80055c0:	06d1      	lsls	r1, r2, #27
 80055c2:	bf44      	itt	mi
 80055c4:	2320      	movmi	r3, #32
 80055c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055ca:	0713      	lsls	r3, r2, #28
 80055cc:	bf44      	itt	mi
 80055ce:	232b      	movmi	r3, #43	; 0x2b
 80055d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055d4:	f89a 3000 	ldrb.w	r3, [sl]
 80055d8:	2b2a      	cmp	r3, #42	; 0x2a
 80055da:	d015      	beq.n	8005608 <_vfiprintf_r+0x13c>
 80055dc:	9a07      	ldr	r2, [sp, #28]
 80055de:	4654      	mov	r4, sl
 80055e0:	2000      	movs	r0, #0
 80055e2:	f04f 0c0a 	mov.w	ip, #10
 80055e6:	4621      	mov	r1, r4
 80055e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055ec:	3b30      	subs	r3, #48	; 0x30
 80055ee:	2b09      	cmp	r3, #9
 80055f0:	d94e      	bls.n	8005690 <_vfiprintf_r+0x1c4>
 80055f2:	b1b0      	cbz	r0, 8005622 <_vfiprintf_r+0x156>
 80055f4:	9207      	str	r2, [sp, #28]
 80055f6:	e014      	b.n	8005622 <_vfiprintf_r+0x156>
 80055f8:	eba0 0308 	sub.w	r3, r0, r8
 80055fc:	fa09 f303 	lsl.w	r3, r9, r3
 8005600:	4313      	orrs	r3, r2
 8005602:	9304      	str	r3, [sp, #16]
 8005604:	46a2      	mov	sl, r4
 8005606:	e7d2      	b.n	80055ae <_vfiprintf_r+0xe2>
 8005608:	9b03      	ldr	r3, [sp, #12]
 800560a:	1d19      	adds	r1, r3, #4
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	9103      	str	r1, [sp, #12]
 8005610:	2b00      	cmp	r3, #0
 8005612:	bfbb      	ittet	lt
 8005614:	425b      	neglt	r3, r3
 8005616:	f042 0202 	orrlt.w	r2, r2, #2
 800561a:	9307      	strge	r3, [sp, #28]
 800561c:	9307      	strlt	r3, [sp, #28]
 800561e:	bfb8      	it	lt
 8005620:	9204      	strlt	r2, [sp, #16]
 8005622:	7823      	ldrb	r3, [r4, #0]
 8005624:	2b2e      	cmp	r3, #46	; 0x2e
 8005626:	d10c      	bne.n	8005642 <_vfiprintf_r+0x176>
 8005628:	7863      	ldrb	r3, [r4, #1]
 800562a:	2b2a      	cmp	r3, #42	; 0x2a
 800562c:	d135      	bne.n	800569a <_vfiprintf_r+0x1ce>
 800562e:	9b03      	ldr	r3, [sp, #12]
 8005630:	1d1a      	adds	r2, r3, #4
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	9203      	str	r2, [sp, #12]
 8005636:	2b00      	cmp	r3, #0
 8005638:	bfb8      	it	lt
 800563a:	f04f 33ff 	movlt.w	r3, #4294967295
 800563e:	3402      	adds	r4, #2
 8005640:	9305      	str	r3, [sp, #20]
 8005642:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005728 <_vfiprintf_r+0x25c>
 8005646:	7821      	ldrb	r1, [r4, #0]
 8005648:	2203      	movs	r2, #3
 800564a:	4650      	mov	r0, sl
 800564c:	f7fa fdc0 	bl	80001d0 <memchr>
 8005650:	b140      	cbz	r0, 8005664 <_vfiprintf_r+0x198>
 8005652:	2340      	movs	r3, #64	; 0x40
 8005654:	eba0 000a 	sub.w	r0, r0, sl
 8005658:	fa03 f000 	lsl.w	r0, r3, r0
 800565c:	9b04      	ldr	r3, [sp, #16]
 800565e:	4303      	orrs	r3, r0
 8005660:	3401      	adds	r4, #1
 8005662:	9304      	str	r3, [sp, #16]
 8005664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005668:	482c      	ldr	r0, [pc, #176]	; (800571c <_vfiprintf_r+0x250>)
 800566a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800566e:	2206      	movs	r2, #6
 8005670:	f7fa fdae 	bl	80001d0 <memchr>
 8005674:	2800      	cmp	r0, #0
 8005676:	d03f      	beq.n	80056f8 <_vfiprintf_r+0x22c>
 8005678:	4b29      	ldr	r3, [pc, #164]	; (8005720 <_vfiprintf_r+0x254>)
 800567a:	bb1b      	cbnz	r3, 80056c4 <_vfiprintf_r+0x1f8>
 800567c:	9b03      	ldr	r3, [sp, #12]
 800567e:	3307      	adds	r3, #7
 8005680:	f023 0307 	bic.w	r3, r3, #7
 8005684:	3308      	adds	r3, #8
 8005686:	9303      	str	r3, [sp, #12]
 8005688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800568a:	443b      	add	r3, r7
 800568c:	9309      	str	r3, [sp, #36]	; 0x24
 800568e:	e767      	b.n	8005560 <_vfiprintf_r+0x94>
 8005690:	fb0c 3202 	mla	r2, ip, r2, r3
 8005694:	460c      	mov	r4, r1
 8005696:	2001      	movs	r0, #1
 8005698:	e7a5      	b.n	80055e6 <_vfiprintf_r+0x11a>
 800569a:	2300      	movs	r3, #0
 800569c:	3401      	adds	r4, #1
 800569e:	9305      	str	r3, [sp, #20]
 80056a0:	4619      	mov	r1, r3
 80056a2:	f04f 0c0a 	mov.w	ip, #10
 80056a6:	4620      	mov	r0, r4
 80056a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056ac:	3a30      	subs	r2, #48	; 0x30
 80056ae:	2a09      	cmp	r2, #9
 80056b0:	d903      	bls.n	80056ba <_vfiprintf_r+0x1ee>
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0c5      	beq.n	8005642 <_vfiprintf_r+0x176>
 80056b6:	9105      	str	r1, [sp, #20]
 80056b8:	e7c3      	b.n	8005642 <_vfiprintf_r+0x176>
 80056ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80056be:	4604      	mov	r4, r0
 80056c0:	2301      	movs	r3, #1
 80056c2:	e7f0      	b.n	80056a6 <_vfiprintf_r+0x1da>
 80056c4:	ab03      	add	r3, sp, #12
 80056c6:	9300      	str	r3, [sp, #0]
 80056c8:	462a      	mov	r2, r5
 80056ca:	4b16      	ldr	r3, [pc, #88]	; (8005724 <_vfiprintf_r+0x258>)
 80056cc:	a904      	add	r1, sp, #16
 80056ce:	4630      	mov	r0, r6
 80056d0:	f3af 8000 	nop.w
 80056d4:	4607      	mov	r7, r0
 80056d6:	1c78      	adds	r0, r7, #1
 80056d8:	d1d6      	bne.n	8005688 <_vfiprintf_r+0x1bc>
 80056da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056dc:	07d9      	lsls	r1, r3, #31
 80056de:	d405      	bmi.n	80056ec <_vfiprintf_r+0x220>
 80056e0:	89ab      	ldrh	r3, [r5, #12]
 80056e2:	059a      	lsls	r2, r3, #22
 80056e4:	d402      	bmi.n	80056ec <_vfiprintf_r+0x220>
 80056e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056e8:	f7ff fe31 	bl	800534e <__retarget_lock_release_recursive>
 80056ec:	89ab      	ldrh	r3, [r5, #12]
 80056ee:	065b      	lsls	r3, r3, #25
 80056f0:	f53f af12 	bmi.w	8005518 <_vfiprintf_r+0x4c>
 80056f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056f6:	e711      	b.n	800551c <_vfiprintf_r+0x50>
 80056f8:	ab03      	add	r3, sp, #12
 80056fa:	9300      	str	r3, [sp, #0]
 80056fc:	462a      	mov	r2, r5
 80056fe:	4b09      	ldr	r3, [pc, #36]	; (8005724 <_vfiprintf_r+0x258>)
 8005700:	a904      	add	r1, sp, #16
 8005702:	4630      	mov	r0, r6
 8005704:	f000 f880 	bl	8005808 <_printf_i>
 8005708:	e7e4      	b.n	80056d4 <_vfiprintf_r+0x208>
 800570a:	bf00      	nop
 800570c:	080060d8 	.word	0x080060d8
 8005710:	080060f8 	.word	0x080060f8
 8005714:	080060b8 	.word	0x080060b8
 8005718:	08006118 	.word	0x08006118
 800571c:	08006122 	.word	0x08006122
 8005720:	00000000 	.word	0x00000000
 8005724:	080054a7 	.word	0x080054a7
 8005728:	0800611e 	.word	0x0800611e

0800572c <_printf_common>:
 800572c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005730:	4616      	mov	r6, r2
 8005732:	4699      	mov	r9, r3
 8005734:	688a      	ldr	r2, [r1, #8]
 8005736:	690b      	ldr	r3, [r1, #16]
 8005738:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800573c:	4293      	cmp	r3, r2
 800573e:	bfb8      	it	lt
 8005740:	4613      	movlt	r3, r2
 8005742:	6033      	str	r3, [r6, #0]
 8005744:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005748:	4607      	mov	r7, r0
 800574a:	460c      	mov	r4, r1
 800574c:	b10a      	cbz	r2, 8005752 <_printf_common+0x26>
 800574e:	3301      	adds	r3, #1
 8005750:	6033      	str	r3, [r6, #0]
 8005752:	6823      	ldr	r3, [r4, #0]
 8005754:	0699      	lsls	r1, r3, #26
 8005756:	bf42      	ittt	mi
 8005758:	6833      	ldrmi	r3, [r6, #0]
 800575a:	3302      	addmi	r3, #2
 800575c:	6033      	strmi	r3, [r6, #0]
 800575e:	6825      	ldr	r5, [r4, #0]
 8005760:	f015 0506 	ands.w	r5, r5, #6
 8005764:	d106      	bne.n	8005774 <_printf_common+0x48>
 8005766:	f104 0a19 	add.w	sl, r4, #25
 800576a:	68e3      	ldr	r3, [r4, #12]
 800576c:	6832      	ldr	r2, [r6, #0]
 800576e:	1a9b      	subs	r3, r3, r2
 8005770:	42ab      	cmp	r3, r5
 8005772:	dc26      	bgt.n	80057c2 <_printf_common+0x96>
 8005774:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005778:	1e13      	subs	r3, r2, #0
 800577a:	6822      	ldr	r2, [r4, #0]
 800577c:	bf18      	it	ne
 800577e:	2301      	movne	r3, #1
 8005780:	0692      	lsls	r2, r2, #26
 8005782:	d42b      	bmi.n	80057dc <_printf_common+0xb0>
 8005784:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005788:	4649      	mov	r1, r9
 800578a:	4638      	mov	r0, r7
 800578c:	47c0      	blx	r8
 800578e:	3001      	adds	r0, #1
 8005790:	d01e      	beq.n	80057d0 <_printf_common+0xa4>
 8005792:	6823      	ldr	r3, [r4, #0]
 8005794:	68e5      	ldr	r5, [r4, #12]
 8005796:	6832      	ldr	r2, [r6, #0]
 8005798:	f003 0306 	and.w	r3, r3, #6
 800579c:	2b04      	cmp	r3, #4
 800579e:	bf08      	it	eq
 80057a0:	1aad      	subeq	r5, r5, r2
 80057a2:	68a3      	ldr	r3, [r4, #8]
 80057a4:	6922      	ldr	r2, [r4, #16]
 80057a6:	bf0c      	ite	eq
 80057a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057ac:	2500      	movne	r5, #0
 80057ae:	4293      	cmp	r3, r2
 80057b0:	bfc4      	itt	gt
 80057b2:	1a9b      	subgt	r3, r3, r2
 80057b4:	18ed      	addgt	r5, r5, r3
 80057b6:	2600      	movs	r6, #0
 80057b8:	341a      	adds	r4, #26
 80057ba:	42b5      	cmp	r5, r6
 80057bc:	d11a      	bne.n	80057f4 <_printf_common+0xc8>
 80057be:	2000      	movs	r0, #0
 80057c0:	e008      	b.n	80057d4 <_printf_common+0xa8>
 80057c2:	2301      	movs	r3, #1
 80057c4:	4652      	mov	r2, sl
 80057c6:	4649      	mov	r1, r9
 80057c8:	4638      	mov	r0, r7
 80057ca:	47c0      	blx	r8
 80057cc:	3001      	adds	r0, #1
 80057ce:	d103      	bne.n	80057d8 <_printf_common+0xac>
 80057d0:	f04f 30ff 	mov.w	r0, #4294967295
 80057d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057d8:	3501      	adds	r5, #1
 80057da:	e7c6      	b.n	800576a <_printf_common+0x3e>
 80057dc:	18e1      	adds	r1, r4, r3
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	2030      	movs	r0, #48	; 0x30
 80057e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057e6:	4422      	add	r2, r4
 80057e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057f0:	3302      	adds	r3, #2
 80057f2:	e7c7      	b.n	8005784 <_printf_common+0x58>
 80057f4:	2301      	movs	r3, #1
 80057f6:	4622      	mov	r2, r4
 80057f8:	4649      	mov	r1, r9
 80057fa:	4638      	mov	r0, r7
 80057fc:	47c0      	blx	r8
 80057fe:	3001      	adds	r0, #1
 8005800:	d0e6      	beq.n	80057d0 <_printf_common+0xa4>
 8005802:	3601      	adds	r6, #1
 8005804:	e7d9      	b.n	80057ba <_printf_common+0x8e>
	...

08005808 <_printf_i>:
 8005808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800580c:	7e0f      	ldrb	r7, [r1, #24]
 800580e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005810:	2f78      	cmp	r7, #120	; 0x78
 8005812:	4691      	mov	r9, r2
 8005814:	4680      	mov	r8, r0
 8005816:	460c      	mov	r4, r1
 8005818:	469a      	mov	sl, r3
 800581a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800581e:	d807      	bhi.n	8005830 <_printf_i+0x28>
 8005820:	2f62      	cmp	r7, #98	; 0x62
 8005822:	d80a      	bhi.n	800583a <_printf_i+0x32>
 8005824:	2f00      	cmp	r7, #0
 8005826:	f000 80d8 	beq.w	80059da <_printf_i+0x1d2>
 800582a:	2f58      	cmp	r7, #88	; 0x58
 800582c:	f000 80a3 	beq.w	8005976 <_printf_i+0x16e>
 8005830:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005834:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005838:	e03a      	b.n	80058b0 <_printf_i+0xa8>
 800583a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800583e:	2b15      	cmp	r3, #21
 8005840:	d8f6      	bhi.n	8005830 <_printf_i+0x28>
 8005842:	a101      	add	r1, pc, #4	; (adr r1, 8005848 <_printf_i+0x40>)
 8005844:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005848:	080058a1 	.word	0x080058a1
 800584c:	080058b5 	.word	0x080058b5
 8005850:	08005831 	.word	0x08005831
 8005854:	08005831 	.word	0x08005831
 8005858:	08005831 	.word	0x08005831
 800585c:	08005831 	.word	0x08005831
 8005860:	080058b5 	.word	0x080058b5
 8005864:	08005831 	.word	0x08005831
 8005868:	08005831 	.word	0x08005831
 800586c:	08005831 	.word	0x08005831
 8005870:	08005831 	.word	0x08005831
 8005874:	080059c1 	.word	0x080059c1
 8005878:	080058e5 	.word	0x080058e5
 800587c:	080059a3 	.word	0x080059a3
 8005880:	08005831 	.word	0x08005831
 8005884:	08005831 	.word	0x08005831
 8005888:	080059e3 	.word	0x080059e3
 800588c:	08005831 	.word	0x08005831
 8005890:	080058e5 	.word	0x080058e5
 8005894:	08005831 	.word	0x08005831
 8005898:	08005831 	.word	0x08005831
 800589c:	080059ab 	.word	0x080059ab
 80058a0:	682b      	ldr	r3, [r5, #0]
 80058a2:	1d1a      	adds	r2, r3, #4
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	602a      	str	r2, [r5, #0]
 80058a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058b0:	2301      	movs	r3, #1
 80058b2:	e0a3      	b.n	80059fc <_printf_i+0x1f4>
 80058b4:	6820      	ldr	r0, [r4, #0]
 80058b6:	6829      	ldr	r1, [r5, #0]
 80058b8:	0606      	lsls	r6, r0, #24
 80058ba:	f101 0304 	add.w	r3, r1, #4
 80058be:	d50a      	bpl.n	80058d6 <_printf_i+0xce>
 80058c0:	680e      	ldr	r6, [r1, #0]
 80058c2:	602b      	str	r3, [r5, #0]
 80058c4:	2e00      	cmp	r6, #0
 80058c6:	da03      	bge.n	80058d0 <_printf_i+0xc8>
 80058c8:	232d      	movs	r3, #45	; 0x2d
 80058ca:	4276      	negs	r6, r6
 80058cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058d0:	485e      	ldr	r0, [pc, #376]	; (8005a4c <_printf_i+0x244>)
 80058d2:	230a      	movs	r3, #10
 80058d4:	e019      	b.n	800590a <_printf_i+0x102>
 80058d6:	680e      	ldr	r6, [r1, #0]
 80058d8:	602b      	str	r3, [r5, #0]
 80058da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058de:	bf18      	it	ne
 80058e0:	b236      	sxthne	r6, r6
 80058e2:	e7ef      	b.n	80058c4 <_printf_i+0xbc>
 80058e4:	682b      	ldr	r3, [r5, #0]
 80058e6:	6820      	ldr	r0, [r4, #0]
 80058e8:	1d19      	adds	r1, r3, #4
 80058ea:	6029      	str	r1, [r5, #0]
 80058ec:	0601      	lsls	r1, r0, #24
 80058ee:	d501      	bpl.n	80058f4 <_printf_i+0xec>
 80058f0:	681e      	ldr	r6, [r3, #0]
 80058f2:	e002      	b.n	80058fa <_printf_i+0xf2>
 80058f4:	0646      	lsls	r6, r0, #25
 80058f6:	d5fb      	bpl.n	80058f0 <_printf_i+0xe8>
 80058f8:	881e      	ldrh	r6, [r3, #0]
 80058fa:	4854      	ldr	r0, [pc, #336]	; (8005a4c <_printf_i+0x244>)
 80058fc:	2f6f      	cmp	r7, #111	; 0x6f
 80058fe:	bf0c      	ite	eq
 8005900:	2308      	moveq	r3, #8
 8005902:	230a      	movne	r3, #10
 8005904:	2100      	movs	r1, #0
 8005906:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800590a:	6865      	ldr	r5, [r4, #4]
 800590c:	60a5      	str	r5, [r4, #8]
 800590e:	2d00      	cmp	r5, #0
 8005910:	bfa2      	ittt	ge
 8005912:	6821      	ldrge	r1, [r4, #0]
 8005914:	f021 0104 	bicge.w	r1, r1, #4
 8005918:	6021      	strge	r1, [r4, #0]
 800591a:	b90e      	cbnz	r6, 8005920 <_printf_i+0x118>
 800591c:	2d00      	cmp	r5, #0
 800591e:	d04d      	beq.n	80059bc <_printf_i+0x1b4>
 8005920:	4615      	mov	r5, r2
 8005922:	fbb6 f1f3 	udiv	r1, r6, r3
 8005926:	fb03 6711 	mls	r7, r3, r1, r6
 800592a:	5dc7      	ldrb	r7, [r0, r7]
 800592c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005930:	4637      	mov	r7, r6
 8005932:	42bb      	cmp	r3, r7
 8005934:	460e      	mov	r6, r1
 8005936:	d9f4      	bls.n	8005922 <_printf_i+0x11a>
 8005938:	2b08      	cmp	r3, #8
 800593a:	d10b      	bne.n	8005954 <_printf_i+0x14c>
 800593c:	6823      	ldr	r3, [r4, #0]
 800593e:	07de      	lsls	r6, r3, #31
 8005940:	d508      	bpl.n	8005954 <_printf_i+0x14c>
 8005942:	6923      	ldr	r3, [r4, #16]
 8005944:	6861      	ldr	r1, [r4, #4]
 8005946:	4299      	cmp	r1, r3
 8005948:	bfde      	ittt	le
 800594a:	2330      	movle	r3, #48	; 0x30
 800594c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005950:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005954:	1b52      	subs	r2, r2, r5
 8005956:	6122      	str	r2, [r4, #16]
 8005958:	f8cd a000 	str.w	sl, [sp]
 800595c:	464b      	mov	r3, r9
 800595e:	aa03      	add	r2, sp, #12
 8005960:	4621      	mov	r1, r4
 8005962:	4640      	mov	r0, r8
 8005964:	f7ff fee2 	bl	800572c <_printf_common>
 8005968:	3001      	adds	r0, #1
 800596a:	d14c      	bne.n	8005a06 <_printf_i+0x1fe>
 800596c:	f04f 30ff 	mov.w	r0, #4294967295
 8005970:	b004      	add	sp, #16
 8005972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005976:	4835      	ldr	r0, [pc, #212]	; (8005a4c <_printf_i+0x244>)
 8005978:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800597c:	6829      	ldr	r1, [r5, #0]
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	f851 6b04 	ldr.w	r6, [r1], #4
 8005984:	6029      	str	r1, [r5, #0]
 8005986:	061d      	lsls	r5, r3, #24
 8005988:	d514      	bpl.n	80059b4 <_printf_i+0x1ac>
 800598a:	07df      	lsls	r7, r3, #31
 800598c:	bf44      	itt	mi
 800598e:	f043 0320 	orrmi.w	r3, r3, #32
 8005992:	6023      	strmi	r3, [r4, #0]
 8005994:	b91e      	cbnz	r6, 800599e <_printf_i+0x196>
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	f023 0320 	bic.w	r3, r3, #32
 800599c:	6023      	str	r3, [r4, #0]
 800599e:	2310      	movs	r3, #16
 80059a0:	e7b0      	b.n	8005904 <_printf_i+0xfc>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	f043 0320 	orr.w	r3, r3, #32
 80059a8:	6023      	str	r3, [r4, #0]
 80059aa:	2378      	movs	r3, #120	; 0x78
 80059ac:	4828      	ldr	r0, [pc, #160]	; (8005a50 <_printf_i+0x248>)
 80059ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059b2:	e7e3      	b.n	800597c <_printf_i+0x174>
 80059b4:	0659      	lsls	r1, r3, #25
 80059b6:	bf48      	it	mi
 80059b8:	b2b6      	uxthmi	r6, r6
 80059ba:	e7e6      	b.n	800598a <_printf_i+0x182>
 80059bc:	4615      	mov	r5, r2
 80059be:	e7bb      	b.n	8005938 <_printf_i+0x130>
 80059c0:	682b      	ldr	r3, [r5, #0]
 80059c2:	6826      	ldr	r6, [r4, #0]
 80059c4:	6961      	ldr	r1, [r4, #20]
 80059c6:	1d18      	adds	r0, r3, #4
 80059c8:	6028      	str	r0, [r5, #0]
 80059ca:	0635      	lsls	r5, r6, #24
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	d501      	bpl.n	80059d4 <_printf_i+0x1cc>
 80059d0:	6019      	str	r1, [r3, #0]
 80059d2:	e002      	b.n	80059da <_printf_i+0x1d2>
 80059d4:	0670      	lsls	r0, r6, #25
 80059d6:	d5fb      	bpl.n	80059d0 <_printf_i+0x1c8>
 80059d8:	8019      	strh	r1, [r3, #0]
 80059da:	2300      	movs	r3, #0
 80059dc:	6123      	str	r3, [r4, #16]
 80059de:	4615      	mov	r5, r2
 80059e0:	e7ba      	b.n	8005958 <_printf_i+0x150>
 80059e2:	682b      	ldr	r3, [r5, #0]
 80059e4:	1d1a      	adds	r2, r3, #4
 80059e6:	602a      	str	r2, [r5, #0]
 80059e8:	681d      	ldr	r5, [r3, #0]
 80059ea:	6862      	ldr	r2, [r4, #4]
 80059ec:	2100      	movs	r1, #0
 80059ee:	4628      	mov	r0, r5
 80059f0:	f7fa fbee 	bl	80001d0 <memchr>
 80059f4:	b108      	cbz	r0, 80059fa <_printf_i+0x1f2>
 80059f6:	1b40      	subs	r0, r0, r5
 80059f8:	6060      	str	r0, [r4, #4]
 80059fa:	6863      	ldr	r3, [r4, #4]
 80059fc:	6123      	str	r3, [r4, #16]
 80059fe:	2300      	movs	r3, #0
 8005a00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a04:	e7a8      	b.n	8005958 <_printf_i+0x150>
 8005a06:	6923      	ldr	r3, [r4, #16]
 8005a08:	462a      	mov	r2, r5
 8005a0a:	4649      	mov	r1, r9
 8005a0c:	4640      	mov	r0, r8
 8005a0e:	47d0      	blx	sl
 8005a10:	3001      	adds	r0, #1
 8005a12:	d0ab      	beq.n	800596c <_printf_i+0x164>
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	079b      	lsls	r3, r3, #30
 8005a18:	d413      	bmi.n	8005a42 <_printf_i+0x23a>
 8005a1a:	68e0      	ldr	r0, [r4, #12]
 8005a1c:	9b03      	ldr	r3, [sp, #12]
 8005a1e:	4298      	cmp	r0, r3
 8005a20:	bfb8      	it	lt
 8005a22:	4618      	movlt	r0, r3
 8005a24:	e7a4      	b.n	8005970 <_printf_i+0x168>
 8005a26:	2301      	movs	r3, #1
 8005a28:	4632      	mov	r2, r6
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	4640      	mov	r0, r8
 8005a2e:	47d0      	blx	sl
 8005a30:	3001      	adds	r0, #1
 8005a32:	d09b      	beq.n	800596c <_printf_i+0x164>
 8005a34:	3501      	adds	r5, #1
 8005a36:	68e3      	ldr	r3, [r4, #12]
 8005a38:	9903      	ldr	r1, [sp, #12]
 8005a3a:	1a5b      	subs	r3, r3, r1
 8005a3c:	42ab      	cmp	r3, r5
 8005a3e:	dcf2      	bgt.n	8005a26 <_printf_i+0x21e>
 8005a40:	e7eb      	b.n	8005a1a <_printf_i+0x212>
 8005a42:	2500      	movs	r5, #0
 8005a44:	f104 0619 	add.w	r6, r4, #25
 8005a48:	e7f5      	b.n	8005a36 <_printf_i+0x22e>
 8005a4a:	bf00      	nop
 8005a4c:	08006129 	.word	0x08006129
 8005a50:	0800613a 	.word	0x0800613a

08005a54 <_sbrk_r>:
 8005a54:	b538      	push	{r3, r4, r5, lr}
 8005a56:	4d06      	ldr	r5, [pc, #24]	; (8005a70 <_sbrk_r+0x1c>)
 8005a58:	2300      	movs	r3, #0
 8005a5a:	4604      	mov	r4, r0
 8005a5c:	4608      	mov	r0, r1
 8005a5e:	602b      	str	r3, [r5, #0]
 8005a60:	f7fb f8c8 	bl	8000bf4 <_sbrk>
 8005a64:	1c43      	adds	r3, r0, #1
 8005a66:	d102      	bne.n	8005a6e <_sbrk_r+0x1a>
 8005a68:	682b      	ldr	r3, [r5, #0]
 8005a6a:	b103      	cbz	r3, 8005a6e <_sbrk_r+0x1a>
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	bd38      	pop	{r3, r4, r5, pc}
 8005a70:	20000188 	.word	0x20000188

08005a74 <__sread>:
 8005a74:	b510      	push	{r4, lr}
 8005a76:	460c      	mov	r4, r1
 8005a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a7c:	f000 fab2 	bl	8005fe4 <_read_r>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	bfab      	itete	ge
 8005a84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005a86:	89a3      	ldrhlt	r3, [r4, #12]
 8005a88:	181b      	addge	r3, r3, r0
 8005a8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005a8e:	bfac      	ite	ge
 8005a90:	6563      	strge	r3, [r4, #84]	; 0x54
 8005a92:	81a3      	strhlt	r3, [r4, #12]
 8005a94:	bd10      	pop	{r4, pc}

08005a96 <__swrite>:
 8005a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a9a:	461f      	mov	r7, r3
 8005a9c:	898b      	ldrh	r3, [r1, #12]
 8005a9e:	05db      	lsls	r3, r3, #23
 8005aa0:	4605      	mov	r5, r0
 8005aa2:	460c      	mov	r4, r1
 8005aa4:	4616      	mov	r6, r2
 8005aa6:	d505      	bpl.n	8005ab4 <__swrite+0x1e>
 8005aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aac:	2302      	movs	r3, #2
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f000 f9c8 	bl	8005e44 <_lseek_r>
 8005ab4:	89a3      	ldrh	r3, [r4, #12]
 8005ab6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005aba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005abe:	81a3      	strh	r3, [r4, #12]
 8005ac0:	4632      	mov	r2, r6
 8005ac2:	463b      	mov	r3, r7
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aca:	f000 b869 	b.w	8005ba0 <_write_r>

08005ace <__sseek>:
 8005ace:	b510      	push	{r4, lr}
 8005ad0:	460c      	mov	r4, r1
 8005ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad6:	f000 f9b5 	bl	8005e44 <_lseek_r>
 8005ada:	1c43      	adds	r3, r0, #1
 8005adc:	89a3      	ldrh	r3, [r4, #12]
 8005ade:	bf15      	itete	ne
 8005ae0:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ae2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005ae6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005aea:	81a3      	strheq	r3, [r4, #12]
 8005aec:	bf18      	it	ne
 8005aee:	81a3      	strhne	r3, [r4, #12]
 8005af0:	bd10      	pop	{r4, pc}

08005af2 <__sclose>:
 8005af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005af6:	f000 b8d3 	b.w	8005ca0 <_close_r>
	...

08005afc <__swbuf_r>:
 8005afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afe:	460e      	mov	r6, r1
 8005b00:	4614      	mov	r4, r2
 8005b02:	4605      	mov	r5, r0
 8005b04:	b118      	cbz	r0, 8005b0e <__swbuf_r+0x12>
 8005b06:	6983      	ldr	r3, [r0, #24]
 8005b08:	b90b      	cbnz	r3, 8005b0e <__swbuf_r+0x12>
 8005b0a:	f7ff fb81 	bl	8005210 <__sinit>
 8005b0e:	4b21      	ldr	r3, [pc, #132]	; (8005b94 <__swbuf_r+0x98>)
 8005b10:	429c      	cmp	r4, r3
 8005b12:	d12b      	bne.n	8005b6c <__swbuf_r+0x70>
 8005b14:	686c      	ldr	r4, [r5, #4]
 8005b16:	69a3      	ldr	r3, [r4, #24]
 8005b18:	60a3      	str	r3, [r4, #8]
 8005b1a:	89a3      	ldrh	r3, [r4, #12]
 8005b1c:	071a      	lsls	r2, r3, #28
 8005b1e:	d52f      	bpl.n	8005b80 <__swbuf_r+0x84>
 8005b20:	6923      	ldr	r3, [r4, #16]
 8005b22:	b36b      	cbz	r3, 8005b80 <__swbuf_r+0x84>
 8005b24:	6923      	ldr	r3, [r4, #16]
 8005b26:	6820      	ldr	r0, [r4, #0]
 8005b28:	1ac0      	subs	r0, r0, r3
 8005b2a:	6963      	ldr	r3, [r4, #20]
 8005b2c:	b2f6      	uxtb	r6, r6
 8005b2e:	4283      	cmp	r3, r0
 8005b30:	4637      	mov	r7, r6
 8005b32:	dc04      	bgt.n	8005b3e <__swbuf_r+0x42>
 8005b34:	4621      	mov	r1, r4
 8005b36:	4628      	mov	r0, r5
 8005b38:	f000 f948 	bl	8005dcc <_fflush_r>
 8005b3c:	bb30      	cbnz	r0, 8005b8c <__swbuf_r+0x90>
 8005b3e:	68a3      	ldr	r3, [r4, #8]
 8005b40:	3b01      	subs	r3, #1
 8005b42:	60a3      	str	r3, [r4, #8]
 8005b44:	6823      	ldr	r3, [r4, #0]
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	6022      	str	r2, [r4, #0]
 8005b4a:	701e      	strb	r6, [r3, #0]
 8005b4c:	6963      	ldr	r3, [r4, #20]
 8005b4e:	3001      	adds	r0, #1
 8005b50:	4283      	cmp	r3, r0
 8005b52:	d004      	beq.n	8005b5e <__swbuf_r+0x62>
 8005b54:	89a3      	ldrh	r3, [r4, #12]
 8005b56:	07db      	lsls	r3, r3, #31
 8005b58:	d506      	bpl.n	8005b68 <__swbuf_r+0x6c>
 8005b5a:	2e0a      	cmp	r6, #10
 8005b5c:	d104      	bne.n	8005b68 <__swbuf_r+0x6c>
 8005b5e:	4621      	mov	r1, r4
 8005b60:	4628      	mov	r0, r5
 8005b62:	f000 f933 	bl	8005dcc <_fflush_r>
 8005b66:	b988      	cbnz	r0, 8005b8c <__swbuf_r+0x90>
 8005b68:	4638      	mov	r0, r7
 8005b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b6c:	4b0a      	ldr	r3, [pc, #40]	; (8005b98 <__swbuf_r+0x9c>)
 8005b6e:	429c      	cmp	r4, r3
 8005b70:	d101      	bne.n	8005b76 <__swbuf_r+0x7a>
 8005b72:	68ac      	ldr	r4, [r5, #8]
 8005b74:	e7cf      	b.n	8005b16 <__swbuf_r+0x1a>
 8005b76:	4b09      	ldr	r3, [pc, #36]	; (8005b9c <__swbuf_r+0xa0>)
 8005b78:	429c      	cmp	r4, r3
 8005b7a:	bf08      	it	eq
 8005b7c:	68ec      	ldreq	r4, [r5, #12]
 8005b7e:	e7ca      	b.n	8005b16 <__swbuf_r+0x1a>
 8005b80:	4621      	mov	r1, r4
 8005b82:	4628      	mov	r0, r5
 8005b84:	f000 f81e 	bl	8005bc4 <__swsetup_r>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	d0cb      	beq.n	8005b24 <__swbuf_r+0x28>
 8005b8c:	f04f 37ff 	mov.w	r7, #4294967295
 8005b90:	e7ea      	b.n	8005b68 <__swbuf_r+0x6c>
 8005b92:	bf00      	nop
 8005b94:	080060d8 	.word	0x080060d8
 8005b98:	080060f8 	.word	0x080060f8
 8005b9c:	080060b8 	.word	0x080060b8

08005ba0 <_write_r>:
 8005ba0:	b538      	push	{r3, r4, r5, lr}
 8005ba2:	4d07      	ldr	r5, [pc, #28]	; (8005bc0 <_write_r+0x20>)
 8005ba4:	4604      	mov	r4, r0
 8005ba6:	4608      	mov	r0, r1
 8005ba8:	4611      	mov	r1, r2
 8005baa:	2200      	movs	r2, #0
 8005bac:	602a      	str	r2, [r5, #0]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f7fa ffcf 	bl	8000b52 <_write>
 8005bb4:	1c43      	adds	r3, r0, #1
 8005bb6:	d102      	bne.n	8005bbe <_write_r+0x1e>
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	b103      	cbz	r3, 8005bbe <_write_r+0x1e>
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	bd38      	pop	{r3, r4, r5, pc}
 8005bc0:	20000188 	.word	0x20000188

08005bc4 <__swsetup_r>:
 8005bc4:	4b32      	ldr	r3, [pc, #200]	; (8005c90 <__swsetup_r+0xcc>)
 8005bc6:	b570      	push	{r4, r5, r6, lr}
 8005bc8:	681d      	ldr	r5, [r3, #0]
 8005bca:	4606      	mov	r6, r0
 8005bcc:	460c      	mov	r4, r1
 8005bce:	b125      	cbz	r5, 8005bda <__swsetup_r+0x16>
 8005bd0:	69ab      	ldr	r3, [r5, #24]
 8005bd2:	b913      	cbnz	r3, 8005bda <__swsetup_r+0x16>
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	f7ff fb1b 	bl	8005210 <__sinit>
 8005bda:	4b2e      	ldr	r3, [pc, #184]	; (8005c94 <__swsetup_r+0xd0>)
 8005bdc:	429c      	cmp	r4, r3
 8005bde:	d10f      	bne.n	8005c00 <__swsetup_r+0x3c>
 8005be0:	686c      	ldr	r4, [r5, #4]
 8005be2:	89a3      	ldrh	r3, [r4, #12]
 8005be4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005be8:	0719      	lsls	r1, r3, #28
 8005bea:	d42c      	bmi.n	8005c46 <__swsetup_r+0x82>
 8005bec:	06dd      	lsls	r5, r3, #27
 8005bee:	d411      	bmi.n	8005c14 <__swsetup_r+0x50>
 8005bf0:	2309      	movs	r3, #9
 8005bf2:	6033      	str	r3, [r6, #0]
 8005bf4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005bf8:	81a3      	strh	r3, [r4, #12]
 8005bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8005bfe:	e03e      	b.n	8005c7e <__swsetup_r+0xba>
 8005c00:	4b25      	ldr	r3, [pc, #148]	; (8005c98 <__swsetup_r+0xd4>)
 8005c02:	429c      	cmp	r4, r3
 8005c04:	d101      	bne.n	8005c0a <__swsetup_r+0x46>
 8005c06:	68ac      	ldr	r4, [r5, #8]
 8005c08:	e7eb      	b.n	8005be2 <__swsetup_r+0x1e>
 8005c0a:	4b24      	ldr	r3, [pc, #144]	; (8005c9c <__swsetup_r+0xd8>)
 8005c0c:	429c      	cmp	r4, r3
 8005c0e:	bf08      	it	eq
 8005c10:	68ec      	ldreq	r4, [r5, #12]
 8005c12:	e7e6      	b.n	8005be2 <__swsetup_r+0x1e>
 8005c14:	0758      	lsls	r0, r3, #29
 8005c16:	d512      	bpl.n	8005c3e <__swsetup_r+0x7a>
 8005c18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c1a:	b141      	cbz	r1, 8005c2e <__swsetup_r+0x6a>
 8005c1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c20:	4299      	cmp	r1, r3
 8005c22:	d002      	beq.n	8005c2a <__swsetup_r+0x66>
 8005c24:	4630      	mov	r0, r6
 8005c26:	f000 f991 	bl	8005f4c <_free_r>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	6363      	str	r3, [r4, #52]	; 0x34
 8005c2e:	89a3      	ldrh	r3, [r4, #12]
 8005c30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c34:	81a3      	strh	r3, [r4, #12]
 8005c36:	2300      	movs	r3, #0
 8005c38:	6063      	str	r3, [r4, #4]
 8005c3a:	6923      	ldr	r3, [r4, #16]
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	89a3      	ldrh	r3, [r4, #12]
 8005c40:	f043 0308 	orr.w	r3, r3, #8
 8005c44:	81a3      	strh	r3, [r4, #12]
 8005c46:	6923      	ldr	r3, [r4, #16]
 8005c48:	b94b      	cbnz	r3, 8005c5e <__swsetup_r+0x9a>
 8005c4a:	89a3      	ldrh	r3, [r4, #12]
 8005c4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c54:	d003      	beq.n	8005c5e <__swsetup_r+0x9a>
 8005c56:	4621      	mov	r1, r4
 8005c58:	4630      	mov	r0, r6
 8005c5a:	f000 f92b 	bl	8005eb4 <__smakebuf_r>
 8005c5e:	89a0      	ldrh	r0, [r4, #12]
 8005c60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c64:	f010 0301 	ands.w	r3, r0, #1
 8005c68:	d00a      	beq.n	8005c80 <__swsetup_r+0xbc>
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60a3      	str	r3, [r4, #8]
 8005c6e:	6963      	ldr	r3, [r4, #20]
 8005c70:	425b      	negs	r3, r3
 8005c72:	61a3      	str	r3, [r4, #24]
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	b943      	cbnz	r3, 8005c8a <__swsetup_r+0xc6>
 8005c78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c7c:	d1ba      	bne.n	8005bf4 <__swsetup_r+0x30>
 8005c7e:	bd70      	pop	{r4, r5, r6, pc}
 8005c80:	0781      	lsls	r1, r0, #30
 8005c82:	bf58      	it	pl
 8005c84:	6963      	ldrpl	r3, [r4, #20]
 8005c86:	60a3      	str	r3, [r4, #8]
 8005c88:	e7f4      	b.n	8005c74 <__swsetup_r+0xb0>
 8005c8a:	2000      	movs	r0, #0
 8005c8c:	e7f7      	b.n	8005c7e <__swsetup_r+0xba>
 8005c8e:	bf00      	nop
 8005c90:	2000000c 	.word	0x2000000c
 8005c94:	080060d8 	.word	0x080060d8
 8005c98:	080060f8 	.word	0x080060f8
 8005c9c:	080060b8 	.word	0x080060b8

08005ca0 <_close_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	4d06      	ldr	r5, [pc, #24]	; (8005cbc <_close_r+0x1c>)
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	4604      	mov	r4, r0
 8005ca8:	4608      	mov	r0, r1
 8005caa:	602b      	str	r3, [r5, #0]
 8005cac:	f7fa ff6d 	bl	8000b8a <_close>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_close_r+0x1a>
 8005cb4:	682b      	ldr	r3, [r5, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_close_r+0x1a>
 8005cb8:	6023      	str	r3, [r4, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	20000188 	.word	0x20000188

08005cc0 <__sflush_r>:
 8005cc0:	898a      	ldrh	r2, [r1, #12]
 8005cc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc6:	4605      	mov	r5, r0
 8005cc8:	0710      	lsls	r0, r2, #28
 8005cca:	460c      	mov	r4, r1
 8005ccc:	d458      	bmi.n	8005d80 <__sflush_r+0xc0>
 8005cce:	684b      	ldr	r3, [r1, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	dc05      	bgt.n	8005ce0 <__sflush_r+0x20>
 8005cd4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	dc02      	bgt.n	8005ce0 <__sflush_r+0x20>
 8005cda:	2000      	movs	r0, #0
 8005cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ce0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ce2:	2e00      	cmp	r6, #0
 8005ce4:	d0f9      	beq.n	8005cda <__sflush_r+0x1a>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005cec:	682f      	ldr	r7, [r5, #0]
 8005cee:	602b      	str	r3, [r5, #0]
 8005cf0:	d032      	beq.n	8005d58 <__sflush_r+0x98>
 8005cf2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005cf4:	89a3      	ldrh	r3, [r4, #12]
 8005cf6:	075a      	lsls	r2, r3, #29
 8005cf8:	d505      	bpl.n	8005d06 <__sflush_r+0x46>
 8005cfa:	6863      	ldr	r3, [r4, #4]
 8005cfc:	1ac0      	subs	r0, r0, r3
 8005cfe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d00:	b10b      	cbz	r3, 8005d06 <__sflush_r+0x46>
 8005d02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d04:	1ac0      	subs	r0, r0, r3
 8005d06:	2300      	movs	r3, #0
 8005d08:	4602      	mov	r2, r0
 8005d0a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d0c:	6a21      	ldr	r1, [r4, #32]
 8005d0e:	4628      	mov	r0, r5
 8005d10:	47b0      	blx	r6
 8005d12:	1c43      	adds	r3, r0, #1
 8005d14:	89a3      	ldrh	r3, [r4, #12]
 8005d16:	d106      	bne.n	8005d26 <__sflush_r+0x66>
 8005d18:	6829      	ldr	r1, [r5, #0]
 8005d1a:	291d      	cmp	r1, #29
 8005d1c:	d82c      	bhi.n	8005d78 <__sflush_r+0xb8>
 8005d1e:	4a2a      	ldr	r2, [pc, #168]	; (8005dc8 <__sflush_r+0x108>)
 8005d20:	40ca      	lsrs	r2, r1
 8005d22:	07d6      	lsls	r6, r2, #31
 8005d24:	d528      	bpl.n	8005d78 <__sflush_r+0xb8>
 8005d26:	2200      	movs	r2, #0
 8005d28:	6062      	str	r2, [r4, #4]
 8005d2a:	04d9      	lsls	r1, r3, #19
 8005d2c:	6922      	ldr	r2, [r4, #16]
 8005d2e:	6022      	str	r2, [r4, #0]
 8005d30:	d504      	bpl.n	8005d3c <__sflush_r+0x7c>
 8005d32:	1c42      	adds	r2, r0, #1
 8005d34:	d101      	bne.n	8005d3a <__sflush_r+0x7a>
 8005d36:	682b      	ldr	r3, [r5, #0]
 8005d38:	b903      	cbnz	r3, 8005d3c <__sflush_r+0x7c>
 8005d3a:	6560      	str	r0, [r4, #84]	; 0x54
 8005d3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d3e:	602f      	str	r7, [r5, #0]
 8005d40:	2900      	cmp	r1, #0
 8005d42:	d0ca      	beq.n	8005cda <__sflush_r+0x1a>
 8005d44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d48:	4299      	cmp	r1, r3
 8005d4a:	d002      	beq.n	8005d52 <__sflush_r+0x92>
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	f000 f8fd 	bl	8005f4c <_free_r>
 8005d52:	2000      	movs	r0, #0
 8005d54:	6360      	str	r0, [r4, #52]	; 0x34
 8005d56:	e7c1      	b.n	8005cdc <__sflush_r+0x1c>
 8005d58:	6a21      	ldr	r1, [r4, #32]
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	47b0      	blx	r6
 8005d60:	1c41      	adds	r1, r0, #1
 8005d62:	d1c7      	bne.n	8005cf4 <__sflush_r+0x34>
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d0c4      	beq.n	8005cf4 <__sflush_r+0x34>
 8005d6a:	2b1d      	cmp	r3, #29
 8005d6c:	d001      	beq.n	8005d72 <__sflush_r+0xb2>
 8005d6e:	2b16      	cmp	r3, #22
 8005d70:	d101      	bne.n	8005d76 <__sflush_r+0xb6>
 8005d72:	602f      	str	r7, [r5, #0]
 8005d74:	e7b1      	b.n	8005cda <__sflush_r+0x1a>
 8005d76:	89a3      	ldrh	r3, [r4, #12]
 8005d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d7c:	81a3      	strh	r3, [r4, #12]
 8005d7e:	e7ad      	b.n	8005cdc <__sflush_r+0x1c>
 8005d80:	690f      	ldr	r7, [r1, #16]
 8005d82:	2f00      	cmp	r7, #0
 8005d84:	d0a9      	beq.n	8005cda <__sflush_r+0x1a>
 8005d86:	0793      	lsls	r3, r2, #30
 8005d88:	680e      	ldr	r6, [r1, #0]
 8005d8a:	bf08      	it	eq
 8005d8c:	694b      	ldreq	r3, [r1, #20]
 8005d8e:	600f      	str	r7, [r1, #0]
 8005d90:	bf18      	it	ne
 8005d92:	2300      	movne	r3, #0
 8005d94:	eba6 0807 	sub.w	r8, r6, r7
 8005d98:	608b      	str	r3, [r1, #8]
 8005d9a:	f1b8 0f00 	cmp.w	r8, #0
 8005d9e:	dd9c      	ble.n	8005cda <__sflush_r+0x1a>
 8005da0:	6a21      	ldr	r1, [r4, #32]
 8005da2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005da4:	4643      	mov	r3, r8
 8005da6:	463a      	mov	r2, r7
 8005da8:	4628      	mov	r0, r5
 8005daa:	47b0      	blx	r6
 8005dac:	2800      	cmp	r0, #0
 8005dae:	dc06      	bgt.n	8005dbe <__sflush_r+0xfe>
 8005db0:	89a3      	ldrh	r3, [r4, #12]
 8005db2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005db6:	81a3      	strh	r3, [r4, #12]
 8005db8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dbc:	e78e      	b.n	8005cdc <__sflush_r+0x1c>
 8005dbe:	4407      	add	r7, r0
 8005dc0:	eba8 0800 	sub.w	r8, r8, r0
 8005dc4:	e7e9      	b.n	8005d9a <__sflush_r+0xda>
 8005dc6:	bf00      	nop
 8005dc8:	20400001 	.word	0x20400001

08005dcc <_fflush_r>:
 8005dcc:	b538      	push	{r3, r4, r5, lr}
 8005dce:	690b      	ldr	r3, [r1, #16]
 8005dd0:	4605      	mov	r5, r0
 8005dd2:	460c      	mov	r4, r1
 8005dd4:	b913      	cbnz	r3, 8005ddc <_fflush_r+0x10>
 8005dd6:	2500      	movs	r5, #0
 8005dd8:	4628      	mov	r0, r5
 8005dda:	bd38      	pop	{r3, r4, r5, pc}
 8005ddc:	b118      	cbz	r0, 8005de6 <_fflush_r+0x1a>
 8005dde:	6983      	ldr	r3, [r0, #24]
 8005de0:	b90b      	cbnz	r3, 8005de6 <_fflush_r+0x1a>
 8005de2:	f7ff fa15 	bl	8005210 <__sinit>
 8005de6:	4b14      	ldr	r3, [pc, #80]	; (8005e38 <_fflush_r+0x6c>)
 8005de8:	429c      	cmp	r4, r3
 8005dea:	d11b      	bne.n	8005e24 <_fflush_r+0x58>
 8005dec:	686c      	ldr	r4, [r5, #4]
 8005dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d0ef      	beq.n	8005dd6 <_fflush_r+0xa>
 8005df6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005df8:	07d0      	lsls	r0, r2, #31
 8005dfa:	d404      	bmi.n	8005e06 <_fflush_r+0x3a>
 8005dfc:	0599      	lsls	r1, r3, #22
 8005dfe:	d402      	bmi.n	8005e06 <_fflush_r+0x3a>
 8005e00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e02:	f7ff faa3 	bl	800534c <__retarget_lock_acquire_recursive>
 8005e06:	4628      	mov	r0, r5
 8005e08:	4621      	mov	r1, r4
 8005e0a:	f7ff ff59 	bl	8005cc0 <__sflush_r>
 8005e0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e10:	07da      	lsls	r2, r3, #31
 8005e12:	4605      	mov	r5, r0
 8005e14:	d4e0      	bmi.n	8005dd8 <_fflush_r+0xc>
 8005e16:	89a3      	ldrh	r3, [r4, #12]
 8005e18:	059b      	lsls	r3, r3, #22
 8005e1a:	d4dd      	bmi.n	8005dd8 <_fflush_r+0xc>
 8005e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e1e:	f7ff fa96 	bl	800534e <__retarget_lock_release_recursive>
 8005e22:	e7d9      	b.n	8005dd8 <_fflush_r+0xc>
 8005e24:	4b05      	ldr	r3, [pc, #20]	; (8005e3c <_fflush_r+0x70>)
 8005e26:	429c      	cmp	r4, r3
 8005e28:	d101      	bne.n	8005e2e <_fflush_r+0x62>
 8005e2a:	68ac      	ldr	r4, [r5, #8]
 8005e2c:	e7df      	b.n	8005dee <_fflush_r+0x22>
 8005e2e:	4b04      	ldr	r3, [pc, #16]	; (8005e40 <_fflush_r+0x74>)
 8005e30:	429c      	cmp	r4, r3
 8005e32:	bf08      	it	eq
 8005e34:	68ec      	ldreq	r4, [r5, #12]
 8005e36:	e7da      	b.n	8005dee <_fflush_r+0x22>
 8005e38:	080060d8 	.word	0x080060d8
 8005e3c:	080060f8 	.word	0x080060f8
 8005e40:	080060b8 	.word	0x080060b8

08005e44 <_lseek_r>:
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	4d07      	ldr	r5, [pc, #28]	; (8005e64 <_lseek_r+0x20>)
 8005e48:	4604      	mov	r4, r0
 8005e4a:	4608      	mov	r0, r1
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	2200      	movs	r2, #0
 8005e50:	602a      	str	r2, [r5, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	f7fa fec0 	bl	8000bd8 <_lseek>
 8005e58:	1c43      	adds	r3, r0, #1
 8005e5a:	d102      	bne.n	8005e62 <_lseek_r+0x1e>
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	b103      	cbz	r3, 8005e62 <_lseek_r+0x1e>
 8005e60:	6023      	str	r3, [r4, #0]
 8005e62:	bd38      	pop	{r3, r4, r5, pc}
 8005e64:	20000188 	.word	0x20000188

08005e68 <__swhatbuf_r>:
 8005e68:	b570      	push	{r4, r5, r6, lr}
 8005e6a:	460e      	mov	r6, r1
 8005e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e70:	2900      	cmp	r1, #0
 8005e72:	b096      	sub	sp, #88	; 0x58
 8005e74:	4614      	mov	r4, r2
 8005e76:	461d      	mov	r5, r3
 8005e78:	da08      	bge.n	8005e8c <__swhatbuf_r+0x24>
 8005e7a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	602a      	str	r2, [r5, #0]
 8005e82:	061a      	lsls	r2, r3, #24
 8005e84:	d410      	bmi.n	8005ea8 <__swhatbuf_r+0x40>
 8005e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e8a:	e00e      	b.n	8005eaa <__swhatbuf_r+0x42>
 8005e8c:	466a      	mov	r2, sp
 8005e8e:	f000 f8bb 	bl	8006008 <_fstat_r>
 8005e92:	2800      	cmp	r0, #0
 8005e94:	dbf1      	blt.n	8005e7a <__swhatbuf_r+0x12>
 8005e96:	9a01      	ldr	r2, [sp, #4]
 8005e98:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005e9c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005ea0:	425a      	negs	r2, r3
 8005ea2:	415a      	adcs	r2, r3
 8005ea4:	602a      	str	r2, [r5, #0]
 8005ea6:	e7ee      	b.n	8005e86 <__swhatbuf_r+0x1e>
 8005ea8:	2340      	movs	r3, #64	; 0x40
 8005eaa:	2000      	movs	r0, #0
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	b016      	add	sp, #88	; 0x58
 8005eb0:	bd70      	pop	{r4, r5, r6, pc}
	...

08005eb4 <__smakebuf_r>:
 8005eb4:	898b      	ldrh	r3, [r1, #12]
 8005eb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005eb8:	079d      	lsls	r5, r3, #30
 8005eba:	4606      	mov	r6, r0
 8005ebc:	460c      	mov	r4, r1
 8005ebe:	d507      	bpl.n	8005ed0 <__smakebuf_r+0x1c>
 8005ec0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	6123      	str	r3, [r4, #16]
 8005ec8:	2301      	movs	r3, #1
 8005eca:	6163      	str	r3, [r4, #20]
 8005ecc:	b002      	add	sp, #8
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
 8005ed0:	ab01      	add	r3, sp, #4
 8005ed2:	466a      	mov	r2, sp
 8005ed4:	f7ff ffc8 	bl	8005e68 <__swhatbuf_r>
 8005ed8:	9900      	ldr	r1, [sp, #0]
 8005eda:	4605      	mov	r5, r0
 8005edc:	4630      	mov	r0, r6
 8005ede:	f7ff fa57 	bl	8005390 <_malloc_r>
 8005ee2:	b948      	cbnz	r0, 8005ef8 <__smakebuf_r+0x44>
 8005ee4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ee8:	059a      	lsls	r2, r3, #22
 8005eea:	d4ef      	bmi.n	8005ecc <__smakebuf_r+0x18>
 8005eec:	f023 0303 	bic.w	r3, r3, #3
 8005ef0:	f043 0302 	orr.w	r3, r3, #2
 8005ef4:	81a3      	strh	r3, [r4, #12]
 8005ef6:	e7e3      	b.n	8005ec0 <__smakebuf_r+0xc>
 8005ef8:	4b0d      	ldr	r3, [pc, #52]	; (8005f30 <__smakebuf_r+0x7c>)
 8005efa:	62b3      	str	r3, [r6, #40]	; 0x28
 8005efc:	89a3      	ldrh	r3, [r4, #12]
 8005efe:	6020      	str	r0, [r4, #0]
 8005f00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f04:	81a3      	strh	r3, [r4, #12]
 8005f06:	9b00      	ldr	r3, [sp, #0]
 8005f08:	6163      	str	r3, [r4, #20]
 8005f0a:	9b01      	ldr	r3, [sp, #4]
 8005f0c:	6120      	str	r0, [r4, #16]
 8005f0e:	b15b      	cbz	r3, 8005f28 <__smakebuf_r+0x74>
 8005f10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f14:	4630      	mov	r0, r6
 8005f16:	f000 f889 	bl	800602c <_isatty_r>
 8005f1a:	b128      	cbz	r0, 8005f28 <__smakebuf_r+0x74>
 8005f1c:	89a3      	ldrh	r3, [r4, #12]
 8005f1e:	f023 0303 	bic.w	r3, r3, #3
 8005f22:	f043 0301 	orr.w	r3, r3, #1
 8005f26:	81a3      	strh	r3, [r4, #12]
 8005f28:	89a0      	ldrh	r0, [r4, #12]
 8005f2a:	4305      	orrs	r5, r0
 8005f2c:	81a5      	strh	r5, [r4, #12]
 8005f2e:	e7cd      	b.n	8005ecc <__smakebuf_r+0x18>
 8005f30:	080051a9 	.word	0x080051a9

08005f34 <__malloc_lock>:
 8005f34:	4801      	ldr	r0, [pc, #4]	; (8005f3c <__malloc_lock+0x8>)
 8005f36:	f7ff ba09 	b.w	800534c <__retarget_lock_acquire_recursive>
 8005f3a:	bf00      	nop
 8005f3c:	2000017c 	.word	0x2000017c

08005f40 <__malloc_unlock>:
 8005f40:	4801      	ldr	r0, [pc, #4]	; (8005f48 <__malloc_unlock+0x8>)
 8005f42:	f7ff ba04 	b.w	800534e <__retarget_lock_release_recursive>
 8005f46:	bf00      	nop
 8005f48:	2000017c 	.word	0x2000017c

08005f4c <_free_r>:
 8005f4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f4e:	2900      	cmp	r1, #0
 8005f50:	d044      	beq.n	8005fdc <_free_r+0x90>
 8005f52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f56:	9001      	str	r0, [sp, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f1a1 0404 	sub.w	r4, r1, #4
 8005f5e:	bfb8      	it	lt
 8005f60:	18e4      	addlt	r4, r4, r3
 8005f62:	f7ff ffe7 	bl	8005f34 <__malloc_lock>
 8005f66:	4a1e      	ldr	r2, [pc, #120]	; (8005fe0 <_free_r+0x94>)
 8005f68:	9801      	ldr	r0, [sp, #4]
 8005f6a:	6813      	ldr	r3, [r2, #0]
 8005f6c:	b933      	cbnz	r3, 8005f7c <_free_r+0x30>
 8005f6e:	6063      	str	r3, [r4, #4]
 8005f70:	6014      	str	r4, [r2, #0]
 8005f72:	b003      	add	sp, #12
 8005f74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f78:	f7ff bfe2 	b.w	8005f40 <__malloc_unlock>
 8005f7c:	42a3      	cmp	r3, r4
 8005f7e:	d908      	bls.n	8005f92 <_free_r+0x46>
 8005f80:	6825      	ldr	r5, [r4, #0]
 8005f82:	1961      	adds	r1, r4, r5
 8005f84:	428b      	cmp	r3, r1
 8005f86:	bf01      	itttt	eq
 8005f88:	6819      	ldreq	r1, [r3, #0]
 8005f8a:	685b      	ldreq	r3, [r3, #4]
 8005f8c:	1949      	addeq	r1, r1, r5
 8005f8e:	6021      	streq	r1, [r4, #0]
 8005f90:	e7ed      	b.n	8005f6e <_free_r+0x22>
 8005f92:	461a      	mov	r2, r3
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	b10b      	cbz	r3, 8005f9c <_free_r+0x50>
 8005f98:	42a3      	cmp	r3, r4
 8005f9a:	d9fa      	bls.n	8005f92 <_free_r+0x46>
 8005f9c:	6811      	ldr	r1, [r2, #0]
 8005f9e:	1855      	adds	r5, r2, r1
 8005fa0:	42a5      	cmp	r5, r4
 8005fa2:	d10b      	bne.n	8005fbc <_free_r+0x70>
 8005fa4:	6824      	ldr	r4, [r4, #0]
 8005fa6:	4421      	add	r1, r4
 8005fa8:	1854      	adds	r4, r2, r1
 8005faa:	42a3      	cmp	r3, r4
 8005fac:	6011      	str	r1, [r2, #0]
 8005fae:	d1e0      	bne.n	8005f72 <_free_r+0x26>
 8005fb0:	681c      	ldr	r4, [r3, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	6053      	str	r3, [r2, #4]
 8005fb6:	4421      	add	r1, r4
 8005fb8:	6011      	str	r1, [r2, #0]
 8005fba:	e7da      	b.n	8005f72 <_free_r+0x26>
 8005fbc:	d902      	bls.n	8005fc4 <_free_r+0x78>
 8005fbe:	230c      	movs	r3, #12
 8005fc0:	6003      	str	r3, [r0, #0]
 8005fc2:	e7d6      	b.n	8005f72 <_free_r+0x26>
 8005fc4:	6825      	ldr	r5, [r4, #0]
 8005fc6:	1961      	adds	r1, r4, r5
 8005fc8:	428b      	cmp	r3, r1
 8005fca:	bf04      	itt	eq
 8005fcc:	6819      	ldreq	r1, [r3, #0]
 8005fce:	685b      	ldreq	r3, [r3, #4]
 8005fd0:	6063      	str	r3, [r4, #4]
 8005fd2:	bf04      	itt	eq
 8005fd4:	1949      	addeq	r1, r1, r5
 8005fd6:	6021      	streq	r1, [r4, #0]
 8005fd8:	6054      	str	r4, [r2, #4]
 8005fda:	e7ca      	b.n	8005f72 <_free_r+0x26>
 8005fdc:	b003      	add	sp, #12
 8005fde:	bd30      	pop	{r4, r5, pc}
 8005fe0:	20000180 	.word	0x20000180

08005fe4 <_read_r>:
 8005fe4:	b538      	push	{r3, r4, r5, lr}
 8005fe6:	4d07      	ldr	r5, [pc, #28]	; (8006004 <_read_r+0x20>)
 8005fe8:	4604      	mov	r4, r0
 8005fea:	4608      	mov	r0, r1
 8005fec:	4611      	mov	r1, r2
 8005fee:	2200      	movs	r2, #0
 8005ff0:	602a      	str	r2, [r5, #0]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	f7fa fd90 	bl	8000b18 <_read>
 8005ff8:	1c43      	adds	r3, r0, #1
 8005ffa:	d102      	bne.n	8006002 <_read_r+0x1e>
 8005ffc:	682b      	ldr	r3, [r5, #0]
 8005ffe:	b103      	cbz	r3, 8006002 <_read_r+0x1e>
 8006000:	6023      	str	r3, [r4, #0]
 8006002:	bd38      	pop	{r3, r4, r5, pc}
 8006004:	20000188 	.word	0x20000188

08006008 <_fstat_r>:
 8006008:	b538      	push	{r3, r4, r5, lr}
 800600a:	4d07      	ldr	r5, [pc, #28]	; (8006028 <_fstat_r+0x20>)
 800600c:	2300      	movs	r3, #0
 800600e:	4604      	mov	r4, r0
 8006010:	4608      	mov	r0, r1
 8006012:	4611      	mov	r1, r2
 8006014:	602b      	str	r3, [r5, #0]
 8006016:	f7fa fdc4 	bl	8000ba2 <_fstat>
 800601a:	1c43      	adds	r3, r0, #1
 800601c:	d102      	bne.n	8006024 <_fstat_r+0x1c>
 800601e:	682b      	ldr	r3, [r5, #0]
 8006020:	b103      	cbz	r3, 8006024 <_fstat_r+0x1c>
 8006022:	6023      	str	r3, [r4, #0]
 8006024:	bd38      	pop	{r3, r4, r5, pc}
 8006026:	bf00      	nop
 8006028:	20000188 	.word	0x20000188

0800602c <_isatty_r>:
 800602c:	b538      	push	{r3, r4, r5, lr}
 800602e:	4d06      	ldr	r5, [pc, #24]	; (8006048 <_isatty_r+0x1c>)
 8006030:	2300      	movs	r3, #0
 8006032:	4604      	mov	r4, r0
 8006034:	4608      	mov	r0, r1
 8006036:	602b      	str	r3, [r5, #0]
 8006038:	f7fa fdc3 	bl	8000bc2 <_isatty>
 800603c:	1c43      	adds	r3, r0, #1
 800603e:	d102      	bne.n	8006046 <_isatty_r+0x1a>
 8006040:	682b      	ldr	r3, [r5, #0]
 8006042:	b103      	cbz	r3, 8006046 <_isatty_r+0x1a>
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	bd38      	pop	{r3, r4, r5, pc}
 8006048:	20000188 	.word	0x20000188

0800604c <_init>:
 800604c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604e:	bf00      	nop
 8006050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006052:	bc08      	pop	{r3}
 8006054:	469e      	mov	lr, r3
 8006056:	4770      	bx	lr

08006058 <_fini>:
 8006058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800605a:	bf00      	nop
 800605c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605e:	bc08      	pop	{r3}
 8006060:	469e      	mov	lr, r3
 8006062:	4770      	bx	lr
