#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 17 02:53:05 2022
# Process ID: 14536
# Current directory: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15640 C:\Users\LAPTOP HP\Documents\Tec\DLogico\Proyecto3\Proyecto-3-DL\ProyectoFinal\ProyectoFinal.xpr
# Log file: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/vivado.log
# Journal file: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 675.977 ; gain = 71.258
update_compile_order -fileset sources_1
create_project project_6 {C:/Users/LAPTOP HP/Downloads/project_6} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 783.965 ; gain = 26.871
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new
file mkdir {C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new}
close [ open {C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new/prueba.v} w ]
add_files {{C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/sources_1/new/prueba.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1/new
file mkdir C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1
file mkdir {C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1/new}
close [ open {C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1/new/leds.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/LAPTOP HP/Downloads/project_6/project_6.srcs/constrs_1/new/leds.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 17 03:08:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/LAPTOP HP/Downloads/project_6/project_6.runs/synth_1/runme.log
[Thu Nov 17 03:08:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/LAPTOP HP/Downloads/project_6/project_6.runs/impl_1/runme.log
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 17 03:21:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.runs/synth_1/runme.log
[Thu Nov 17 03:21:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF71DA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1760.121 ; gain = 735.246
set_property PROGRAM.FILE {C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 17 03:27:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.runs/synth_1/runme.log
[Thu Nov 17 03:27:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/ProyectoFinal/ProyectoFinal.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 03:31:33 2022...
