library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ControllerLC is
	
	port (
			 clk      : in std_logic;
			 rst      : in std_logic;
			 statesOp : in std_logic_vector(7 downto 0);
	);
	
end ControllerLC;

architecture behave of ControllerLC is
	
	