Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jul 31 10:58:31 2020
| Host         : black-computer running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file test_fun_gen_control_sets_placed.rpt
| Design       : test_fun_gen
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             335 |          112 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  mmcm_clk_BUFG | test_vals0/incr_div/E[0]    |                                                  |                1 |              4 |         4.00 |
|  mmcm_clk_BUFG |                             | fun0/sample_rate/count_out_sig[13]_i_1__0_n_0    |                4 |              6 |         1.50 |
|  mmcm_clk_BUFG |                             | test_vals0/incr_div/count_out_sig[28]_i_1__0_n_0 |                4 |             12 |         3.00 |
|  mmcm_clk_BUFG | fun0/sample_rate/sample_en  | fun0/filter/gen_middle[10].middle_reg/reg2/SR[0] |               12 |             14 |         1.17 |
|  mmcm_clk_BUFG | test_vals0/incr_div/en_next | test_vals0/reg0/reg_state[31]_i_1_n_0            |                7 |             27 |         3.86 |
|  mmcm_clk_BUFG |                             |                                                  |               14 |             37 |         2.64 |
|  mmcm_clk_BUFG |                             | fun0/filter/gen_middle[10].middle_reg/reg2/SR[0] |              104 |            317 |         3.05 |
+----------------+-----------------------------+--------------------------------------------------+------------------+----------------+--------------+


