// Seed: 4217250483
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    output tri id_6,
    input tri id_7,
    output supply1 id_8,
    input wire id_9,
    input wand id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri id_13,
    input supply1 id_14,
    input tri1 id_15
);
  wire id_17;
  parameter id_18 = 1'd0;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output logic id_3,
    output wor id_4,
    output tri id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    output wire id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    output wand id_17
);
  always id_3 = id_0 == id_6;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_4,
      id_13,
      id_16,
      id_4,
      id_14,
      id_11,
      id_16,
      id_2,
      id_4,
      id_15,
      id_2,
      id_0,
      id_8
  );
  assign id_17 = -1;
  wire id_19;
endmodule
