# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_axi_gpio_0_0/sim/micro_mcu_axi_gpio_0_0.vhd" \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_rst_ps7_0_50M_0/sim/micro_mcu_rst_ps7_0_50M_0.vhd" \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_axi_bram_ctrl_0_1/sim/micro_mcu_axi_bram_ctrl_0_1.vhd" \

# Do not sort compile order
nosort
