Oh no...

Cycle: 13
MARS instruction number: 14	Instruction: srl $9,$9,0
Expected:	Register Write to Reg: 0x09 Val: 0x0000FFFF
Got     :	Register Write to Reg: 0x09 Val: 0x00000000
Incorrect write

Cycle: 15
MARS instruction number: 16	Instruction: srl $9,$9,4
Expected:	Register Write to Reg: 0x09 Val: 0x0000003F
Got     :	Register Write to Reg: 0x09 Val: 0x00000000
Incorrect write

Cycle: 17
MARS instruction number: 18	Instruction: srl $9,$9,6
Expected:	Register Write to Reg: 0x09 Val: 0x00000004
Got     :	Register Write to Reg: 0x09 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


