{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 16:06:29 2019 " "Info: Processing started: Mon Sep 30 16:06:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fin " "Info: Assuming node \"fin\" is an undefined clock" {  } { { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fDIV27M:inst\|fout " "Info: Detected ripple clock \"fDIV27M:inst\|fout\" as buffer" {  } { { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fDIV27M:inst\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fin register fDIV27M:inst\|count\[16\] register fDIV27M:inst\|fout 212.13 MHz 4.714 ns Internal " "Info: Clock \"fin\" has Internal fmax of 212.13 MHz between source register \"fDIV27M:inst\|count\[16\]\" and destination register \"fDIV27M:inst\|fout\" (period= 4.714 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.846 ns + Longest register register " "Info: + Longest register to register delay is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fDIV27M:inst\|count\[16\] 1 REG LCFF_X62_Y32_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y32_N1; Fanout = 6; REG Node = 'fDIV27M:inst\|count\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fDIV27M:inst|count[16] } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.275 ns) 1.090 ns fDIV27M:inst\|LessThan1~0 2 COMB LCCOMB_X61_Y33_N4 1 " "Info: 2: + IC(0.815 ns) + CELL(0.275 ns) = 1.090 ns; Loc. = LCCOMB_X61_Y33_N4; Fanout = 1; COMB Node = 'fDIV27M:inst\|LessThan1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { fDIV27M:inst|count[16] fDIV27M:inst|LessThan1~0 } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 1.616 ns fDIV27M:inst\|LessThan1~1 3 COMB LCCOMB_X61_Y33_N8 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 1.616 ns; Loc. = LCCOMB_X61_Y33_N8; Fanout = 1; COMB Node = 'fDIV27M:inst\|LessThan1~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { fDIV27M:inst|LessThan1~0 fDIV27M:inst|LessThan1~1 } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 2.142 ns fDIV27M:inst\|LessThan1~9 4 COMB LCCOMB_X61_Y33_N0 1 " "Info: 4: + IC(0.251 ns) + CELL(0.275 ns) = 2.142 ns; Loc. = LCCOMB_X61_Y33_N0; Fanout = 1; COMB Node = 'fDIV27M:inst\|LessThan1~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { fDIV27M:inst|LessThan1~1 fDIV27M:inst|LessThan1~9 } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.371 ns) 2.762 ns fDIV27M:inst\|LessThan1~11 5 COMB LCCOMB_X61_Y33_N10 1 " "Info: 5: + IC(0.249 ns) + CELL(0.371 ns) = 2.762 ns; Loc. = LCCOMB_X61_Y33_N10; Fanout = 1; COMB Node = 'fDIV27M:inst\|LessThan1~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { fDIV27M:inst|LessThan1~9 fDIV27M:inst|LessThan1~11 } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.846 ns fDIV27M:inst\|fout 6 REG LCFF_X61_Y33_N11 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.846 ns; Loc. = LCFF_X61_Y33_N11; Fanout = 1; REG Node = 'fDIV27M:inst\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fDIV27M:inst|LessThan1~11 fDIV27M:inst|fout } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 44.98 % ) " "Info: Total cell delay = 1.280 ns ( 44.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 55.02 % ) " "Info: Total interconnect delay = 1.566 ns ( 55.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { fDIV27M:inst|count[16] fDIV27M:inst|LessThan1~0 fDIV27M:inst|LessThan1~1 fDIV27M:inst|LessThan1~9 fDIV27M:inst|LessThan1~11 fDIV27M:inst|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { fDIV27M:inst|count[16] {} fDIV27M:inst|LessThan1~0 {} fDIV27M:inst|LessThan1~1 {} fDIV27M:inst|LessThan1~9 {} fDIV27M:inst|LessThan1~11 {} fDIV27M:inst|fout {} } { 0.000ns 0.815ns 0.251ns 0.251ns 0.249ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.703 ns - Smallest " "Info: - Smallest clock skew is 0.703 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 3.353 ns + Shortest register " "Info: + Shortest clock path from clock \"fin\" to destination register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns fin 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'fin'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.537 ns) 3.353 ns fDIV27M:inst\|fout 2 REG LCFF_X61_Y33_N11 1 " "Info: 2: + IC(1.837 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X61_Y33_N11; Fanout = 1; REG Node = 'fDIV27M:inst\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { fin fDIV27M:inst|fout } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 45.21 % ) " "Info: Total cell delay = 1.516 ns ( 45.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.837 ns ( 54.79 % ) " "Info: Total interconnect delay = 1.837 ns ( 54.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { fin fDIV27M:inst|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { fin {} fin~combout {} fDIV27M:inst|fout {} } { 0.000ns 0.000ns 1.837ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin source 2.650 ns - Longest register " "Info: - Longest clock path from clock \"fin\" to source register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns fin 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'fin'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns fin~clkctrl 2 COMB CLKCTRL_G11 32 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'fin~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { fin fin~clkctrl } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.650 ns fDIV27M:inst\|count\[16\] 3 REG LCFF_X62_Y32_N1 6 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X62_Y32_N1; Fanout = 6; REG Node = 'fDIV27M:inst\|count\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { fin~clkctrl fDIV27M:inst|count[16] } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.21 % ) " "Info: Total cell delay = 1.516 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { fin fin~clkctrl fDIV27M:inst|count[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { fin {} fin~combout {} fin~clkctrl {} fDIV27M:inst|count[16] {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { fin fDIV27M:inst|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { fin {} fin~combout {} fDIV27M:inst|fout {} } { 0.000ns 0.000ns 1.837ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { fin fin~clkctrl fDIV27M:inst|count[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { fin {} fin~combout {} fin~clkctrl {} fDIV27M:inst|count[16] {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 8 -1 0 } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { fDIV27M:inst|count[16] fDIV27M:inst|LessThan1~0 fDIV27M:inst|LessThan1~1 fDIV27M:inst|LessThan1~9 fDIV27M:inst|LessThan1~11 fDIV27M:inst|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { fDIV27M:inst|count[16] {} fDIV27M:inst|LessThan1~0 {} fDIV27M:inst|LessThan1~1 {} fDIV27M:inst|LessThan1~9 {} fDIV27M:inst|LessThan1~11 {} fDIV27M:inst|fout {} } { 0.000ns 0.815ns 0.251ns 0.251ns 0.249ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.371ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { fin fDIV27M:inst|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { fin {} fin~combout {} fDIV27M:inst|fout {} } { 0.000ns 0.000ns 1.837ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { fin fin~clkctrl fDIV27M:inst|count[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { fin {} fin~combout {} fin~clkctrl {} fDIV27M:inst|count[16] {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fDIV27M:inst\|count\[17\] sel\[1\] fin 2.768 ns register " "Info: tsu for register \"fDIV27M:inst\|count\[17\]\" (data pin = \"sel\[1\]\", clock pin = \"fin\") is 2.768 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.454 ns + Longest pin register " "Info: + Longest pin to register delay is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[1\] 1 PIN PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'sel\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 144 -24 144 160 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.438 ns) 3.109 ns fDIV27M:inst\|LessThan0~9 2 COMB LCCOMB_X63_Y33_N8 1 " "Info: 2: + IC(1.672 ns) + CELL(0.438 ns) = 3.109 ns; Loc. = LCCOMB_X63_Y33_N8; Fanout = 1; COMB Node = 'fDIV27M:inst\|LessThan0~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { sel[1] fDIV27M:inst|LessThan0~9 } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.150 ns) 3.919 ns fDIV27M:inst\|LessThan0~10 3 COMB LCCOMB_X61_Y33_N26 1 " "Info: 3: + IC(0.660 ns) + CELL(0.150 ns) = 3.919 ns; Loc. = LCCOMB_X61_Y33_N26; Fanout = 1; COMB Node = 'fDIV27M:inst\|LessThan0~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { fDIV27M:inst|LessThan0~9 fDIV27M:inst|LessThan0~10 } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.316 ns fDIV27M:inst\|LessThan0~11 4 COMB LCCOMB_X61_Y33_N16 32 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.316 ns; Loc. = LCCOMB_X61_Y33_N16; Fanout = 32; COMB Node = 'fDIV27M:inst\|LessThan0~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { fDIV27M:inst|LessThan0~10 fDIV27M:inst|LessThan0~11 } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.510 ns) 5.454 ns fDIV27M:inst\|count\[17\] 5 REG LCFF_X62_Y32_N3 4 " "Info: 5: + IC(0.628 ns) + CELL(0.510 ns) = 5.454 ns; Loc. = LCFF_X62_Y32_N3; Fanout = 4; REG Node = 'fDIV27M:inst\|count\[17\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { fDIV27M:inst|LessThan0~11 fDIV27M:inst|count[17] } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 41.20 % ) " "Info: Total cell delay = 2.247 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.207 ns ( 58.80 % ) " "Info: Total interconnect delay = 3.207 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { sel[1] fDIV27M:inst|LessThan0~9 fDIV27M:inst|LessThan0~10 fDIV27M:inst|LessThan0~11 fDIV27M:inst|count[17] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { sel[1] {} sel[1]~combout {} fDIV27M:inst|LessThan0~9 {} fDIV27M:inst|LessThan0~10 {} fDIV27M:inst|LessThan0~11 {} fDIV27M:inst|count[17] {} } { 0.000ns 0.000ns 1.672ns 0.660ns 0.247ns 0.628ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"fin\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns fin 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'fin'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns fin~clkctrl 2 COMB CLKCTRL_G11 32 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'fin~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { fin fin~clkctrl } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.650 ns fDIV27M:inst\|count\[17\] 3 REG LCFF_X62_Y32_N3 4 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X62_Y32_N3; Fanout = 4; REG Node = 'fDIV27M:inst\|count\[17\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { fin~clkctrl fDIV27M:inst|count[17] } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.21 % ) " "Info: Total cell delay = 1.516 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { fin fin~clkctrl fDIV27M:inst|count[17] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { fin {} fin~combout {} fin~clkctrl {} fDIV27M:inst|count[17] {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { sel[1] fDIV27M:inst|LessThan0~9 fDIV27M:inst|LessThan0~10 fDIV27M:inst|LessThan0~11 fDIV27M:inst|count[17] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { sel[1] {} sel[1]~combout {} fDIV27M:inst|LessThan0~9 {} fDIV27M:inst|LessThan0~10 {} fDIV27M:inst|LessThan0~11 {} fDIV27M:inst|count[17] {} } { 0.000ns 0.000ns 1.672ns 0.660ns 0.247ns 0.628ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { fin fin~clkctrl fDIV27M:inst|count[17] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { fin {} fin~combout {} fin~clkctrl {} fDIV27M:inst|count[17] {} } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fin A stepMotorctr:inst2\|cs.100 11.306 ns register " "Info: tco from clock \"fin\" to destination pin \"A\" through register \"stepMotorctr:inst2\|cs.100\" is 11.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin source 6.738 ns + Longest register " "Info: + Longest clock path from clock \"fin\" to source register is 6.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns fin 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'fin'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.787 ns) 3.603 ns fDIV27M:inst\|fout 2 REG LCFF_X61_Y33_N11 1 " "Info: 2: + IC(1.837 ns) + CELL(0.787 ns) = 3.603 ns; Loc. = LCFF_X61_Y33_N11; Fanout = 1; REG Node = 'fDIV27M:inst\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { fin fDIV27M:inst|fout } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.175 ns fDIV27M:inst\|fout~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(1.572 ns) + CELL(0.000 ns) = 5.175 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'fDIV27M:inst\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { fDIV27M:inst|fout fDIV27M:inst|fout~clkctrl } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.738 ns stepMotorctr:inst2\|cs.100 4 REG LCFF_X64_Y30_N25 4 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.738 ns; Loc. = LCFF_X64_Y30_N25; Fanout = 4; REG Node = 'stepMotorctr:inst2\|cs.100'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { fDIV27M:inst|fout~clkctrl stepMotorctr:inst2|cs.100 } "NODE_NAME" } } { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 34.18 % ) " "Info: Total cell delay = 2.303 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.435 ns ( 65.82 % ) " "Info: Total interconnect delay = 4.435 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { fin fDIV27M:inst|fout fDIV27M:inst|fout~clkctrl stepMotorctr:inst2|cs.100 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { fin {} fin~combout {} fDIV27M:inst|fout {} fDIV27M:inst|fout~clkctrl {} stepMotorctr:inst2|cs.100 {} } { 0.000ns 0.000ns 1.837ns 1.572ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.318 ns + Longest register pin " "Info: + Longest register to pin delay is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepMotorctr:inst2\|cs.100 1 REG LCFF_X64_Y30_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N25; Fanout = 4; REG Node = 'stepMotorctr:inst2\|cs.100'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepMotorctr:inst2|cs.100 } "NODE_NAME" } } { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.420 ns) 0.922 ns stepMotorctr:inst2\|smctr\[0\] 2 COMB LCCOMB_X64_Y30_N22 1 " "Info: 2: + IC(0.502 ns) + CELL(0.420 ns) = 0.922 ns; Loc. = LCCOMB_X64_Y30_N22; Fanout = 1; COMB Node = 'stepMotorctr:inst2\|smctr\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { stepMotorctr:inst2|cs.100 stepMotorctr:inst2|smctr[0] } "NODE_NAME" } } { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(2.662 ns) 4.318 ns A 3 PIN PIN_E26 0 " "Info: 3: + IC(0.734 ns) + CELL(2.662 ns) = 4.318 ns; Loc. = PIN_E26; Fanout = 0; PIN Node = 'A'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { stepMotorctr:inst2|smctr[0] A } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 136 792 968 152 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.082 ns ( 71.38 % ) " "Info: Total cell delay = 3.082 ns ( 71.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 28.62 % ) " "Info: Total interconnect delay = 1.236 ns ( 28.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { stepMotorctr:inst2|cs.100 stepMotorctr:inst2|smctr[0] A } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { stepMotorctr:inst2|cs.100 {} stepMotorctr:inst2|smctr[0] {} A {} } { 0.000ns 0.502ns 0.734ns } { 0.000ns 0.420ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { fin fDIV27M:inst|fout fDIV27M:inst|fout~clkctrl stepMotorctr:inst2|cs.100 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { fin {} fin~combout {} fDIV27M:inst|fout {} fDIV27M:inst|fout~clkctrl {} stepMotorctr:inst2|cs.100 {} } { 0.000ns 0.000ns 1.837ns 1.572ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { stepMotorctr:inst2|cs.100 stepMotorctr:inst2|smctr[0] A } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { stepMotorctr:inst2|cs.100 {} stepMotorctr:inst2|smctr[0] {} A {} } { 0.000ns 0.502ns 0.734ns } { 0.000ns 0.420ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stepMotorctr:inst2\|cs.011 dir fin 4.208 ns register " "Info: th for register \"stepMotorctr:inst2\|cs.011\" (data pin = \"dir\", clock pin = \"fin\") is 4.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 6.738 ns + Longest register " "Info: + Longest clock path from clock \"fin\" to destination register is 6.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns fin 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'fin'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 112 128 296 128 "fin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.787 ns) 3.603 ns fDIV27M:inst\|fout 2 REG LCFF_X61_Y33_N11 1 " "Info: 2: + IC(1.837 ns) + CELL(0.787 ns) = 3.603 ns; Loc. = LCFF_X61_Y33_N11; Fanout = 1; REG Node = 'fDIV27M:inst\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { fin fDIV27M:inst|fout } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.175 ns fDIV27M:inst\|fout~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(1.572 ns) + CELL(0.000 ns) = 5.175 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'fDIV27M:inst\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { fDIV27M:inst|fout fDIV27M:inst|fout~clkctrl } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/fDIV27M.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.738 ns stepMotorctr:inst2\|cs.011 4 REG LCFF_X64_Y30_N11 4 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.738 ns; Loc. = LCFF_X64_Y30_N11; Fanout = 4; REG Node = 'stepMotorctr:inst2\|cs.011'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { fDIV27M:inst|fout~clkctrl stepMotorctr:inst2|cs.011 } "NODE_NAME" } } { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 34.18 % ) " "Info: Total cell delay = 2.303 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.435 ns ( 65.82 % ) " "Info: Total interconnect delay = 4.435 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { fin fDIV27M:inst|fout fDIV27M:inst|fout~clkctrl stepMotorctr:inst2|cs.011 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { fin {} fin~combout {} fDIV27M:inst|fout {} fDIV27M:inst|fout~clkctrl {} stepMotorctr:inst2|cs.011 {} } { 0.000ns 0.000ns 1.837ns 1.572ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.796 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dir 1 PIN PIN_P25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; PIN Node = 'dir'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "hw2.bdf" "" { Schematic "C:/Users/mings/Desktop/Exp3/hw2/hw2.bdf" { { 64 264 432 80 "dir" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.275 ns) 2.712 ns stepMotorctr:inst2\|ns.011~0 2 COMB LCCOMB_X64_Y30_N10 1 " "Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.712 ns; Loc. = LCCOMB_X64_Y30_N10; Fanout = 1; COMB Node = 'stepMotorctr:inst2\|ns.011~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { dir stepMotorctr:inst2|ns.011~0 } "NODE_NAME" } } { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.796 ns stepMotorctr:inst2\|cs.011 3 REG LCFF_X64_Y30_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.796 ns; Loc. = LCFF_X64_Y30_N11; Fanout = 4; REG Node = 'stepMotorctr:inst2\|cs.011'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { stepMotorctr:inst2|ns.011~0 stepMotorctr:inst2|cs.011 } "NODE_NAME" } } { "stepMotorctr.v" "" { Text "C:/Users/mings/Desktop/Exp3/hw2/stepMotorctr.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 48.57 % ) " "Info: Total cell delay = 1.358 ns ( 48.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 51.43 % ) " "Info: Total interconnect delay = 1.438 ns ( 51.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { dir stepMotorctr:inst2|ns.011~0 stepMotorctr:inst2|cs.011 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { dir {} dir~combout {} stepMotorctr:inst2|ns.011~0 {} stepMotorctr:inst2|cs.011 {} } { 0.000ns 0.000ns 1.438ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { fin fDIV27M:inst|fout fDIV27M:inst|fout~clkctrl stepMotorctr:inst2|cs.011 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { fin {} fin~combout {} fDIV27M:inst|fout {} fDIV27M:inst|fout~clkctrl {} stepMotorctr:inst2|cs.011 {} } { 0.000ns 0.000ns 1.837ns 1.572ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { dir stepMotorctr:inst2|ns.011~0 stepMotorctr:inst2|cs.011 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { dir {} dir~combout {} stepMotorctr:inst2|ns.011~0 {} stepMotorctr:inst2|cs.011 {} } { 0.000ns 0.000ns 1.438ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 16:06:29 2019 " "Info: Processing ended: Mon Sep 30 16:06:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
