 drivers/net/ethernet/intel/igb/e1000_defines.h |  4 ++++
 drivers/net/ethernet/intel/igb/e1000_phy.c     | 29 ++++++++++++++++++++++++++
 2 files changed, 33 insertions(+)

diff --git a/drivers/net/ethernet/intel/igb/e1000_defines.h b/drivers/net/ethernet/intel/igb/e1000_defines.h
index 05ed870..3209f92
--- a/drivers/net/ethernet/intel/igb/e1000_defines.h
+++ b/drivers/net/ethernet/intel/igb/e1000_defines.h
@@ -626,6 +626,10 @@
 #define E1000_M88E1512_CFG_REG_2		0x0011
 #define E1000_M88E1512_CFG_REG_3		0x0007
 #define E1000_M88E1512_MODE			0x0014
+#define E1000_M88E1512_LED_FUNCTION_CTRL_REG    0x10    /* Page 3, Reg 16.    PEGA Add */
+#define E1000_M88E1512_LED_POLARITY_CTRL_REG    0x11    /* Page 3, Reg 17.    PEGA Add */
+#define E1000_M88E1512_LED_TIMER_CTRL_REG       0x12    /* Page 3, Reg 18.    PEGA Add */
+
 
 /* PCI Express Control */
 #define E1000_GCR_CMPL_TMOUT_MASK       0x0000F000
diff --git a/drivers/net/ethernet/intel/igb/e1000_phy.c b/drivers/net/ethernet/intel/igb/e1000_phy.c
index 38034d1..77a93a6
--- a/drivers/net/ethernet/intel/igb/e1000_phy.c
+++ b/drivers/net/ethernet/intel/igb/e1000_phy.c
@@ -2222,6 +2222,35 @@ s32 igb_initialize_M88E1512_phy(struct e1000_hw *hw)
 	struct e1000_phy_info *phy = &hw->phy;
 	s32 ret_val = 0;
 
+    /* 20201230 PEGA Add below to initialize OOB PHY LED */
+    u16 mii_reg = 0;
+    ret_val = phy->ops.write_reg(hw, E1000_M88E1543_PAGE_ADDR, 0x3);
+    if (ret_val)
+        goto out;
+
+    hw->phy.ops.read_reg(hw, E1000_M88E1512_LED_FUNCTION_CTRL_REG, &mii_reg);
+    mii_reg=(mii_reg & 0xFFF0) | 0x0007;  /* =0x1017 */
+    ret_val = phy->ops.write_reg(hw, E1000_M88E1512_LED_FUNCTION_CTRL_REG, mii_reg);
+    if (ret_val)
+        goto out;
+
+    hw->phy.ops.read_reg(hw, E1000_M88E1512_LED_TIMER_CTRL_REG, &mii_reg);
+    mii_reg=(mii_reg & 0xFF7F) | 0x0080;  /* =0x4985 */
+    ret_val = phy->ops.write_reg(hw, E1000_M88E1512_LED_TIMER_CTRL_REG, mii_reg);
+    if (ret_val)
+        goto out;
+
+    hw->phy.ops.read_reg(hw, E1000_M88E1512_LED_POLARITY_CTRL_REG, &mii_reg);
+    mii_reg=(mii_reg & 0xFFFC) | 0x0001;  /* =0x4401 */
+    ret_val = phy->ops.write_reg(hw, E1000_M88E1512_LED_POLARITY_CTRL_REG, mii_reg);
+    if (ret_val)
+        goto out;
+
+    ret_val = phy->ops.write_reg(hw, E1000_M88E1543_PAGE_ADDR, 0x0);
+    if (ret_val)
+        goto out;
+    /* PEGA Add End */
+
 	/* Switch to PHY page 0xFF. */
 	ret_val = phy->ops.write_reg(hw, E1000_M88E1543_PAGE_ADDR, 0x00FF);
 	if (ret_val)
 
