// Seed: 4202250248
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9,
    input uwire id_10,
    output tri id_11,
    input tri1 id_12,
    output wand id_13,
    input supply1 id_14
);
  wire id_16;
  module_0(
      id_16, id_16
  ); id_17(
      .id_0(1), .id_1(id_11 - 1), .id_2(id_0)
  );
  wire id_18;
  assign id_9 = ~id_4.id_7;
endmodule
