<stg><name>mmult</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln20"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 256, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:10 %store_ln45 = store i7 0, i7 %loc

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %store_ln45 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %store_ln45 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln107 = br void %for.body43

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body43:0 %first_iter_0 = phi i1 0, void %new.latch.for.body43.split, i1 1, void %entry

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body43:1 %loc_1 = load i7 %loc

]]></Node>
<StgValue><ssdm name="loc_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body43:2 %icmp_ln107 = icmp_eq  i7 %loc_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body43:3 %add_ln107 = add i7 %loc_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body43:4 %br_ln107 = br i1 %icmp_ln107, void %new.body.for.body43, void %for.end55

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.for.body43:3 %br_ln107 = br i1 %first_iter_0, void %for.body43.split, void %for.first.iter.for.body43

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body43.split:29 %icmp_ln107_1 = icmp_eq  i7 %add_ln107, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln107_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body43.split:30 %br_ln107 = br i1 %icmp_ln107_1, void %new.latch.for.body43.split, void %last.iter.for.body43.split

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body43.split:0 %store_ln45 = store i7 %add_ln107, i7 %loc

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body43.split:3 %br_ln107 = br void %for.body43

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
new.body.for.body43:0 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="62">
<![CDATA[
new.body.for.body43:1 %sext_ln107 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
new.body.for.body43:2 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln107

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.body43:0 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.body43:1 %br_ln107 = br void %for.body43.split

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body43.split:0 %j_load = load i32 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body43.split:1 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body43.split:5 %icmp_ln109 = icmp_eq  i32 %j_load, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body43.split:6 %add_ln109 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body43.split:7 %j_1 = select i1 %icmp_ln109, i32 0, i32 %j_load

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32">
<![CDATA[
for.body43.split:8 %trunc_ln109 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body43.split:9 %i_1 = select i1 %icmp_ln109, i32 %add_ln109, i32 %i_load

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32">
<![CDATA[
for.body43.split:10 %trunc_ln45 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="15" op_3_bw="4" op_4_bw="15" op_5_bw="4" op_6_bw="15" op_7_bw="4" op_8_bw="15" op_9_bw="4" op_10_bw="15" op_11_bw="4" op_12_bw="15" op_13_bw="4" op_14_bw="15" op_15_bw="4" op_16_bw="15" op_17_bw="4" op_18_bw="15" op_19_bw="4" op_20_bw="15" op_21_bw="15" op_22_bw="4">
<![CDATA[
for.body43.split:11 %zext_ln110_cast = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 8604, i4 1, i15 1277, i4 2, i15 4279, i4 3, i15 18737, i4 4, i15 13366, i4 5, i15 16467, i4 6, i15 1121, i4 7, i15 13779, i4 8, i15 1195, i4 9, i15 2128, i15 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="zext_ln110_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="15">
<![CDATA[
for.body43.split:12 %zext_ln110 = zext i15 %zext_ln110_cast

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="15" op_3_bw="4" op_4_bw="15" op_5_bw="4" op_6_bw="15" op_7_bw="4" op_8_bw="15" op_9_bw="4" op_10_bw="15" op_11_bw="4" op_12_bw="15" op_13_bw="4" op_14_bw="15" op_15_bw="4" op_16_bw="15" op_17_bw="4" op_18_bw="15" op_19_bw="4" op_20_bw="15" op_21_bw="15" op_22_bw="4">
<![CDATA[
for.body43.split:13 %tmp_1 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 7033, i4 1, i15 31977, i4 2, i15 4959, i4 3, i15 7424, i4 4, i15 3801, i4 5, i15 4268, i4 6, i15 31843, i4 7, i15 32557, i4 8, i15 24849, i4 9, i15 23026, i15 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="15">
<![CDATA[
for.body43.split:14 %sext_ln110 = sext i15 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="15" op_3_bw="4" op_4_bw="15" op_5_bw="4" op_6_bw="15" op_7_bw="4" op_8_bw="15" op_9_bw="4" op_10_bw="15" op_11_bw="4" op_12_bw="15" op_13_bw="4" op_14_bw="15" op_15_bw="4" op_16_bw="15" op_17_bw="4" op_18_bw="15" op_19_bw="4" op_20_bw="15" op_21_bw="15" op_22_bw="4">
<![CDATA[
for.body43.split:15 %tmp_2 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 15848, i4 1, i15 22592, i4 2, i15 1829, i4 3, i15 171, i4 4, i15 28443, i4 5, i15 7077, i4 6, i15 25339, i4 7, i15 15520, i4 8, i15 2124, i4 9, i15 10491, i15 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="15">
<![CDATA[
for.body43.split:16 %sext_ln110_1 = sext i15 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln110_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
for.body43.split:17 %tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 56633, i4 1, i16 5671, i4 2, i16 10987, i4 3, i16 14277, i4 4, i16 10239, i4 5, i16 6710, i4 6, i16 114, i4 7, i16 61225, i4 8, i16 13703, i4 9, i16 24728, i16 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
for.body43.split:18 %tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 20271, i4 1, i16 3044, i4 2, i16 26387, i4 3, i16 5047, i4 4, i16 65315, i4 5, i16 63118, i4 6, i16 41327, i4 7, i16 63246, i4 8, i16 2622, i4 9, i16 65366, i16 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
for.body43.split:19 %tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 50890, i4 1, i16 6241, i4 2, i16 56465, i4 3, i16 8160, i4 4, i16 13216, i4 5, i16 11488, i4 6, i16 4396, i4 7, i16 7677, i4 8, i16 16397, i4 9, i16 17131, i16 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
for.body43.split:20 %tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 5115, i4 1, i16 5679, i4 2, i16 18920, i4 3, i16 5048, i4 4, i16 1088, i4 5, i16 65511, i4 6, i16 55364, i4 7, i16 63725, i4 8, i16 2559, i4 9, i16 3606, i16 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="15" op_3_bw="4" op_4_bw="15" op_5_bw="4" op_6_bw="15" op_7_bw="4" op_8_bw="15" op_9_bw="4" op_10_bw="15" op_11_bw="4" op_12_bw="15" op_13_bw="4" op_14_bw="15" op_15_bw="4" op_16_bw="15" op_17_bw="4" op_18_bw="15" op_19_bw="4" op_20_bw="15" op_21_bw="15" op_22_bw="4">
<![CDATA[
for.body43.split:21 %tmp_7 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 27783, i4 1, i15 29490, i4 2, i15 27806, i4 3, i15 31330, i4 4, i15 3445, i4 5, i15 1770, i4 6, i15 8193, i4 7, i15 30487, i4 8, i15 4369, i4 9, i15 8555, i15 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="15">
<![CDATA[
for.body43.split:22 %sext_ln110_2 = sext i15 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln110_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
for.body43.split:23 %tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 51657, i4 1, i16 12625, i4 2, i16 57458, i4 3, i16 8290, i4 4, i16 58862, i4 5, i16 53609, i4 6, i16 63539, i4 7, i16 21586, i4 8, i16 20598, i4 9, i16 13607, i16 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
for.body43.split:24 %tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 13502, i4 1, i16 47876, i4 2, i16 56896, i4 3, i16 49091, i4 4, i16 5552, i4 5, i16 14478, i4 6, i16 2676, i4 7, i16 54728, i4 8, i16 50690, i4 9, i16 56539, i16 0, i4 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
for.body43.split:25 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 %zext_ln110, i4 1, i16 %sext_ln110, i4 2, i16 %sext_ln110_1, i4 3, i16 %tmp_3, i4 4, i16 %tmp_4, i4 5, i16 %tmp_5, i4 6, i16 %tmp_6, i4 7, i16 %sext_ln110_2, i4 8, i16 %tmp_8, i4 9, i16 %tmp_9, i16 0, i4 %trunc_ln45

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body43.split:28 %j_2 = add i32 %j_1, i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body43.split:1 %store_ln45 = store i32 %i_1, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body43.split:2 %store_ln45 = store i32 %j_2, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body43.split:2 %specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln108"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body43.split:3 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body43.split:4 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="16">
<![CDATA[
for.body43.split:26 %sext_ln110_3 = sext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln110_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.body43.split:27 %write_ln110 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sext_ln110_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln110"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.body43.split:0 %empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.body43.split:0 %empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.body43.split:0 %empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.body43.split:0 %empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.body43.split:0 %empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body43.split:1 %br_ln107 = br void %new.latch.for.body43.split

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.end55:0 %ret_ln112 = ret

]]></Node>
<StgValue><ssdm name="ret_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
