// Seed: 579612232
module module_0 #(
    parameter id_7 = 32'd72
) (
    input uwire id_0
);
  logic id_2;
  assign id_2 = id_0;
  logic id_3;
  wire  id_4;
  ;
  logic id_5 = id_2;
  logic id_6;
  assign id_6 = 1;
  parameter id_7 = 1;
  assign id_2[!id_7] = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd94,
    parameter id_4 = 32'd30
) (
    input uwire id_0,
    output tri1 id_1,
    input wire _id_2[id_2 : id_4],
    input wor id_3,
    output supply0 _id_4
);
  wire ["" : id_2] id_6;
  buf primCall (id_1, id_0);
  module_0 modCall_1 (id_3);
  parameter id_7 = -1'd0;
endmodule
