(edif sm_4_7
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 11 1 18 49 5)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure sm_4_7.ngc sm_4_7.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library sm_4_7_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell sm_4_7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port RSTn
              (direction INPUT)
            )
            (port start
              (direction INPUT)
            )
            (port done
              (direction OUTPUT)
            )
            (port e
              (direction OUTPUT)
            )
            (port (array (rename iA "iA<3:0>") 4)
              (direction INPUT))
            (port (array (rename iB "iB<3:0>") 4)
              (direction INPUT))
            (designator "xc6slx4-2-tqg144")
            (property TYPE (string "sm_4_7") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:iA<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:iB<3:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "sm_4_7_sm_4_7") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_stateCurrent_1 "Inst_fsm/stateCurrent_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_stateCurrent_0 "Inst_fsm/stateCurrent_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename RSTn_IBUF_renamed_0 "RSTn_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename start_IBUF_renamed_1 "start_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename done_OBUF_renamed_2 "done_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance e_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_equl_renamed_3 "Inst_fsm/equl")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_stateNext_0 "Inst_fsm/stateNext_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_stateNext_1 "Inst_fsm/stateNext_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_equl_rstpot_renamed_4 "Inst_fsm/equl_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4ECC") (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_stateNext_0_rstpot_renamed_5 "Inst_fsm/stateNext_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CC0A") (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_stateNext_1_rstpot_renamed_6 "Inst_fsm/stateNext_1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename CLK_BUFGP_renamed_7 "CLK_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_fsm_RSTn_inv1_INV_0 "Inst_fsm/RSTn_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLK_BUFGP
              (joined
                (portRef C (instanceRef Inst_fsm_stateCurrent_0))
                (portRef C (instanceRef Inst_fsm_stateCurrent_1))
                (portRef C (instanceRef Inst_fsm_equl_renamed_3))
                (portRef C (instanceRef Inst_fsm_stateNext_0))
                (portRef C (instanceRef Inst_fsm_stateNext_1))
                (portRef O (instanceRef CLK_BUFGP_renamed_7))
              )
            )
            (net RSTn_IBUF
              (joined
                (portRef O (instanceRef RSTn_IBUF_renamed_0))
                (portRef I (instanceRef Inst_fsm_RSTn_inv1_INV_0))
                (portRef I0 (instanceRef Inst_fsm_equl_rstpot_renamed_4))
              )
            )
            (net start_IBUF
              (joined
                (portRef O (instanceRef start_IBUF_renamed_1))
                (portRef I0 (instanceRef Inst_fsm_stateNext_0_rstpot_renamed_5))
              )
            )
            (net (rename Inst_fsm_equl "Inst_fsm/equl")
              (joined
                (portRef I (instanceRef e_OBUF))
                (portRef Q (instanceRef Inst_fsm_equl_renamed_3))
                (portRef I1 (instanceRef Inst_fsm_equl_rstpot_renamed_4))
              )
            )
            (net done_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef done_OBUF_renamed_2))
              )
            )
            (net (rename Inst_fsm_RSTn_inv "Inst_fsm/RSTn_inv")
              (joined
                (portRef R (instanceRef Inst_fsm_stateCurrent_0))
                (portRef R (instanceRef Inst_fsm_stateCurrent_1))
                (portRef R (instanceRef Inst_fsm_stateNext_0))
                (portRef R (instanceRef Inst_fsm_stateNext_1))
                (portRef O (instanceRef Inst_fsm_RSTn_inv1_INV_0))
              )
            )
            (net (rename Inst_fsm_stateNext_0_ "Inst_fsm/stateNext<0>")
              (joined
                (portRef D (instanceRef Inst_fsm_stateCurrent_0))
                (portRef Q (instanceRef Inst_fsm_stateNext_0))
                (portRef I1 (instanceRef Inst_fsm_stateNext_0_rstpot_renamed_5))
              )
            )
            (net (rename Inst_fsm_stateNext_1_ "Inst_fsm/stateNext<1>")
              (joined
                (portRef D (instanceRef Inst_fsm_stateCurrent_1))
                (portRef Q (instanceRef Inst_fsm_stateNext_1))
                (portRef I0 (instanceRef Inst_fsm_stateNext_1_rstpot_renamed_6))
              )
            )
            (net (rename Inst_fsm_stateCurrent_0_ "Inst_fsm/stateCurrent<0>")
              (joined
                (portRef Q (instanceRef Inst_fsm_stateCurrent_0))
                (portRef I1 (instanceRef Inst_fsm_stateNext_1_rstpot_renamed_6))
                (portRef I2 (instanceRef Inst_fsm_equl_rstpot_renamed_4))
                (portRef I2 (instanceRef Inst_fsm_stateNext_0_rstpot_renamed_5))
              )
            )
            (net (rename Inst_fsm_stateCurrent_1_ "Inst_fsm/stateCurrent<1>")
              (joined
                (portRef Q (instanceRef Inst_fsm_stateCurrent_1))
                (portRef I3 (instanceRef Inst_fsm_equl_rstpot_renamed_4))
                (portRef I3 (instanceRef Inst_fsm_stateNext_0_rstpot_renamed_5))
                (portRef I2 (instanceRef Inst_fsm_stateNext_1_rstpot_renamed_6))
              )
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_BUFGP_renamed_7))
              )
            )
            (net RSTn
              (joined
                (portRef RSTn)
                (portRef I (instanceRef RSTn_IBUF_renamed_0))
              )
            )
            (net start
              (joined
                (portRef start)
                (portRef I (instanceRef start_IBUF_renamed_1))
              )
            )
            (net done
              (joined
                (portRef done)
                (portRef O (instanceRef done_OBUF_renamed_2))
              )
            )
            (net e
              (joined
                (portRef e)
                (portRef O (instanceRef e_OBUF))
              )
            )
            (net (rename Inst_fsm_equl_rstpot "Inst_fsm/equl_rstpot")
              (joined
                (portRef D (instanceRef Inst_fsm_equl_renamed_3))
                (portRef O (instanceRef Inst_fsm_equl_rstpot_renamed_4))
              )
            )
            (net (rename Inst_fsm_stateNext_0_rstpot "Inst_fsm/stateNext_0_rstpot")
              (joined
                (portRef D (instanceRef Inst_fsm_stateNext_0))
                (portRef O (instanceRef Inst_fsm_stateNext_0_rstpot_renamed_5))
              )
            )
            (net (rename Inst_fsm_stateNext_1_rstpot "Inst_fsm/stateNext_1_rstpot")
              (joined
                (portRef D (instanceRef Inst_fsm_stateNext_1))
                (portRef O (instanceRef Inst_fsm_stateNext_1_rstpot_renamed_6))
              )
            )
          )
      )
    )
  )

  (design sm_4_7
    (cellRef sm_4_7
      (libraryRef sm_4_7_lib)
    )
    (property PART (string "xc6slx4-2-tqg144") (owner "Xilinx"))
  )
)

