<module name="GICSS0_COMMON_0_GIC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="GIC_REGS_Distributor__1_GICD_CTLR" acronym="GIC_REGS_Distributor__1_GICD_CTLR" offset="0x0" width="32" description="">
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__31_1" width="1" begin="31" end="31" resetval="0x0" description="Register Write Pending" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__6_1" width="1" begin="6" end="6" resetval="0x0" description="S: DS" range="6" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__5_1" width="1" begin="5" end="5" resetval="0x1" description="S: ARE_NS" range="5" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__4_1" width="1" begin="4" end="4" resetval="0x1" description="NS: ARE_NS S: ARE_S" range="4" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__2_1" width="1" begin="2" end="2" resetval="0x0" description="S: EnableGrp1_S" range="2" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__1_1" width="1" begin="1" end="1" resetval="0x0" description="NS: EnableGrp1A S: EnableGrp1_NS" range="1" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__1_GICD_CTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="NS: EnableGrp1 S: EnableGrp0" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__3_GICD_TYPER" acronym="GIC_REGS_Distributor__3_GICD_TYPER" offset="0x4" width="32" description="">
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__24_1" width="1" begin="24" end="24" resetval="0x0" description="A3V" range="24" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__19_5" width="5" begin="23" end="19" resetval="0x15" description="IDbits" range="23 - 19" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__18_1" width="1" begin="18" end="18" resetval="0x0" description="DVIS" range="18" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__17_1" width="1" begin="17" end="17" resetval="0x1" description="LPIS" range="17" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__16_1" width="1" begin="16" end="16" resetval="0x1" description="MBIS" range="16" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__11_5" width="5" begin="15" end="11" resetval="0x0" description="LSPI" range="15 - 11" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__10_1" width="1" begin="10" end="10" resetval="0x1" description="SecurityExtn" range="10" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__5_3" width="3" begin="7" end="5" resetval="0x1" description="CPUNumber" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__3_GICD_TYPER__0_5" width="5" begin="4" end="0" resetval="0x8" description="ITLinesNumber" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__4_GICD_IIDR" acronym="GIC_REGS_Distributor__4_GICD_IIDR" offset="0x8" width="32" description="">
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__24_8" width="8" begin="31" end="24" resetval="0x0" description="ProductID" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__16_4" width="4" begin="19" end="16" resetval="0x1" description="Variant" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__12_4" width="4" begin="15" end="12" resetval="0x1" description="Revision" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__4_GICD_IIDR__0_12" width="12" begin="11" end="0" resetval="0x1083" description="Implementer" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__5_GICD_SETSPI_NSR" acronym="GIC_REGS_Distributor__5_GICD_SETSPI_NSR" offset="0x40" width="32" description="">
		<bitfield id="DISTRIBUTOR__5_GICD_SETSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__6_GICD_CLRSPI_NSR" acronym="GIC_REGS_Distributor__6_GICD_CLRSPI_NSR" offset="0x48" width="32" description="">
		<bitfield id="DISTRIBUTOR__6_GICD_CLRSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__7_GICD_SETSPI_SR" acronym="GIC_REGS_Distributor__7_GICD_SETSPI_SR" offset="0x50" width="32" description="">
		<bitfield id="DISTRIBUTOR__7_GICD_SETSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__8_GICD_CLRSPI_SR" acronym="GIC_REGS_Distributor__8_GICD_CLRSPI_SR" offset="0x58" width="32" description="">
		<bitfield id="DISTRIBUTOR__8_GICD_CLRSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__9_GICD_IGROUPR0" acronym="GIC_REGS_Distributor__9_GICD_IGROUPR0" offset="0x80" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR1" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR1" offset="0x84" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR2" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR2" offset="0x88" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR3" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR3" offset="0x8C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR4" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR4" offset="0x90" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR5" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR5" offset="0x94" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR6" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR6" offset="0x98" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR7" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR7" offset="0x9C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__10_GICD_IGROUPR8" acronym="GIC_REGS_Distributor__10_GICD_IGROUPR8" offset="0xA0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER1" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER1" offset="0x104" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER2" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER2" offset="0x108" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER3" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER3" offset="0x10C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER4" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER4" offset="0x110" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER5" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER5" offset="0x114" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER6" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER6" offset="0x118" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER7" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER7" offset="0x11C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__12_GICD_ISENABLER8" acronym="GIC_REGS_Distributor__12_GICD_ISENABLER8" offset="0x120" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER1" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER1" offset="0x184" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER2" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER2" offset="0x188" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER3" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER3" offset="0x18C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER4" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER4" offset="0x190" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER5" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER5" offset="0x194" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER6" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER6" offset="0x198" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER7" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER7" offset="0x19C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__14_GICD_ICENABLER8" acronym="GIC_REGS_Distributor__14_GICD_ICENABLER8" offset="0x1A0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR1" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR1" offset="0x204" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR2" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR2" offset="0x208" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR3" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR3" offset="0x20C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR4" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR4" offset="0x210" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR5" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR5" offset="0x214" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR6" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR6" offset="0x218" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR7" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR7" offset="0x21C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__16_GICD_ISPENDR8" acronym="GIC_REGS_Distributor__16_GICD_ISPENDR8" offset="0x220" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR1" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR1" offset="0x284" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR2" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR2" offset="0x288" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR3" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR3" offset="0x28C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR4" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR4" offset="0x290" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR5" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR5" offset="0x294" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR6" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR6" offset="0x298" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR7" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR7" offset="0x29C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__18_GICD_ICPENDR8" acronym="GIC_REGS_Distributor__18_GICD_ICPENDR8" offset="0x2A0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER1" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER1" offset="0x304" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER2" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER2" offset="0x308" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER3" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER3" offset="0x30C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER4" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER4" offset="0x310" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER5" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER5" offset="0x314" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER6" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER6" offset="0x318" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER7" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER7" offset="0x31C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__20_GICD_ISACTIVER8" acronym="GIC_REGS_Distributor__20_GICD_ISACTIVER8" offset="0x320" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER1" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER1" offset="0x384" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER2" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER2" offset="0x388" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER3" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER3" offset="0x38C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER4" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER4" offset="0x390" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER5" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER5" offset="0x394" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER6" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER6" offset="0x398" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER7" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER7" offset="0x39C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__22_GICD_ICACTIVER8" acronym="GIC_REGS_Distributor__22_GICD_ICACTIVER8" offset="0x3A0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR8" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR8" offset="0x420" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR9" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR9" offset="0x424" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR10" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR10" offset="0x428" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR11" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR11" offset="0x42C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR12" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR12" offset="0x430" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR13" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR13" offset="0x434" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR14" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR14" offset="0x438" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR15" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR15" offset="0x43C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR16" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR16" offset="0x440" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR17" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR17" offset="0x444" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR18" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR18" offset="0x448" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR19" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR19" offset="0x44C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR20" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR20" offset="0x450" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR21" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR21" offset="0x454" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR22" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR22" offset="0x458" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR23" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR23" offset="0x45C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR24" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR24" offset="0x460" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR25" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR25" offset="0x464" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR26" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR26" offset="0x468" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR27" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR27" offset="0x46C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR28" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR28" offset="0x470" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR29" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR29" offset="0x474" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR30" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR30" offset="0x478" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR31" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR31" offset="0x47C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR32" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR32" offset="0x480" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR33" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR33" offset="0x484" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR34" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR34" offset="0x488" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR35" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR35" offset="0x48C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR36" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR36" offset="0x490" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR37" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR37" offset="0x494" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR38" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR38" offset="0x498" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR39" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR39" offset="0x49C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR40" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR40" offset="0x4A0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR41" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR41" offset="0x4A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR42" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR42" offset="0x4A8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR43" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR43" offset="0x4AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR44" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR44" offset="0x4B0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR45" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR45" offset="0x4B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR46" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR46" offset="0x4B8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR47" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR47" offset="0x4BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR48" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR48" offset="0x4C0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR49" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR49" offset="0x4C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR50" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR50" offset="0x4C8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR51" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR51" offset="0x4CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR52" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR52" offset="0x4D0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR53" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR53" offset="0x4D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR54" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR54" offset="0x4D8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR55" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR55" offset="0x4DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR56" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR56" offset="0x4E0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR57" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR57" offset="0x4E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR58" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR58" offset="0x4E8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR59" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR59" offset="0x4EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR60" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR60" offset="0x4F0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR61" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR61" offset="0x4F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR62" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR62" offset="0x4F8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR63" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR63" offset="0x4FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR64" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR64" offset="0x500" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR65" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR65" offset="0x504" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR66" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR66" offset="0x508" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR67" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR67" offset="0x50C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR68" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR68" offset="0x510" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR69" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR69" offset="0x514" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR70" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR70" offset="0x518" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__24_GICD_IPRIORITYR71" acronym="GIC_REGS_Distributor__24_GICD_IPRIORITYR71" offset="0x51C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR8" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR8" offset="0x820" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR9" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR9" offset="0x824" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR10" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR10" offset="0x828" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR11" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR11" offset="0x82C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR12" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR12" offset="0x830" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR13" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR13" offset="0x834" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR14" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR14" offset="0x838" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR15" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR15" offset="0x83C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR16" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR16" offset="0x840" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR17" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR17" offset="0x844" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR18" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR18" offset="0x848" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR19" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR19" offset="0x84C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR20" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR20" offset="0x850" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR21" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR21" offset="0x854" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR22" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR22" offset="0x858" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR23" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR23" offset="0x85C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR24" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR24" offset="0x860" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR25" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR25" offset="0x864" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR26" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR26" offset="0x868" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR27" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR27" offset="0x86C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR28" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR28" offset="0x870" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR29" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR29" offset="0x874" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR30" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR30" offset="0x878" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR31" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR31" offset="0x87C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR32" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR32" offset="0x880" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR33" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR33" offset="0x884" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR34" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR34" offset="0x888" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR35" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR35" offset="0x88C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR36" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR36" offset="0x890" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR37" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR37" offset="0x894" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR38" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR38" offset="0x898" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR39" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR39" offset="0x89C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR40" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR40" offset="0x8A0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR41" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR41" offset="0x8A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR42" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR42" offset="0x8A8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR43" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR43" offset="0x8AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR44" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR44" offset="0x8B0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR45" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR45" offset="0x8B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR46" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR46" offset="0x8B8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR47" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR47" offset="0x8BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR48" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR48" offset="0x8C0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR49" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR49" offset="0x8C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR50" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR50" offset="0x8C8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR51" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR51" offset="0x8CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR52" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR52" offset="0x8D0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR53" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR53" offset="0x8D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR54" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR54" offset="0x8D8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR55" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR55" offset="0x8DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR56" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR56" offset="0x8E0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR57" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR57" offset="0x8E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR58" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR58" offset="0x8E8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR59" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR59" offset="0x8EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR60" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR60" offset="0x8F0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR61" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR61" offset="0x8F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR62" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR62" offset="0x8F8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR63" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR63" offset="0x8FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR64" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR64" offset="0x900" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR65" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR65" offset="0x904" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR66" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR66" offset="0x908" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR67" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR67" offset="0x90C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR68" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR68" offset="0x910" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR69" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR69" offset="0x914" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR70" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR70" offset="0x918" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__26_GICD_ITARGETSR71" acronym="GIC_REGS_Distributor__26_GICD_ITARGETSR71" offset="0x91C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR2" acronym="GIC_REGS_Distributor__29_GICD_ICFGR2" offset="0xC08" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR3" acronym="GIC_REGS_Distributor__29_GICD_ICFGR3" offset="0xC0C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR4" acronym="GIC_REGS_Distributor__29_GICD_ICFGR4" offset="0xC10" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR5" acronym="GIC_REGS_Distributor__29_GICD_ICFGR5" offset="0xC14" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR6" acronym="GIC_REGS_Distributor__29_GICD_ICFGR6" offset="0xC18" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR7" acronym="GIC_REGS_Distributor__29_GICD_ICFGR7" offset="0xC1C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR8" acronym="GIC_REGS_Distributor__29_GICD_ICFGR8" offset="0xC20" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR9" acronym="GIC_REGS_Distributor__29_GICD_ICFGR9" offset="0xC24" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR10" acronym="GIC_REGS_Distributor__29_GICD_ICFGR10" offset="0xC28" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR11" acronym="GIC_REGS_Distributor__29_GICD_ICFGR11" offset="0xC2C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR12" acronym="GIC_REGS_Distributor__29_GICD_ICFGR12" offset="0xC30" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR13" acronym="GIC_REGS_Distributor__29_GICD_ICFGR13" offset="0xC34" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR14" acronym="GIC_REGS_Distributor__29_GICD_ICFGR14" offset="0xC38" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR15" acronym="GIC_REGS_Distributor__29_GICD_ICFGR15" offset="0xC3C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR16" acronym="GIC_REGS_Distributor__29_GICD_ICFGR16" offset="0xC40" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__29_GICD_ICFGR17" acronym="GIC_REGS_Distributor__29_GICD_ICFGR17" offset="0xC44" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__30_GICD_IGRPMODR0" acronym="GIC_REGS_Distributor__30_GICD_IGRPMODR0" offset="0xD00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR1" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR1" offset="0xD04" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR2" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR2" offset="0xD08" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR3" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR3" offset="0xD0C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR4" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR4" offset="0xD10" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR5" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR5" offset="0xD14" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR6" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR6" offset="0xD18" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR7" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR7" offset="0xD1C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__31_GICD_IGRPMODR8" acronym="GIC_REGS_Distributor__31_GICD_IGRPMODR8" offset="0xD20" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__32_GICD_NSACR0" acronym="GIC_REGS_Distributor__32_GICD_NSACR0" offset="0xE00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__32_GICD_NSACR1" acronym="GIC_REGS_Distributor__32_GICD_NSACR1" offset="0xE04" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR2" acronym="GIC_REGS_Distributor__33_GICD_NSACR2" offset="0xE08" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR3" acronym="GIC_REGS_Distributor__33_GICD_NSACR3" offset="0xE0C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR4" acronym="GIC_REGS_Distributor__33_GICD_NSACR4" offset="0xE10" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR5" acronym="GIC_REGS_Distributor__33_GICD_NSACR5" offset="0xE14" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR6" acronym="GIC_REGS_Distributor__33_GICD_NSACR6" offset="0xE18" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR7" acronym="GIC_REGS_Distributor__33_GICD_NSACR7" offset="0xE1C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR8" acronym="GIC_REGS_Distributor__33_GICD_NSACR8" offset="0xE20" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR9" acronym="GIC_REGS_Distributor__33_GICD_NSACR9" offset="0xE24" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR10" acronym="GIC_REGS_Distributor__33_GICD_NSACR10" offset="0xE28" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR11" acronym="GIC_REGS_Distributor__33_GICD_NSACR11" offset="0xE2C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR12" acronym="GIC_REGS_Distributor__33_GICD_NSACR12" offset="0xE30" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR13" acronym="GIC_REGS_Distributor__33_GICD_NSACR13" offset="0xE34" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR14" acronym="GIC_REGS_Distributor__33_GICD_NSACR14" offset="0xE38" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR15" acronym="GIC_REGS_Distributor__33_GICD_NSACR15" offset="0xE3C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR16" acronym="GIC_REGS_Distributor__33_GICD_NSACR16" offset="0xE40" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__33_GICD_NSACR17" acronym="GIC_REGS_Distributor__33_GICD_NSACR17" offset="0xE44" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER32_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER32_lower" offset="0x6100" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER32_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER32_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER32_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER32_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER32_upper" offset="0x6104" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER33_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER33_lower" offset="0x6108" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER33_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER33_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER33_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER33_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER33_upper" offset="0x610C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER34_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER34_lower" offset="0x6110" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER34_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER34_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER34_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER34_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER34_upper" offset="0x6114" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER35_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER35_lower" offset="0x6118" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER35_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER35_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER35_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER35_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER35_upper" offset="0x611C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER36_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER36_lower" offset="0x6120" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER36_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER36_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER36_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER36_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER36_upper" offset="0x6124" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER37_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER37_lower" offset="0x6128" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER37_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER37_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER37_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER37_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER37_upper" offset="0x612C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER38_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER38_lower" offset="0x6130" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER38_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER38_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER38_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER38_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER38_upper" offset="0x6134" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER39_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER39_lower" offset="0x6138" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER39_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER39_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER39_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER39_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER39_upper" offset="0x613C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER40_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER40_lower" offset="0x6140" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER40_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER40_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER40_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER40_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER40_upper" offset="0x6144" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER41_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER41_lower" offset="0x6148" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER41_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER41_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER41_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER41_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER41_upper" offset="0x614C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER42_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER42_lower" offset="0x6150" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER42_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER42_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER42_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER42_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER42_upper" offset="0x6154" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER43_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER43_lower" offset="0x6158" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER43_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER43_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER43_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER43_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER43_upper" offset="0x615C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER44_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER44_lower" offset="0x6160" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER44_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER44_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER44_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER44_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER44_upper" offset="0x6164" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER45_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER45_lower" offset="0x6168" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER45_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER45_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER45_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER45_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER45_upper" offset="0x616C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER46_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER46_lower" offset="0x6170" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER46_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER46_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER46_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER46_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER46_upper" offset="0x6174" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER47_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER47_lower" offset="0x6178" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER47_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER47_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER47_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER47_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER47_upper" offset="0x617C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER48_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER48_lower" offset="0x6180" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER48_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER48_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER48_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER48_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER48_upper" offset="0x6184" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER49_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER49_lower" offset="0x6188" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER49_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER49_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER49_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER49_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER49_upper" offset="0x618C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER50_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER50_lower" offset="0x6190" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER50_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER50_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER50_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER50_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER50_upper" offset="0x6194" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER51_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER51_lower" offset="0x6198" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER51_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER51_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER51_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER51_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER51_upper" offset="0x619C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER52_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER52_lower" offset="0x61A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER52_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER52_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER52_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER52_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER52_upper" offset="0x61A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER53_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER53_lower" offset="0x61A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER53_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER53_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER53_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER53_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER53_upper" offset="0x61AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER54_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER54_lower" offset="0x61B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER54_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER54_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER54_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER54_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER54_upper" offset="0x61B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER55_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER55_lower" offset="0x61B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER55_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER55_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER55_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER55_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER55_upper" offset="0x61BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER56_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER56_lower" offset="0x61C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER56_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER56_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER56_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER56_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER56_upper" offset="0x61C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER57_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER57_lower" offset="0x61C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER57_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER57_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER57_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER57_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER57_upper" offset="0x61CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER58_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER58_lower" offset="0x61D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER58_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER58_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER58_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER58_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER58_upper" offset="0x61D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER59_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER59_lower" offset="0x61D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER59_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER59_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER59_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER59_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER59_upper" offset="0x61DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER60_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER60_lower" offset="0x61E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER60_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER60_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER60_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER60_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER60_upper" offset="0x61E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER61_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER61_lower" offset="0x61E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER61_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER61_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER61_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER61_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER61_upper" offset="0x61EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER62_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER62_lower" offset="0x61F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER62_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER62_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER62_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER62_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER62_upper" offset="0x61F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER63_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER63_lower" offset="0x61F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER63_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER63_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER63_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER63_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER63_upper" offset="0x61FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER64_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER64_lower" offset="0x6200" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER64_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER64_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER64_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER64_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER64_upper" offset="0x6204" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER65_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER65_lower" offset="0x6208" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER65_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER65_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER65_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER65_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER65_upper" offset="0x620C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER66_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER66_lower" offset="0x6210" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER66_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER66_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER66_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER66_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER66_upper" offset="0x6214" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER67_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER67_lower" offset="0x6218" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER67_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER67_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER67_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER67_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER67_upper" offset="0x621C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER68_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER68_lower" offset="0x6220" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER68_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER68_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER68_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER68_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER68_upper" offset="0x6224" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER69_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER69_lower" offset="0x6228" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER69_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER69_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER69_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER69_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER69_upper" offset="0x622C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER70_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER70_lower" offset="0x6230" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER70_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER70_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER70_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER70_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER70_upper" offset="0x6234" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER71_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER71_lower" offset="0x6238" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER71_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER71_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER71_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER71_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER71_upper" offset="0x623C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER72_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER72_lower" offset="0x6240" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER72_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER72_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER72_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER72_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER72_upper" offset="0x6244" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER73_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER73_lower" offset="0x6248" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER73_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER73_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER73_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER73_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER73_upper" offset="0x624C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER74_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER74_lower" offset="0x6250" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER74_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER74_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER74_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER74_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER74_upper" offset="0x6254" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER75_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER75_lower" offset="0x6258" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER75_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER75_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER75_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER75_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER75_upper" offset="0x625C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER76_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER76_lower" offset="0x6260" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER76_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER76_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER76_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER76_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER76_upper" offset="0x6264" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER77_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER77_lower" offset="0x6268" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER77_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER77_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER77_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER77_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER77_upper" offset="0x626C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER78_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER78_lower" offset="0x6270" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER78_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER78_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER78_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER78_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER78_upper" offset="0x6274" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER79_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER79_lower" offset="0x6278" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER79_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER79_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER79_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER79_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER79_upper" offset="0x627C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER80_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER80_lower" offset="0x6280" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER80_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER80_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER80_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER80_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER80_upper" offset="0x6284" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER81_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER81_lower" offset="0x6288" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER81_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER81_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER81_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER81_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER81_upper" offset="0x628C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER82_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER82_lower" offset="0x6290" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER82_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER82_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER82_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER82_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER82_upper" offset="0x6294" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER83_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER83_lower" offset="0x6298" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER83_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER83_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER83_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER83_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER83_upper" offset="0x629C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER84_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER84_lower" offset="0x62A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER84_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER84_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER84_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER84_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER84_upper" offset="0x62A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER85_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER85_lower" offset="0x62A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER85_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER85_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER85_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER85_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER85_upper" offset="0x62AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER86_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER86_lower" offset="0x62B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER86_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER86_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER86_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER86_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER86_upper" offset="0x62B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER87_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER87_lower" offset="0x62B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER87_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER87_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER87_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER87_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER87_upper" offset="0x62BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER88_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER88_lower" offset="0x62C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER88_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER88_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER88_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER88_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER88_upper" offset="0x62C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER89_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER89_lower" offset="0x62C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER89_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER89_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER89_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER89_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER89_upper" offset="0x62CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER90_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER90_lower" offset="0x62D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER90_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER90_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER90_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER90_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER90_upper" offset="0x62D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER91_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER91_lower" offset="0x62D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER91_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER91_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER91_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER91_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER91_upper" offset="0x62DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER92_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER92_lower" offset="0x62E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER92_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER92_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER92_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER92_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER92_upper" offset="0x62E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER93_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER93_lower" offset="0x62E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER93_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER93_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER93_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER93_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER93_upper" offset="0x62EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER94_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER94_lower" offset="0x62F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER94_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER94_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER94_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER94_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER94_upper" offset="0x62F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER95_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER95_lower" offset="0x62F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER95_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER95_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER95_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER95_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER95_upper" offset="0x62FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER96_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER96_lower" offset="0x6300" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER96_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER96_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER96_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER96_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER96_upper" offset="0x6304" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER97_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER97_lower" offset="0x6308" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER97_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER97_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER97_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER97_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER97_upper" offset="0x630C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER98_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER98_lower" offset="0x6310" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER98_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER98_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER98_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER98_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER98_upper" offset="0x6314" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER99_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER99_lower" offset="0x6318" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER99_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER99_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER99_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER99_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER99_upper" offset="0x631C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER100_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER100_lower" offset="0x6320" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER100_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER100_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER100_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER100_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER100_upper" offset="0x6324" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER101_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER101_lower" offset="0x6328" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER101_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER101_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER101_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER101_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER101_upper" offset="0x632C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER102_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER102_lower" offset="0x6330" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER102_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER102_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER102_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER102_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER102_upper" offset="0x6334" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER103_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER103_lower" offset="0x6338" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER103_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER103_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER103_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER103_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER103_upper" offset="0x633C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER104_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER104_lower" offset="0x6340" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER104_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER104_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER104_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER104_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER104_upper" offset="0x6344" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER105_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER105_lower" offset="0x6348" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER105_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER105_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER105_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER105_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER105_upper" offset="0x634C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER106_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER106_lower" offset="0x6350" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER106_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER106_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER106_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER106_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER106_upper" offset="0x6354" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER107_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER107_lower" offset="0x6358" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER107_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER107_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER107_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER107_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER107_upper" offset="0x635C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER108_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER108_lower" offset="0x6360" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER108_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER108_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER108_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER108_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER108_upper" offset="0x6364" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER109_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER109_lower" offset="0x6368" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER109_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER109_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER109_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER109_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER109_upper" offset="0x636C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER110_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER110_lower" offset="0x6370" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER110_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER110_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER110_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER110_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER110_upper" offset="0x6374" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER111_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER111_lower" offset="0x6378" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER111_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER111_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER111_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER111_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER111_upper" offset="0x637C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER112_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER112_lower" offset="0x6380" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER112_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER112_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER112_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER112_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER112_upper" offset="0x6384" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER113_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER113_lower" offset="0x6388" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER113_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER113_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER113_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER113_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER113_upper" offset="0x638C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER114_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER114_lower" offset="0x6390" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER114_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER114_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER114_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER114_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER114_upper" offset="0x6394" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER115_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER115_lower" offset="0x6398" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER115_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER115_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER115_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER115_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER115_upper" offset="0x639C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER116_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER116_lower" offset="0x63A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER116_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER116_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER116_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER116_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER116_upper" offset="0x63A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER117_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER117_lower" offset="0x63A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER117_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER117_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER117_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER117_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER117_upper" offset="0x63AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER118_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER118_lower" offset="0x63B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER118_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER118_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER118_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER118_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER118_upper" offset="0x63B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER119_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER119_lower" offset="0x63B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER119_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER119_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER119_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER119_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER119_upper" offset="0x63BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER120_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER120_lower" offset="0x63C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER120_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER120_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER120_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER120_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER120_upper" offset="0x63C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER121_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER121_lower" offset="0x63C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER121_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER121_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER121_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER121_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER121_upper" offset="0x63CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER122_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER122_lower" offset="0x63D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER122_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER122_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER122_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER122_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER122_upper" offset="0x63D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER123_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER123_lower" offset="0x63D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER123_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER123_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER123_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER123_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER123_upper" offset="0x63DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER124_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER124_lower" offset="0x63E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER124_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER124_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER124_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER124_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER124_upper" offset="0x63E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER125_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER125_lower" offset="0x63E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER125_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER125_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER125_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER125_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER125_upper" offset="0x63EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER126_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER126_lower" offset="0x63F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER126_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER126_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER126_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER126_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER126_upper" offset="0x63F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER127_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER127_lower" offset="0x63F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER127_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER127_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER127_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER127_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER127_upper" offset="0x63FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER128_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER128_lower" offset="0x6400" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER128_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER128_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER128_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER128_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER128_upper" offset="0x6404" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER129_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER129_lower" offset="0x6408" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER129_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER129_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER129_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER129_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER129_upper" offset="0x640C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER130_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER130_lower" offset="0x6410" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER130_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER130_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER130_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER130_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER130_upper" offset="0x6414" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER131_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER131_lower" offset="0x6418" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER131_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER131_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER131_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER131_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER131_upper" offset="0x641C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER132_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER132_lower" offset="0x6420" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER132_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER132_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER132_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER132_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER132_upper" offset="0x6424" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER133_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER133_lower" offset="0x6428" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER133_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER133_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER133_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER133_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER133_upper" offset="0x642C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER134_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER134_lower" offset="0x6430" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER134_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER134_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER134_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER134_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER134_upper" offset="0x6434" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER135_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER135_lower" offset="0x6438" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER135_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER135_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER135_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER135_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER135_upper" offset="0x643C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER136_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER136_lower" offset="0x6440" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER136_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER136_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER136_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER136_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER136_upper" offset="0x6444" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER137_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER137_lower" offset="0x6448" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER137_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER137_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER137_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER137_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER137_upper" offset="0x644C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER138_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER138_lower" offset="0x6450" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER138_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER138_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER138_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER138_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER138_upper" offset="0x6454" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER139_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER139_lower" offset="0x6458" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER139_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER139_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER139_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER139_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER139_upper" offset="0x645C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER140_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER140_lower" offset="0x6460" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER140_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER140_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER140_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER140_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER140_upper" offset="0x6464" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER141_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER141_lower" offset="0x6468" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER141_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER141_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER141_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER141_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER141_upper" offset="0x646C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER142_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER142_lower" offset="0x6470" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER142_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER142_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER142_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER142_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER142_upper" offset="0x6474" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER143_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER143_lower" offset="0x6478" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER143_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER143_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER143_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER143_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER143_upper" offset="0x647C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER144_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER144_lower" offset="0x6480" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER144_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER144_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER144_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER144_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER144_upper" offset="0x6484" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER145_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER145_lower" offset="0x6488" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER145_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER145_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER145_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER145_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER145_upper" offset="0x648C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER146_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER146_lower" offset="0x6490" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER146_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER146_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER146_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER146_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER146_upper" offset="0x6494" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER147_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER147_lower" offset="0x6498" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER147_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER147_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER147_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER147_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER147_upper" offset="0x649C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER148_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER148_lower" offset="0x64A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER148_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER148_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER148_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER148_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER148_upper" offset="0x64A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER149_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER149_lower" offset="0x64A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER149_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER149_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER149_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER149_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER149_upper" offset="0x64AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER150_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER150_lower" offset="0x64B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER150_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER150_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER150_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER150_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER150_upper" offset="0x64B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER151_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER151_lower" offset="0x64B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER151_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER151_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER151_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER151_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER151_upper" offset="0x64BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER152_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER152_lower" offset="0x64C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER152_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER152_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER152_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER152_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER152_upper" offset="0x64C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER153_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER153_lower" offset="0x64C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER153_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER153_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER153_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER153_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER153_upper" offset="0x64CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER154_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER154_lower" offset="0x64D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER154_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER154_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER154_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER154_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER154_upper" offset="0x64D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER155_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER155_lower" offset="0x64D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER155_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER155_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER155_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER155_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER155_upper" offset="0x64DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER156_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER156_lower" offset="0x64E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER156_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER156_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER156_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER156_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER156_upper" offset="0x64E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER157_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER157_lower" offset="0x64E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER157_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER157_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER157_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER157_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER157_upper" offset="0x64EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER158_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER158_lower" offset="0x64F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER158_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER158_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER158_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER158_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER158_upper" offset="0x64F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER159_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER159_lower" offset="0x64F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER159_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER159_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER159_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER159_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER159_upper" offset="0x64FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER160_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER160_lower" offset="0x6500" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER160_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER160_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER160_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER160_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER160_upper" offset="0x6504" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER161_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER161_lower" offset="0x6508" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER161_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER161_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER161_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER161_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER161_upper" offset="0x650C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER162_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER162_lower" offset="0x6510" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER162_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER162_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER162_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER162_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER162_upper" offset="0x6514" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER163_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER163_lower" offset="0x6518" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER163_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER163_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER163_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER163_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER163_upper" offset="0x651C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER164_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER164_lower" offset="0x6520" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER164_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER164_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER164_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER164_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER164_upper" offset="0x6524" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER165_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER165_lower" offset="0x6528" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER165_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER165_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER165_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER165_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER165_upper" offset="0x652C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER166_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER166_lower" offset="0x6530" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER166_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER166_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER166_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER166_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER166_upper" offset="0x6534" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER167_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER167_lower" offset="0x6538" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER167_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER167_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER167_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER167_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER167_upper" offset="0x653C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER168_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER168_lower" offset="0x6540" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER168_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER168_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER168_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER168_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER168_upper" offset="0x6544" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER169_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER169_lower" offset="0x6548" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER169_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER169_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER169_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER169_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER169_upper" offset="0x654C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER170_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER170_lower" offset="0x6550" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER170_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER170_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER170_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER170_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER170_upper" offset="0x6554" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER171_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER171_lower" offset="0x6558" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER171_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER171_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER171_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER171_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER171_upper" offset="0x655C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER172_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER172_lower" offset="0x6560" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER172_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER172_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER172_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER172_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER172_upper" offset="0x6564" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER173_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER173_lower" offset="0x6568" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER173_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER173_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER173_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER173_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER173_upper" offset="0x656C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER174_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER174_lower" offset="0x6570" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER174_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER174_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER174_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER174_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER174_upper" offset="0x6574" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER175_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER175_lower" offset="0x6578" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER175_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER175_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER175_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER175_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER175_upper" offset="0x657C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER176_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER176_lower" offset="0x6580" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER176_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER176_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER176_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER176_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER176_upper" offset="0x6584" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER177_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER177_lower" offset="0x6588" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER177_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER177_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER177_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER177_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER177_upper" offset="0x658C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER178_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER178_lower" offset="0x6590" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER178_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER178_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER178_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER178_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER178_upper" offset="0x6594" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER179_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER179_lower" offset="0x6598" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER179_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER179_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER179_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER179_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER179_upper" offset="0x659C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER180_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER180_lower" offset="0x65A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER180_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER180_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER180_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER180_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER180_upper" offset="0x65A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER181_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER181_lower" offset="0x65A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER181_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER181_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER181_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER181_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER181_upper" offset="0x65AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER182_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER182_lower" offset="0x65B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER182_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER182_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER182_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER182_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER182_upper" offset="0x65B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER183_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER183_lower" offset="0x65B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER183_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER183_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER183_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER183_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER183_upper" offset="0x65BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER184_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER184_lower" offset="0x65C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER184_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER184_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER184_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER184_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER184_upper" offset="0x65C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER185_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER185_lower" offset="0x65C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER185_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER185_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER185_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER185_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER185_upper" offset="0x65CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER186_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER186_lower" offset="0x65D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER186_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER186_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER186_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER186_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER186_upper" offset="0x65D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER187_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER187_lower" offset="0x65D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER187_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER187_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER187_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER187_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER187_upper" offset="0x65DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER188_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER188_lower" offset="0x65E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER188_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER188_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER188_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER188_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER188_upper" offset="0x65E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER189_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER189_lower" offset="0x65E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER189_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER189_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER189_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER189_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER189_upper" offset="0x65EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER190_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER190_lower" offset="0x65F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER190_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER190_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER190_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER190_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER190_upper" offset="0x65F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER191_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER191_lower" offset="0x65F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER191_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER191_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER191_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER191_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER191_upper" offset="0x65FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER192_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER192_lower" offset="0x6600" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER192_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER192_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER192_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER192_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER192_upper" offset="0x6604" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER193_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER193_lower" offset="0x6608" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER193_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER193_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER193_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER193_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER193_upper" offset="0x660C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER194_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER194_lower" offset="0x6610" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER194_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER194_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER194_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER194_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER194_upper" offset="0x6614" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER195_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER195_lower" offset="0x6618" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER195_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER195_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER195_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER195_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER195_upper" offset="0x661C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER196_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER196_lower" offset="0x6620" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER196_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER196_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER196_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER196_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER196_upper" offset="0x6624" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER197_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER197_lower" offset="0x6628" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER197_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER197_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER197_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER197_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER197_upper" offset="0x662C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER198_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER198_lower" offset="0x6630" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER198_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER198_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER198_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER198_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER198_upper" offset="0x6634" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER199_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER199_lower" offset="0x6638" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER199_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER199_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER199_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER199_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER199_upper" offset="0x663C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER200_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER200_lower" offset="0x6640" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER200_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER200_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER200_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER200_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER200_upper" offset="0x6644" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER201_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER201_lower" offset="0x6648" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER201_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER201_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER201_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER201_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER201_upper" offset="0x664C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER202_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER202_lower" offset="0x6650" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER202_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER202_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER202_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER202_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER202_upper" offset="0x6654" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER203_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER203_lower" offset="0x6658" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER203_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER203_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER203_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER203_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER203_upper" offset="0x665C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER204_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER204_lower" offset="0x6660" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER204_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER204_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER204_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER204_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER204_upper" offset="0x6664" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER205_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER205_lower" offset="0x6668" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER205_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER205_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER205_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER205_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER205_upper" offset="0x666C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER206_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER206_lower" offset="0x6670" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER206_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER206_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER206_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER206_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER206_upper" offset="0x6674" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER207_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER207_lower" offset="0x6678" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER207_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER207_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER207_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER207_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER207_upper" offset="0x667C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER208_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER208_lower" offset="0x6680" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER208_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER208_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER208_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER208_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER208_upper" offset="0x6684" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER209_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER209_lower" offset="0x6688" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER209_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER209_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER209_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER209_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER209_upper" offset="0x668C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER210_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER210_lower" offset="0x6690" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER210_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER210_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER210_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER210_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER210_upper" offset="0x6694" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER211_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER211_lower" offset="0x6698" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER211_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER211_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER211_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER211_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER211_upper" offset="0x669C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER212_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER212_lower" offset="0x66A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER212_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER212_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER212_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER212_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER212_upper" offset="0x66A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER213_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER213_lower" offset="0x66A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER213_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER213_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER213_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER213_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER213_upper" offset="0x66AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER214_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER214_lower" offset="0x66B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER214_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER214_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER214_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER214_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER214_upper" offset="0x66B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER215_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER215_lower" offset="0x66B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER215_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER215_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER215_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER215_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER215_upper" offset="0x66BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER216_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER216_lower" offset="0x66C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER216_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER216_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER216_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER216_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER216_upper" offset="0x66C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER217_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER217_lower" offset="0x66C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER217_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER217_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER217_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER217_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER217_upper" offset="0x66CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER218_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER218_lower" offset="0x66D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER218_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER218_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER218_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER218_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER218_upper" offset="0x66D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER219_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER219_lower" offset="0x66D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER219_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER219_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER219_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER219_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER219_upper" offset="0x66DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER220_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER220_lower" offset="0x66E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER220_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER220_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER220_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER220_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER220_upper" offset="0x66E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER221_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER221_lower" offset="0x66E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER221_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER221_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER221_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER221_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER221_upper" offset="0x66EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER222_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER222_lower" offset="0x66F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER222_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER222_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER222_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER222_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER222_upper" offset="0x66F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER223_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER223_lower" offset="0x66F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER223_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER223_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER223_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER223_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER223_upper" offset="0x66FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER224_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER224_lower" offset="0x6700" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER224_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER224_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER224_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER224_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER224_upper" offset="0x6704" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER225_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER225_lower" offset="0x6708" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER225_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER225_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER225_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER225_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER225_upper" offset="0x670C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER226_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER226_lower" offset="0x6710" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER226_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER226_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER226_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER226_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER226_upper" offset="0x6714" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER227_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER227_lower" offset="0x6718" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER227_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER227_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER227_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER227_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER227_upper" offset="0x671C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER228_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER228_lower" offset="0x6720" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER228_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER228_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER228_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER228_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER228_upper" offset="0x6724" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER229_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER229_lower" offset="0x6728" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER229_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER229_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER229_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER229_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER229_upper" offset="0x672C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER230_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER230_lower" offset="0x6730" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER230_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER230_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER230_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER230_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER230_upper" offset="0x6734" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER231_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER231_lower" offset="0x6738" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER231_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER231_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER231_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER231_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER231_upper" offset="0x673C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER232_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER232_lower" offset="0x6740" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER232_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER232_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER232_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER232_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER232_upper" offset="0x6744" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER233_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER233_lower" offset="0x6748" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER233_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER233_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER233_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER233_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER233_upper" offset="0x674C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER234_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER234_lower" offset="0x6750" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER234_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER234_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER234_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER234_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER234_upper" offset="0x6754" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER235_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER235_lower" offset="0x6758" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER235_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER235_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER235_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER235_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER235_upper" offset="0x675C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER236_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER236_lower" offset="0x6760" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER236_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER236_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER236_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER236_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER236_upper" offset="0x6764" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER237_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER237_lower" offset="0x6768" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER237_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER237_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER237_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER237_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER237_upper" offset="0x676C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER238_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER238_lower" offset="0x6770" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER238_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER238_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER238_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER238_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER238_upper" offset="0x6774" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER239_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER239_lower" offset="0x6778" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER239_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER239_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER239_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER239_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER239_upper" offset="0x677C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER240_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER240_lower" offset="0x6780" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER240_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER240_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER240_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER240_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER240_upper" offset="0x6784" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER241_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER241_lower" offset="0x6788" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER241_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER241_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER241_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER241_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER241_upper" offset="0x678C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER242_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER242_lower" offset="0x6790" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER242_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER242_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER242_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER242_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER242_upper" offset="0x6794" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER243_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER243_lower" offset="0x6798" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER243_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER243_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER243_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER243_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER243_upper" offset="0x679C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER244_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER244_lower" offset="0x67A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER244_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER244_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER244_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER244_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER244_upper" offset="0x67A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER245_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER245_lower" offset="0x67A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER245_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER245_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER245_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER245_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER245_upper" offset="0x67AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER246_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER246_lower" offset="0x67B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER246_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER246_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER246_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER246_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER246_upper" offset="0x67B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER247_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER247_lower" offset="0x67B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER247_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER247_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER247_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER247_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER247_upper" offset="0x67BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER248_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER248_lower" offset="0x67C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER248_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER248_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER248_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER248_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER248_upper" offset="0x67C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER249_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER249_lower" offset="0x67C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER249_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER249_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER249_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER249_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER249_upper" offset="0x67CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER250_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER250_lower" offset="0x67D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER250_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER250_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER250_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER250_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER250_upper" offset="0x67D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER251_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER251_lower" offset="0x67D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER251_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER251_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER251_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER251_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER251_upper" offset="0x67DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER252_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER252_lower" offset="0x67E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER252_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER252_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER252_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER252_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER252_upper" offset="0x67E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER253_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER253_lower" offset="0x67E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER253_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER253_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER253_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER253_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER253_upper" offset="0x67EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER254_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER254_lower" offset="0x67F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER254_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER254_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER254_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER254_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER254_upper" offset="0x67F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER255_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER255_lower" offset="0x67F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER255_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER255_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER255_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER255_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER255_upper" offset="0x67FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER256_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER256_lower" offset="0x6800" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER256_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER256_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER256_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER256_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER256_upper" offset="0x6804" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER257_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER257_lower" offset="0x6808" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER257_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER257_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER257_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER257_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER257_upper" offset="0x680C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER258_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER258_lower" offset="0x6810" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER258_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER258_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER258_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER258_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER258_upper" offset="0x6814" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER259_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER259_lower" offset="0x6818" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER259_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER259_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER259_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER259_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER259_upper" offset="0x681C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER260_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER260_lower" offset="0x6820" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER260_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER260_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER260_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER260_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER260_upper" offset="0x6824" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER261_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER261_lower" offset="0x6828" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER261_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER261_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER261_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER261_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER261_upper" offset="0x682C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER262_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER262_lower" offset="0x6830" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER262_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER262_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER262_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER262_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER262_upper" offset="0x6834" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER263_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER263_lower" offset="0x6838" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER263_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER263_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER263_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER263_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER263_upper" offset="0x683C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER264_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER264_lower" offset="0x6840" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER264_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER264_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER264_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER264_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER264_upper" offset="0x6844" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER265_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER265_lower" offset="0x6848" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER265_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER265_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER265_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER265_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER265_upper" offset="0x684C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER266_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER266_lower" offset="0x6850" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER266_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER266_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER266_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER266_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER266_upper" offset="0x6854" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER267_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER267_lower" offset="0x6858" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER267_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER267_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER267_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER267_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER267_upper" offset="0x685C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER268_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER268_lower" offset="0x6860" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER268_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER268_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER268_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER268_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER268_upper" offset="0x6864" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER269_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER269_lower" offset="0x6868" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER269_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER269_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER269_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER269_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER269_upper" offset="0x686C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER270_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER270_lower" offset="0x6870" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER270_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER270_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER270_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER270_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER270_upper" offset="0x6874" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER271_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER271_lower" offset="0x6878" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER271_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER271_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER271_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER271_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER271_upper" offset="0x687C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER272_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER272_lower" offset="0x6880" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER272_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER272_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER272_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER272_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER272_upper" offset="0x6884" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER273_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER273_lower" offset="0x6888" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER273_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER273_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER273_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER273_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER273_upper" offset="0x688C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER274_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER274_lower" offset="0x6890" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER274_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER274_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER274_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER274_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER274_upper" offset="0x6894" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER275_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER275_lower" offset="0x6898" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER275_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER275_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER275_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER275_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER275_upper" offset="0x689C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER276_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER276_lower" offset="0x68A0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER276_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER276_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER276_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER276_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER276_upper" offset="0x68A4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER277_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER277_lower" offset="0x68A8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER277_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER277_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER277_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER277_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER277_upper" offset="0x68AC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER278_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER278_lower" offset="0x68B0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER278_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER278_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER278_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER278_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER278_upper" offset="0x68B4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER279_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER279_lower" offset="0x68B8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER279_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER279_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER279_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER279_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER279_upper" offset="0x68BC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER280_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER280_lower" offset="0x68C0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER280_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER280_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER280_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER280_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER280_upper" offset="0x68C4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER281_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER281_lower" offset="0x68C8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER281_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER281_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER281_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER281_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER281_upper" offset="0x68CC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER282_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER282_lower" offset="0x68D0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER282_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER282_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER282_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER282_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER282_upper" offset="0x68D4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER283_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER283_lower" offset="0x68D8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER283_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER283_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER283_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER283_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER283_upper" offset="0x68DC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER284_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER284_lower" offset="0x68E0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER284_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER284_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER284_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER284_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER284_upper" offset="0x68E4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER285_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER285_lower" offset="0x68E8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER285_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER285_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER285_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER285_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER285_upper" offset="0x68EC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER286_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER286_lower" offset="0x68F0" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER286_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER286_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER286_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER286_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER286_upper" offset="0x68F4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER287_lower" acronym="GIC_REGS_Distributor__37_GICD_IROUTER287_lower" offset="0x68F8" width="32" description="">
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER287_LOWER__31_1" width="1" begin="31" end="31" resetval="0x0" description="IRM" range="31" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER287_LOWER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__37_GICD_IROUTER287_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__37_GICD_IROUTER287_upper" acronym="GIC_REGS_Distributor__37_GICD_IROUTER287_upper" offset="0x68FC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__38_GICD_ESTATUSR" acronym="GIC_REGS_Distributor__38_GICD_ESTATUSR" offset="0xC000" width="32" description="">
		<bitfield id="DISTRIBUTOR__38_GICD_ESTATUSR__31_1" width="1" begin="31" end="31" resetval="0x0" description="SWRP" range="31" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__39_GICD_ERRTESTR" acronym="GIC_REGS_Distributor__39_GICD_ERRTESTR" offset="0xC004" width="32" description="">
		<bitfield id="DISTRIBUTOR__39_GICD_ERRTESTR__1_1" width="1" begin="1" end="1" resetval="0x0" description="AXIM_err" range="1" rwaccess="R/W"/> 
		<bitfield id="DISTRIBUTOR__39_GICD_ERRTESTR__0_1" width="1" begin="0" end="0" resetval="0x0" description="ECC_fatal" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR0" acronym="GIC_REGS_Distributor__40_GICD_SPISR0" offset="0xC084" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR1" acronym="GIC_REGS_Distributor__40_GICD_SPISR1" offset="0xC088" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR2" acronym="GIC_REGS_Distributor__40_GICD_SPISR2" offset="0xC08C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR3" acronym="GIC_REGS_Distributor__40_GICD_SPISR3" offset="0xC090" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR4" acronym="GIC_REGS_Distributor__40_GICD_SPISR4" offset="0xC094" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR5" acronym="GIC_REGS_Distributor__40_GICD_SPISR5" offset="0xC098" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR6" acronym="GIC_REGS_Distributor__40_GICD_SPISR6" offset="0xC09C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__40_GICD_SPISR7" acronym="GIC_REGS_Distributor__40_GICD_SPISR7" offset="0xC0A0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__41_GICD_PIDR4" acronym="GIC_REGS_Distributor__41_GICD_PIDR4" offset="0xFFD0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__42_GICD_PIDR5" acronym="GIC_REGS_Distributor__42_GICD_PIDR5" offset="0xFFD4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__43_GICD_PIDR6" acronym="GIC_REGS_Distributor__43_GICD_PIDR6" offset="0xFFD8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__44_GICD_PIDR7" acronym="GIC_REGS_Distributor__44_GICD_PIDR7" offset="0xFFDC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__45_GICD_PIDR0" acronym="GIC_REGS_Distributor__45_GICD_PIDR0" offset="0xFFE0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__46_GICD_PIDR1" acronym="GIC_REGS_Distributor__46_GICD_PIDR1" offset="0xFFE4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__47_GICD_PIDR2" acronym="GIC_REGS_Distributor__47_GICD_PIDR2" offset="0xFFE8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__48_GICD_PIDR3" acronym="GIC_REGS_Distributor__48_GICD_PIDR3" offset="0xFFEC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__49_GICD_CIDR0" acronym="GIC_REGS_Distributor__49_GICD_CIDR0" offset="0xFFF0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__50_GICD_CIDR1" acronym="GIC_REGS_Distributor__50_GICD_CIDR1" offset="0xFFF4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__51_GICD_CIDR2" acronym="GIC_REGS_Distributor__51_GICD_CIDR2" offset="0xFFF8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Distributor__52_GICD_CIDR3" acronym="GIC_REGS_Distributor__52_GICD_CIDR3" offset="0xFFFC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Message_based_SPIs__1_GICD_SETSPI_NSR" acronym="GIC_REGS_Message_based_SPIs__1_GICD_SETSPI_NSR" offset="0x10040" width="32" description="">
		<bitfield id="MESSAGE_BASED_SPIS__1_GICD_SETSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Message_based_SPIs__2_GICD_CLRSPI_NSR" acronym="GIC_REGS_Message_based_SPIs__2_GICD_CLRSPI_NSR" offset="0x10048" width="32" description="">
		<bitfield id="MESSAGE_BASED_SPIS__2_GICD_CLRSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Message_based_SPIs__3_GICD_SETSPI_SR" acronym="GIC_REGS_Message_based_SPIs__3_GICD_SETSPI_SR" offset="0x10050" width="32" description="">
		<bitfield id="MESSAGE_BASED_SPIS__3_GICD_SETSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Message_based_SPIs__4_GICD_CLRSPI_SR" acronym="GIC_REGS_Message_based_SPIs__4_GICD_CLRSPI_SR" offset="0x10058" width="32" description="">
		<bitfield id="MESSAGE_BASED_SPIS__4_GICD_CLRSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="SPI ID" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__1_GITS_CTLR" acronym="GIC_REGS_ITS__1_GITS_CTLR" offset="0x20000" width="32" description="">
		<bitfield id="ITS__1_GITS_CTLR__31_1" width="1" begin="31" end="31" resetval="0x1" description="Quiescent" range="31" rwaccess="R/W"/> 
		<bitfield id="ITS__1_GITS_CTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="Enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__2_GITS_IIDR" acronym="GIC_REGS_ITS__2_GITS_IIDR" offset="0x20004" width="32" description="">
		<bitfield id="ITS__2_GITS_IIDR__24_8" width="8" begin="31" end="24" resetval="0x0" description="ProductID" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="ITS__2_GITS_IIDR__16_4" width="4" begin="19" end="16" resetval="0x1" description="Variant" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__2_GITS_IIDR__12_4" width="4" begin="15" end="12" resetval="0x1" description="Revision" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ITS__2_GITS_IIDR__0_12" width="12" begin="11" end="0" resetval="0x1083" description="Implementer" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__3_GITS_TYPER_lower" acronym="GIC_REGS_ITS__3_GITS_TYPER_lower" offset="0x20008" width="32" description="">
		<bitfield id="ITS__3_GITS_TYPER_LOWER__24_8" width="8" begin="31" end="24" resetval="0x3" description="HCC" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__19_1" width="1" begin="19" end="19" resetval="0x0" description="PTA" range="19" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__13_5" width="5" begin="17" end="13" resetval="0x20" description="Devbits" range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__8_5" width="5" begin="12" end="8" resetval="0x15" description="IDbits" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__4_4" width="4" begin="7" end="4" resetval="0x3" description="ITT Entry Size" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__3_1" width="1" begin="3" end="3" resetval="0x0" description="Distributed" range="3" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__1_1" width="1" begin="1" end="1" resetval="0x0" description="VLPIS" range="1" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__0_1" width="1" begin="0" end="0" resetval="0x1" description="PLPIS" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__4_GITS_TYPER_upper" acronym="GIC_REGS_ITS__4_GITS_TYPER_upper" offset="0x2000C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__5_GITS_CBASER_lower" acronym="GIC_REGS_ITS__5_GITS_CBASER_lower" offset="0x20080" width="32" description="">
		<bitfield id="ITS__5_GITS_CBASER_LOWER__12_20" width="20" begin="31" end="12" resetval="0x0" description="Physical Address [31:12]" range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="ITS__5_GITS_CBASER_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="Size" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__6_GITS_CBASER_upper" acronym="GIC_REGS_ITS__6_GITS_CBASER_upper" offset="0x20084" width="32" description="">
		<bitfield id="ITS__6_GITS_CBASER_UPPER__31_1" width="1" begin="31" end="31" resetval="0x0" description="Valid" range="31" rwaccess="R/W"/> 
		<bitfield id="ITS__6_GITS_CBASER_UPPER__27_3" width="3" begin="29" end="27" resetval="0x0" description="Cacheability" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="ITS__6_GITS_CBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="Physical Address [47:32]" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__7_GITS_CWRITER_lower" acronym="GIC_REGS_ITS__7_GITS_CWRITER_lower" offset="0x20088" width="32" description="">
		<bitfield id="ITS__7_GITS_CWRITER_LOWER__5_15" width="15" begin="19" end="5" resetval="0x0" description="Offset" range="19 - 5" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__8_GITS_CWRITER_upper" acronym="GIC_REGS_ITS__8_GITS_CWRITER_upper" offset="0x2008C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__9_GITS_CREADR_lower" acronym="GIC_REGS_ITS__9_GITS_CREADR_lower" offset="0x20090" width="32" description="">
		<bitfield id="ITS__9_GITS_CREADR_LOWER__5_15" width="15" begin="19" end="5" resetval="0x0" description="Offset" range="19 - 5" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__10_GITS_CREADR_upper" acronym="GIC_REGS_ITS__10_GITS_CREADR_upper" offset="0x20094" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__11_GITS_BASER0_lower" acronym="GIC_REGS_ITS__11_GITS_BASER0_lower" offset="0x20100" width="32" description="">
		<bitfield id="ITS__11_GITS_BASER0_LOWER__12_20" width="20" begin="31" end="12" resetval="0x0" description="Physical Address [31:12]" range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="ITS__11_GITS_BASER0_LOWER__8_2" width="2" begin="9" end="8" resetval="0x0" description="Page Size" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="ITS__11_GITS_BASER0_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="Size" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__12_GITS_BASER0_upper" acronym="GIC_REGS_ITS__12_GITS_BASER0_upper" offset="0x20104" width="32" description="">
		<bitfield id="ITS__12_GITS_BASER0_UPPER__24_3" width="3" begin="26" end="24" resetval="0x1" description="Type" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="ITS__12_GITS_BASER0_UPPER__16_8" width="8" begin="23" end="16" resetval="0x7" description="Entry Size" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__12_GITS_BASER0_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="Physical Address [47:32]" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__13_GITS_TRKCTLR" acronym="GIC_REGS_ITS__13_GITS_TRKCTLR" offset="0x2C000" width="32" description="">
		<bitfield id="ITS__13_GITS_TRKCTLR__1_1" width="1" begin="1" end="1" resetval="0x0" description="ITS track" range="1" rwaccess="R/W"/> 
		<bitfield id="ITS__13_GITS_TRKCTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="Cache count reset" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__14_GITS_TRKR" acronym="GIC_REGS_ITS__14_GITS_TRKR" offset="0x2C004" width="32" description="">
		<bitfield id="ITS__14_GITS_TRKR__5_1" width="1" begin="5" end="5" resetval="0x0" description="Translated ID out of range" range="5" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__4_1" width="1" begin="4" end="4" resetval="0x0" description="Target CPU out of range" range="4" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__3_1" width="1" begin="3" end="3" resetval="0x0" description="DID/ID not mapped" range="3" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__2_1" width="1" begin="2" end="2" resetval="0x0" description="Input ID out of range" range="2" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__1_1" width="1" begin="1" end="1" resetval="0x0" description="DID unmapped" range="1" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__0_1" width="1" begin="0" end="0" resetval="0x0" description="DID out of range" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__15_GITS_TRKDIDR" acronym="GIC_REGS_ITS__15_GITS_TRKDIDR" offset="0x2C008" width="32" description="">
		<bitfield id="ITS__15_GITS_TRKDIDR__0_20" width="20" begin="19" end="0" resetval="0x0" description="DID" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__16_GITS_TRKPIDR" acronym="GIC_REGS_ITS__16_GITS_TRKPIDR" offset="0x2C00C" width="32" description="">
		<bitfield id="ITS__16_GITS_TRKPIDR__0_16" width="16" begin="15" end="0" resetval="0x0" description="Translated ID" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__17_GITS_TRKVIDR" acronym="GIC_REGS_ITS__17_GITS_TRKVIDR" offset="0x2C010" width="32" description="">
		<bitfield id="ITS__17_GITS_TRKVIDR__0_16" width="16" begin="15" end="0" resetval="0x0" description="Input ID" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__18_GITS_TRKTGTR" acronym="GIC_REGS_ITS__18_GITS_TRKTGTR" offset="0x2C014" width="32" description="">
		<bitfield id="ITS__18_GITS_TRKTGTR__0_7" width="7" begin="6" end="0" resetval="0x0" description="Target CPU" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__19_GITS_TRKICR" acronym="GIC_REGS_ITS__19_GITS_TRKICR" offset="0x2C018" width="32" description="">
		<bitfield id="ITS__19_GITS_TRKICR__16_16" width="16" begin="31" end="16" resetval="0x0" description="ITE cache hits" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__19_GITS_TRKICR__0_16" width="16" begin="15" end="0" resetval="0x0" description="ITE cache misses" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__20_GITS_TRKLCR" acronym="GIC_REGS_ITS__20_GITS_TRKLCR" offset="0x2C01C" width="32" description="">
		<bitfield id="ITS__20_GITS_TRKLCR__16_16" width="16" begin="31" end="16" resetval="0x0" description="LPI cache hits" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__20_GITS_TRKLCR__0_16" width="16" begin="15" end="0" resetval="0x0" description="LPI cache misses" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_ITS__21_GITS_PIDR4" acronym="GIC_REGS_ITS__21_GITS_PIDR4" offset="0x2FFD0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__22_GITS_PIDR5" acronym="GIC_REGS_ITS__22_GITS_PIDR5" offset="0x2FFD4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__23_GITS_PIDR6" acronym="GIC_REGS_ITS__23_GITS_PIDR6" offset="0x2FFD8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__24_GITS_PIDR7" acronym="GIC_REGS_ITS__24_GITS_PIDR7" offset="0x2FFDC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__25_GITS_PIDR0" acronym="GIC_REGS_ITS__25_GITS_PIDR0" offset="0x2FFE0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__26_GITS_PIDR1" acronym="GIC_REGS_ITS__26_GITS_PIDR1" offset="0x2FFE4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__27_GITS_PIDR2" acronym="GIC_REGS_ITS__27_GITS_PIDR2" offset="0x2FFE8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__28_GITS_PIDR3" acronym="GIC_REGS_ITS__28_GITS_PIDR3" offset="0x2FFEC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__29_GITS_CIDR0" acronym="GIC_REGS_ITS__29_GITS_CIDR0" offset="0x2FFF0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__30_GITS_CIDR1" acronym="GIC_REGS_ITS__30_GITS_CIDR1" offset="0x2FFF4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__31_GITS_CIDR2" acronym="GIC_REGS_ITS__31_GITS_CIDR2" offset="0x2FFF8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_ITS__32_GITS_CIDR3" acronym="GIC_REGS_ITS__32_GITS_CIDR3" offset="0x2FFFC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__2_GICR_CTLR" acronym="GIC_REGS_Redistributor_control_LPI_0__2_GICR_CTLR" offset="0x40000" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__2_GICR_CTLR__31_1" width="1" begin="31" end="31" resetval="0x0" description="Upstream Write Pending" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__2_GICR_CTLR__3_1" width="1" begin="3" end="3" resetval="0x0" description="Register Write Pending" range="3" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__2_GICR_CTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="Enable LPIs" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__3_GICR_IIDR" acronym="GIC_REGS_Redistributor_control_LPI_0__3_GICR_IIDR" offset="0x40004" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__3_GICR_IIDR__24_8" width="8" begin="31" end="24" resetval="0x0" description="ProductID" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__3_GICR_IIDR__16_4" width="4" begin="19" end="16" resetval="0x1" description="Variant" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__3_GICR_IIDR__12_4" width="4" begin="15" end="12" resetval="0x1" description="Revision" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__3_GICR_IIDR__0_12" width="12" begin="11" end="0" resetval="0x1083" description="Implementer" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__4_GICR_TYPER_lower" acronym="GIC_REGS_Redistributor_control_LPI_0__4_GICR_TYPER_lower" offset="0x40008" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__4_GICR_TYPER_LOWER__8_16" width="16" begin="23" end="8" resetval="0x0" description="Processor Number" range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__4_GICR_TYPER_LOWER__4_1" width="1" begin="4" end="4" resetval="0x0" description="Last" range="4" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__4_GICR_TYPER_LOWER__3_1" width="1" begin="3" end="3" resetval="0x0" description="Distributed" range="3" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__4_GICR_TYPER_LOWER__1_1" width="1" begin="1" end="1" resetval="0x0" description="VLPIS" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__4_GICR_TYPER_LOWER__0_1" width="1" begin="0" end="0" resetval="0x1" description="PLPIS" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__5_GICR_TYPER_upper" acronym="GIC_REGS_Redistributor_control_LPI_0__5_GICR_TYPER_upper" offset="0x4000C" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__5_GICR_TYPER_UPPER__24_8" width="8" begin="31" end="24" resetval="0x0" description="A3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__5_GICR_TYPER_UPPER__16_8" width="8" begin="23" end="16" resetval="0x0" description="A2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__5_GICR_TYPER_UPPER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__5_GICR_TYPER_UPPER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__6_GICR_WAKER" acronym="GIC_REGS_Redistributor_control_LPI_0__6_GICR_WAKER" offset="0x40014" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__6_GICR_WAKER__31_1" width="1" begin="31" end="31" resetval="0x0" description="Quiescent" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__6_GICR_WAKER__2_1" width="1" begin="2" end="2" resetval="0x1" description="ChildrenAsleep" range="2" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__6_GICR_WAKER__1_1" width="1" begin="1" end="1" resetval="0x1" description="ProcessorSleep" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__6_GICR_WAKER__0_1" width="1" begin="0" end="0" resetval="0x0" description="Sleep" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__7_GICR_PROPBASER_lower" acronym="GIC_REGS_Redistributor_control_LPI_0__7_GICR_PROPBASER_lower" offset="0x40070" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__7_GICR_PROPBASER_LOWER__12_20" width="20" begin="31" end="12" resetval="0x0" description="Physical Address [31:12]" range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__7_GICR_PROPBASER_LOWER__7_3" width="3" begin="9" end="7" resetval="0x0" description="Cacheability" range="9 - 7" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__7_GICR_PROPBASER_LOWER__0_5" width="5" begin="4" end="0" resetval="0x0" description="Idbits" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__8_GICR_PROPBASER_upper" acronym="GIC_REGS_Redistributor_control_LPI_0__8_GICR_PROPBASER_upper" offset="0x40074" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__8_GICR_PROPBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="Physical Address [47:32]" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__9_GICR_PENDBASER_lower" acronym="GIC_REGS_Redistributor_control_LPI_0__9_GICR_PENDBASER_lower" offset="0x40078" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__9_GICR_PENDBASER_LOWER__16_16" width="16" begin="31" end="16" resetval="0x0" description="Physical Address [31:16]" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__9_GICR_PENDBASER_LOWER__7_3" width="3" begin="9" end="7" resetval="0x0" description="Cacheability" range="9 - 7" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__10_GICR_PENDBASER_upper" acronym="GIC_REGS_Redistributor_control_LPI_0__10_GICR_PENDBASER_upper" offset="0x4007C" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__10_GICR_PENDBASER_UPPER__30_1" width="1" begin="30" end="30" resetval="0x0" description="Pending Table Zero" range="30" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_0__10_GICR_PENDBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="Physical Address [47:32]" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__11_GICR_PIDR4" acronym="GIC_REGS_Redistributor_control_LPI_0__11_GICR_PIDR4" offset="0x4FFD0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__12_GICR_PIDR5" acronym="GIC_REGS_Redistributor_control_LPI_0__12_GICR_PIDR5" offset="0x4FFD4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__13_GICR_PIDR6" acronym="GIC_REGS_Redistributor_control_LPI_0__13_GICR_PIDR6" offset="0x4FFD8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__14_GICR_PIDR7" acronym="GIC_REGS_Redistributor_control_LPI_0__14_GICR_PIDR7" offset="0x4FFDC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__15_GICR_PIDR0" acronym="GIC_REGS_Redistributor_control_LPI_0__15_GICR_PIDR0" offset="0x4FFE0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__16_GICR_PIDR1" acronym="GIC_REGS_Redistributor_control_LPI_0__16_GICR_PIDR1" offset="0x4FFE4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__17_GICR_PIDR2" acronym="GIC_REGS_Redistributor_control_LPI_0__17_GICR_PIDR2" offset="0x4FFE8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__18_GICR_PIDR3" acronym="GIC_REGS_Redistributor_control_LPI_0__18_GICR_PIDR3" offset="0x4FFEC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__19_GICR_CIDR0" acronym="GIC_REGS_Redistributor_control_LPI_0__19_GICR_CIDR0" offset="0x4FFF0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__20_GICR_CIDR1" acronym="GIC_REGS_Redistributor_control_LPI_0__20_GICR_CIDR1" offset="0x4FFF4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__21_GICR_CIDR2" acronym="GIC_REGS_Redistributor_control_LPI_0__21_GICR_CIDR2" offset="0x4FFF8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_0__22_GICR_CIDR3" acronym="GIC_REGS_Redistributor_control_LPI_0__22_GICR_CIDR3" offset="0x4FFFC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__1_GICR_IGROUPR0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__1_GICR_IGROUPR0" offset="0x50080" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__2_GICR_ISENABLER0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__2_GICR_ISENABLER0" offset="0x50100" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__3_GICR_ICENABLER0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__3_GICR_ICENABLER0" offset="0x50180" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__4_GICR_ISPENDR0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__4_GICR_ISPENDR0" offset="0x50200" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__5_GICR_ICPENDR0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__5_GICR_ICPENDR0" offset="0x50280" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__6_GICR_ISACTIVER0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__6_GICR_ISACTIVER0" offset="0x50300" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__7_GICR_ICACTIVER0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__7_GICR_ICACTIVER0" offset="0x50380" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR0" offset="0x50400" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR1" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR1" offset="0x50404" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR2" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR2" offset="0x50408" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR3" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR3" offset="0x5040C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR4" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR4" offset="0x50410" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR5" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR5" offset="0x50414" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR6" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR6" offset="0x50418" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR7" acronym="GIC_REGS_Redistributor_SGI_PPI_0__8_GICR_IPRIORITYR7" offset="0x5041C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__9_GICR_ICFGR0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__9_GICR_ICFGR0" offset="0x50C00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__10_GICR_ICFGR1" acronym="GIC_REGS_Redistributor_SGI_PPI_0__10_GICR_ICFGR1" offset="0x50C04" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__11_GICR_IGRPMODR0" acronym="GIC_REGS_Redistributor_SGI_PPI_0__11_GICR_IGRPMODR0" offset="0x50D00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__12_GICR_NSACR" acronym="GIC_REGS_Redistributor_SGI_PPI_0__12_GICR_NSACR" offset="0x50E00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__13_GICR_MISCSTATUSR" acronym="GIC_REGS_Redistributor_SGI_PPI_0__13_GICR_MISCSTATUSR" offset="0x5C000" width="32" description="">
		<bitfield id="REDISTRIBUTOR_SGI_PPI_0__13_GICR_MISCSTATUSR__31_1" width="1" begin="31" end="31" resetval="0x0" description="cpu_active" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_0__13_GICR_MISCSTATUSR__2_1" width="1" begin="2" end="2" resetval="0x0" description="EnableGrp1_S" range="2" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_0__13_GICR_MISCSTATUSR__1_1" width="1" begin="1" end="1" resetval="0x0" description="EnableGrp1_NS" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_0__13_GICR_MISCSTATUSR__0_1" width="1" begin="0" end="0" resetval="0x0" description="EnableGrp0" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_0__14_GICR_PPISR" acronym="GIC_REGS_Redistributor_SGI_PPI_0__14_GICR_PPISR" offset="0x5C080" width="32" description="">
		<bitfield id="REDISTRIBUTOR_SGI_PPI_0__14_GICR_PPISR__16_16" width="16" begin="31" end="16" resetval="0x0" description="PPI status" range="31 - 16" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__2_GICR_CTLR" acronym="GIC_REGS_Redistributor_control_LPI_1__2_GICR_CTLR" offset="0x60000" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__2_GICR_CTLR__31_1" width="1" begin="31" end="31" resetval="0x0" description="Upstream Write Pending" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__2_GICR_CTLR__3_1" width="1" begin="3" end="3" resetval="0x0" description="Register Write Pending" range="3" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__2_GICR_CTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="Enable LPIs" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__3_GICR_IIDR" acronym="GIC_REGS_Redistributor_control_LPI_1__3_GICR_IIDR" offset="0x60004" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__3_GICR_IIDR__24_8" width="8" begin="31" end="24" resetval="0x0" description="ProductID" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__3_GICR_IIDR__16_4" width="4" begin="19" end="16" resetval="0x1" description="Variant" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__3_GICR_IIDR__12_4" width="4" begin="15" end="12" resetval="0x1" description="Revision" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__3_GICR_IIDR__0_12" width="12" begin="11" end="0" resetval="0x1083" description="Implementer" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__4_GICR_TYPER_lower" acronym="GIC_REGS_Redistributor_control_LPI_1__4_GICR_TYPER_lower" offset="0x60008" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__4_GICR_TYPER_LOWER__8_16" width="16" begin="23" end="8" resetval="0x0" description="Processor Number" range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__4_GICR_TYPER_LOWER__4_1" width="1" begin="4" end="4" resetval="0x0" description="Last" range="4" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__4_GICR_TYPER_LOWER__3_1" width="1" begin="3" end="3" resetval="0x0" description="Distributed" range="3" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__4_GICR_TYPER_LOWER__1_1" width="1" begin="1" end="1" resetval="0x0" description="VLPIS" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__4_GICR_TYPER_LOWER__0_1" width="1" begin="0" end="0" resetval="0x1" description="PLPIS" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__5_GICR_TYPER_upper" acronym="GIC_REGS_Redistributor_control_LPI_1__5_GICR_TYPER_upper" offset="0x6000C" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__5_GICR_TYPER_UPPER__24_8" width="8" begin="31" end="24" resetval="0x0" description="A3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__5_GICR_TYPER_UPPER__16_8" width="8" begin="23" end="16" resetval="0x0" description="A2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__5_GICR_TYPER_UPPER__8_8" width="8" begin="15" end="8" resetval="0x0" description="A1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__5_GICR_TYPER_UPPER__0_8" width="8" begin="7" end="0" resetval="0x0" description="A0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__6_GICR_WAKER" acronym="GIC_REGS_Redistributor_control_LPI_1__6_GICR_WAKER" offset="0x60014" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__6_GICR_WAKER__31_1" width="1" begin="31" end="31" resetval="0x0" description="Quiescent" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__6_GICR_WAKER__2_1" width="1" begin="2" end="2" resetval="0x1" description="ChildrenAsleep" range="2" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__6_GICR_WAKER__1_1" width="1" begin="1" end="1" resetval="0x1" description="ProcessorSleep" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__6_GICR_WAKER__0_1" width="1" begin="0" end="0" resetval="0x0" description="Sleep" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__7_GICR_PROPBASER_lower" acronym="GIC_REGS_Redistributor_control_LPI_1__7_GICR_PROPBASER_lower" offset="0x60070" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__7_GICR_PROPBASER_LOWER__12_20" width="20" begin="31" end="12" resetval="0x0" description="Physical Address [31:12]" range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__7_GICR_PROPBASER_LOWER__7_3" width="3" begin="9" end="7" resetval="0x0" description="Cacheability" range="9 - 7" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__7_GICR_PROPBASER_LOWER__0_5" width="5" begin="4" end="0" resetval="0x0" description="Idbits" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__8_GICR_PROPBASER_upper" acronym="GIC_REGS_Redistributor_control_LPI_1__8_GICR_PROPBASER_upper" offset="0x60074" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__8_GICR_PROPBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="Physical Address [47:32]" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__9_GICR_PENDBASER_lower" acronym="GIC_REGS_Redistributor_control_LPI_1__9_GICR_PENDBASER_lower" offset="0x60078" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__9_GICR_PENDBASER_LOWER__16_16" width="16" begin="31" end="16" resetval="0x0" description="Physical Address [31:16]" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__9_GICR_PENDBASER_LOWER__7_3" width="3" begin="9" end="7" resetval="0x0" description="Cacheability" range="9 - 7" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__10_GICR_PENDBASER_upper" acronym="GIC_REGS_Redistributor_control_LPI_1__10_GICR_PENDBASER_upper" offset="0x6007C" width="32" description="">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__10_GICR_PENDBASER_UPPER__30_1" width="1" begin="30" end="30" resetval="0x0" description="Pending Table Zero" range="30" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_1__10_GICR_PENDBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="Physical Address [47:32]" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__11_GICR_PIDR4" acronym="GIC_REGS_Redistributor_control_LPI_1__11_GICR_PIDR4" offset="0x6FFD0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__12_GICR_PIDR5" acronym="GIC_REGS_Redistributor_control_LPI_1__12_GICR_PIDR5" offset="0x6FFD4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__13_GICR_PIDR6" acronym="GIC_REGS_Redistributor_control_LPI_1__13_GICR_PIDR6" offset="0x6FFD8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__14_GICR_PIDR7" acronym="GIC_REGS_Redistributor_control_LPI_1__14_GICR_PIDR7" offset="0x6FFDC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__15_GICR_PIDR0" acronym="GIC_REGS_Redistributor_control_LPI_1__15_GICR_PIDR0" offset="0x6FFE0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__16_GICR_PIDR1" acronym="GIC_REGS_Redistributor_control_LPI_1__16_GICR_PIDR1" offset="0x6FFE4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__17_GICR_PIDR2" acronym="GIC_REGS_Redistributor_control_LPI_1__17_GICR_PIDR2" offset="0x6FFE8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__18_GICR_PIDR3" acronym="GIC_REGS_Redistributor_control_LPI_1__18_GICR_PIDR3" offset="0x6FFEC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__19_GICR_CIDR0" acronym="GIC_REGS_Redistributor_control_LPI_1__19_GICR_CIDR0" offset="0x6FFF0" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__20_GICR_CIDR1" acronym="GIC_REGS_Redistributor_control_LPI_1__20_GICR_CIDR1" offset="0x6FFF4" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__21_GICR_CIDR2" acronym="GIC_REGS_Redistributor_control_LPI_1__21_GICR_CIDR2" offset="0x6FFF8" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_control_LPI_1__22_GICR_CIDR3" acronym="GIC_REGS_Redistributor_control_LPI_1__22_GICR_CIDR3" offset="0x6FFFC" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__1_GICR_IGROUPR0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__1_GICR_IGROUPR0" offset="0x70080" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__2_GICR_ISENABLER0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__2_GICR_ISENABLER0" offset="0x70100" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__3_GICR_ICENABLER0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__3_GICR_ICENABLER0" offset="0x70180" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__4_GICR_ISPENDR0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__4_GICR_ISPENDR0" offset="0x70200" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__5_GICR_ICPENDR0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__5_GICR_ICPENDR0" offset="0x70280" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__6_GICR_ISACTIVER0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__6_GICR_ISACTIVER0" offset="0x70300" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__7_GICR_ICACTIVER0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__7_GICR_ICACTIVER0" offset="0x70380" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR0" offset="0x70400" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR1" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR1" offset="0x70404" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR2" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR2" offset="0x70408" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR3" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR3" offset="0x7040C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR4" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR4" offset="0x70410" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR5" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR5" offset="0x70414" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR6" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR6" offset="0x70418" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR7" acronym="GIC_REGS_Redistributor_SGI_PPI_1__8_GICR_IPRIORITYR7" offset="0x7041C" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__9_GICR_ICFGR0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__9_GICR_ICFGR0" offset="0x70C00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__10_GICR_ICFGR1" acronym="GIC_REGS_Redistributor_SGI_PPI_1__10_GICR_ICFGR1" offset="0x70C04" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__11_GICR_IGRPMODR0" acronym="GIC_REGS_Redistributor_SGI_PPI_1__11_GICR_IGRPMODR0" offset="0x70D00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__12_GICR_NSACR" acronym="GIC_REGS_Redistributor_SGI_PPI_1__12_GICR_NSACR" offset="0x70E00" width="32" description="">
		
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__13_GICR_MISCSTATUSR" acronym="GIC_REGS_Redistributor_SGI_PPI_1__13_GICR_MISCSTATUSR" offset="0x7C000" width="32" description="">
		<bitfield id="REDISTRIBUTOR_SGI_PPI_1__13_GICR_MISCSTATUSR__31_1" width="1" begin="31" end="31" resetval="0x0" description="cpu_active" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_1__13_GICR_MISCSTATUSR__2_1" width="1" begin="2" end="2" resetval="0x0" description="EnableGrp1_S" range="2" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_1__13_GICR_MISCSTATUSR__1_1" width="1" begin="1" end="1" resetval="0x0" description="EnableGrp1_NS" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_1__13_GICR_MISCSTATUSR__0_1" width="1" begin="0" end="0" resetval="0x0" description="EnableGrp0" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REGS_Redistributor_SGI_PPI_1__14_GICR_PPISR" acronym="GIC_REGS_Redistributor_SGI_PPI_1__14_GICR_PPISR" offset="0x7C080" width="32" description="">
		<bitfield id="REDISTRIBUTOR_SGI_PPI_1__14_GICR_PPISR__16_16" width="16" begin="31" end="16" resetval="0x0" description="PPI status" range="31 - 16" rwaccess="R/W"/>
	</register>
</module>