<?xml version="1.0" encoding="UTF-8"?>
<module id="PLLC" HW_revision="" XML_version="1" description="This module propagates reset and clocks to the device">
     <register id="REVID" acronym="REVID" offset="0" width="32" description="Contains peripheral ID and revision information">
<bitfield id="REV" width="32" begin="31" end="0" resetval="1149320192" description="Revision Identification Number" range="" rwaccess="R"/>
</register>
     <register id="RSTYPE" acronym="RSTYPE" offset="0xE4" width="32" description="Latches cause of the last reset. Although the reset value of all bits are 0, after coming out of reset, one bit will be set to one to indicate cause of reset. Some bits may not be doc'd to users.">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="PLLSWRST" width="1" begin="2" end="2" resetval="0" description="If 1, means that maximum reset was the reset to occur that is of highest priority" range="-" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="XWRST" width="1" begin="1" end="1" resetval="0" description="If 1, means that external warm reset was the last reset to occur that is of highest priority" range="-" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="POR" width="1" begin="0" end="0" resetval="0" description="If 1, means that power on reset was the last reset to occur that is of highest priority" range="-" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
</register>
 
    <register id="RSCTRL" acronym="RSCTRL" offset="0xE8" width="32" description="Enables software-controlled device reset">
<bitfield id="Reserved" width="15" begin="31" end="17" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="SWRST" width="1" begin="16" end="16" resetval="1" description="Software reset" range="-" rwaccess="RW">
<bitenum id="IN_RESET" value="0" token="IN_RESET" description=""/>
<bitenum id="NOT_IN_RESET" value="1" token="NOT_IN_RESET" description=""/>
</bitfield>
<bitfield id="KEY" width="16" begin="15" end="0" resetval="3" description="Unlock Key" range="-" rwaccess="RW">
<bitenum id="LOCKED" value="3" token="LOCKED" description=""/>
<bitenum id="UNLOCKED" value="12" token="UNLOCKED" description=""/>
<bitenum id="UNLOCK_KEY" value="23145" token="UNLOCK_KEY" description=""/>
</bitfield>
</register>
     <register id="PLLCTL" acronym="PLLCTL" offset="0x100" width="32" description="Controls PLL operations.">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="EXTCLKSRC" width="1" begin="9" end="9" resetval="0" description="Enable external clock source for PLL bypass mode" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="CLKMODE" width="1" begin="8" end="8" resetval="0" description="Reference Clock Selection; Actual default determined by module tieoff. May lock default value and doc as Reserved to users" range="-" rwaccess="RW">
<bitenum id="OSCIN" value="0" token="OSCIN" description="Internal oscillator"/>
<bitenum id="CLKIN" value="1" token="CLKIN" description="CLKIN square wave"/>
</bitfield>
<bitfield id="Reserved" width="2" begin="7" end="6" resetval="3" description="Reserved. Default to 1 for software backward compatibility (was STABLE bit in old PLLCTRL)" range="" rwaccess="N"/>
<bitfield id="PLLENSRC" width="1" begin="5" end="5" resetval="1" description="PLLEN mux control source. Actual default determined by module tieoff. May lock default value and doc as Reserved to users" range="-" rwaccess="RW">
<bitenum id="CLEAR" value="0" token="CLEAR" description=""/>
</bitfield>
<bitfield id="PLLDIS" width="1" begin="4" end="4" resetval="1" description="Asserts DISABLE to PLL if supported. Actual default determined by module tieoff. " range="-" rwaccess="RW">
<bitenum id="DEASSERT" value="0" token="DEASSERT" description="PLL disable de-asserted"/>
<bitenum id="ASSERT" value="1" token="ASSERT" description="PLL disable asserted"/>
</bitfield>
<bitfield id="PLLRST" width="1" begin="3" end="3" resetval="0" description="Asserts RESET to PLL if supported. Actual default determined by module tieoff." range="-" rwaccess="RW">
<bitenum id="ASSERT" value="0" token="ASSERT" description=""/>
<bitenum id="DEASSERT" value="1" token="DEASSERT" description=""/>
</bitfield>
<bitfield id="Reserved" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PLLPWRDN" width="1" begin="1" end="1" resetval="1" description="PLL Power down. Actual default determined by module tieoff" range="-" rwaccess="RW">
<bitenum id="POWERED_UP" value="0" token="POWERED_UP" description="PLL operation"/>
<bitenum id="POWERED_DOWN" value="1" token="POWERED_DOWN" description="PLL power down"/>
</bitfield>
<bitfield id="PLLEN" width="1" begin="0" end="0" resetval="0" description="PLL Mode Enable" range="-" rwaccess="RW">
<bitenum id="BYPASS" value="0" token="BYPASS" description="Bypass mode"/>
<bitenum id="PLL" value="1" token="PLL" description="PLL mode, not bypassed"/>
</bitfield>
</register>
     <register id="OCSEL" acronym="OCSEL" offset="0x104" width="32" description="OBSCLK Select Register">
<bitfield id="Reserved" width="27" begin="31" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="OCSRC" width="5" begin="4" end="0" resetval="32" description="OBSCLK source" range="0 - 31" rwaccess="RW">
<bitenum id="CLKIN" value="32" token="CLKIN" description="CLKIN clock source"/>
<bitenum id="SYSCLK1" value="35" token="SYSCLK1" description="PLLC SYSCLK1 clock source"/>
<bitenum id="SYSCLK2" value="36" token="SYSCLK2" description="PLLC SYSCLK2 clock source"/>
<bitenum id="SYSCLK3" value="37" token="SYSCLK3" description="PLLC SYSCLK3 clock source"/>
<bitenum id="SYSCLK4" value="38" token="SYSCLK4" description="PLLC SYSCLK4 clock source"/>
<bitenum id="SYSCLK5" value="39" token="SYSCLK5" description="PLLC SYSCLK5 clock source"/>
<bitenum id="SYSCLK6" value="40" token="SYSCLK6" description="PLLC SYSCLK6 clock source"/>
<bitenum id="SYSCLK7" value="41" token="SYSCLK7" description="PLLC SYSCLK7 clock source"/>
<bitenum id="RSVD" value="48" token="RSVD" description="Reserved"/>
<bitenum id="DISABLE" value="49" token="DISABLE" description="Disable"/>
</bitfield>
</register>
     <register id="PLLM" acronym="PLLM" offset="0x110" width="32" description="PLL Multiplier Control Register ">
<bitfield id="Reserved" width="27" begin="31" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="PLLM" width="5" begin="4" end="0" resetval="16" description="PLL Multiplier Select. Actual default determined by module tieoff. " range="0 - 31" rwaccess="RW"/>
</register>
     <register id="PREDIV" acronym="PREDIV" offset="0x114" width="32" description="Pre-Divider control. ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="PREDEN" width="1" begin="15" end="15" resetval="1" description="Pre_Divider enable. Actual default determined by module tieoff" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="PLLDIV1" acronym="PLLDIV1" offset="0x118" width="32" description="Divider 1 control--divider for SYSCLK1. ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="D1EN" width="1" begin="15" end="15" resetval="0" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="PLLDIV2" acronym="PLLDIV2" offset="0x11C" width="32" description="Divider 2 control--divider for SYSCLK2. ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="D2EN" width="1" begin="15" end="15" resetval="1" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="1" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="PLLDIV3" acronym="PLLDIV3" offset="0x120" width="32" description="Divider 3 control--divider for SYSCLK3. ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="D3EN" width="1" begin="15" end="15" resetval="1" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="2" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="OSCDIV" acronym="OSCDIV" offset="0x124" width="32" description="Oscillator Divider">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="OD1EN" width="1" begin="15" end="15" resetval="1" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="POSTDIV" acronym="POSTDIV" offset="0x128" width="32" description="Post-Divider control. ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="POSTDEN" width="1" begin="15" end="15" resetval="1" description="Post_Divider enable. Actual default determined by module tieoff" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="1" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="PLLCMD" acronym="PLLCMD" offset="0x138" width="32" description="contains command bits for various operations. Writes of 1 initiates command. Writes of 0 clear the bit but have no effect. ">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="GOSET" width="1" begin="0" end="0" resetval="0" description="GO bit for SYSCLKx phase alignment" range="" rwaccess="RW">
<bitenum id="CLRBIT" value="0" token="CLRBIT" description="Clear bit (no effect)"/>
<bitenum id="PHASE_ALIGN" value="1" token="PHASE_ALIGN" description="Phase alignment"/>
</bitfield>
</register>
     <register id="PLLSTAT" acronym="PLLSTAT" offset="0x13C" width="32" description="shows PLLCTRL status.">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="STABLE" width="1" begin="2" end="2" resetval="0" description="OSC counter done, oscillator assumed to be stable. By the time device comes out of reset, this bit should become 1. May not need to document" range="-" rwaccess="R">
<bitenum id="OSC_NOT_STABLE" value="0" token="OSC_NOT_STABLE" description=""/>
<bitenum id="OSC_STABLE" value="1" token="OSC_STABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="GOSTAT" width="1" begin="0" end="0" resetval="0" description="Status of GO operation. If 1, indicates GO operation in progress." range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
<bitenum id="INPROG" value="1" token="INPROG" description=""/>
</bitfield>
</register>
     <register id="ALNCTL" acronym="ALNCTL" offset="0x140" width="32" description="Indicates which SYSCLKs need to be aligned for proper device operation. May lock defaults and make register R only. Actual default determined by module tieoff. ">
<bitfield id="Reserved" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ALN7" width="1" begin="6" end="6" resetval="1" description="SYSCLK7 needs to be aligned to others selected in this register" range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="ALN6" width="1" begin="5" end="5" resetval="1" description="SYSCLK6 needs to be aligned to others selected in this register" range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="ALN5" width="1" begin="4" end="4" resetval="1" description="SYSCLK5 needs to be aligned to others selected in this register" range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="ALN4" width="1" begin="3" end="3" resetval="1" description="SYSCLK4 needs to be aligned to others selected in this register" range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="ALN3" width="1" begin="2" end="2" resetval="1" description="SYSCLK3 needs to be aligned to others selected in this register" range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="ALN2" width="1" begin="1" end="1" resetval="1" description="SYSCLK2 needs to be aligned to others selected in this register" range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
<bitfield id="ALN1" width="1" begin="0" end="0" resetval="1" description="SYSCLK1 needs to be aligned to others selected in this register" range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description=""/>
<bitenum id="YES" value="1" token="YES" description=""/>
</bitfield>
</register>
     <register id="DCHANGE" acronym="DCHANGE" offset="0x144" width="32" description="Indicates if SYSCLK divide ratio has been modified. ">
<bitfield id="Reserved" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SYS7" width="1" begin="6" end="6" resetval="0" description="SYSCLK7 divide ratio is modified" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="ratio not modified"/>
<bitenum id="YES" value="1" token="YES" description="ratio modified"/>
</bitfield>
<bitfield id="SYS6" width="1" begin="5" end="5" resetval="0" description="SYSCLK6 divide ratio is modified" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="ratio not modified"/>
<bitenum id="YES" value="1" token="YES" description="ratio modified"/>
</bitfield>
<bitfield id="SYS5" width="1" begin="4" end="4" resetval="0" description="SYSCLK5 divide ratio is modified" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="ratio not modified"/>
<bitenum id="YES" value="1" token="YES" description="ratio modified"/>
</bitfield>
<bitfield id="SYS4" width="1" begin="3" end="3" resetval="0" description="SYSCLK4 divide ratio is modified" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="ratio not modified"/>
<bitenum id="YES" value="1" token="YES" description="ratio modified"/>
</bitfield>
<bitfield id="SYS3" width="1" begin="2" end="2" resetval="0" description="SYSCLK3 divide ratio is modified" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="ratio not modified"/>
<bitenum id="YES" value="1" token="YES" description="ratio modified"/>
</bitfield>
<bitfield id="SYS2" width="1" begin="1" end="1" resetval="0" description="SYSCLK2 divide ratio is modified" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="ratio not modified"/>
<bitenum id="YES" value="1" token="YES" description="ratio modified"/>
</bitfield>
<bitfield id="SYS1" width="1" begin="0" end="0" resetval="0" description="SYSCLK1 divide ratio is modified" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="ratio not modified"/>
<bitenum id="YES" value="1" token="YES" description="ratio modified"/>
</bitfield>
</register>
     <register id="CKEN" acronym="CKEN" offset="0x148" width="32" description="clock enable control for miscellaneous output clocks. ">
<bitfield id="Reserved" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="OBSEN" width="1" begin="1" end="1" resetval="1" description="OBSCLK enable." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="AUXEN" width="1" begin="0" end="0" resetval="1" description="AUXCLK enable. Actual default determined by tieoff. Only document if clk exists" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="CKSTAT" acronym="CKSTAT" offset="0x14C" width="32" description="Clock status for all clocks except SYSCLKx. ">
<bitfield id="Reserved" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="OBSON" width="1" begin="1" end="1" resetval="1" description="OBSCLK on status." range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
<bitfield id="AUXEN" width="1" begin="0" end="0" resetval="1" description="AUXCLK on status. Actual default determined by tieoff. " range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
</register>
     <register id="SYSTAT" acronym="SYSTAT" offset="0x150" width="32" description="Indicates SYSCLK on/off status. Only document necessary bits to customers. Actual default determined by actual clock on/off status, which depends on PLLDIV[n].D[n]EN bit default">
<bitfield id="Reserved" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SYS7ON" width="1" begin="6" end="6" resetval="1" description="SYSCLK7 on status" range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
<bitfield id="SYS6ON" width="1" begin="5" end="5" resetval="1" description="SYSCLK6 on status" range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
<bitfield id="SYS5ON" width="1" begin="4" end="4" resetval="1" description="SYSCLK5 on status" range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
<bitfield id="SYS4ON" width="1" begin="3" end="3" resetval="1" description="SYSCLK4 on status" range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
<bitfield id="SYS3ON" width="1" begin="2" end="2" resetval="1" description="SYSCLK3 on status" range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
<bitfield id="SYS2ON" width="1" begin="1" end="1" resetval="1" description="SYSCLK2 on status" range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
<bitfield id="SYS1ON" width="1" begin="0" end="0" resetval="1" description="SYSCLK1 on status" range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description=""/>
<bitenum id="ON" value="1" token="ON" description=""/>
</bitfield>
</register>
     <register id="PLLDIV4" acronym="PLLDIV4" offset="0x160" width="32" description="Divider 4 control--divider for SYSCLK4, ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="D4EN" width="1" begin="15" end="15" resetval="1" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="3" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="PLLDIV5" acronym="PLLDIV5" offset="0x164" width="32" description="Divider 5 control--divider for SYSCLK5.">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="D5EN" width="1" begin="15" end="15" resetval="1" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="2" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="PLLDIV6" acronym="PLLDIV6" offset="0x168" width="32" description="Divider 6 control--divider for SYSCLK6. ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="D6EN" width="1" begin="15" end="15" resetval="1" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="PLLDIV7" acronym="PLLDIV7" offset="0x16C" width="32" description="Divider 7 control--divider for SYSCLK7.">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="D7EN" width="1" begin="15" end="15" resetval="1" description="Divider Enable. Actual default determined by module tieoff. May lock default and make bit R only" range="-" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="Reserved" width="10" begin="14" end="5" resetval="0" description="Reserved" range="-" rwaccess="N"/>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="5" description="Divider ratio. Actual default determined by module tieoff. May lock default and make bit R only" range="0 - 15" rwaccess="RW"/>
</register>
     <register id="EMUCNT0" acronym="EMUCNT0" offset="0x1F0" width="32" description="Emulation Performance Counter 0 Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Counter value for lower 64 bits" range="-" rwaccess="R"/>
</register>
     <register id="EMUCNT1" acronym="EMUCNT1" offset="0x1F4" width="32" description="Emulation Performance Counter 1 Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Counter value for upper 64 bits" range="-" rwaccess="R"/>
</register>
</module>
