

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Wed Apr 24 23:22:09 2024

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    14                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17  0000                     
    18                           ; Version 2.20
    19                           ; Generated 12/02/2020 GMT
    20                           ; 
    21                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4620 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     
    53                           	psect	idataCOMRAM
    54  00FC59                     __pidataCOMRAM:
    55                           	callstack 0
    56                           
    57                           ;initializer for _port_register
    58  00FC59  80                 	db	128
    59  00FC5A  0F                 	db	15
    60  00FC5B  81                 	db	129
    61  00FC5C  0F                 	db	15
    62  00FC5D  82                 	db	130
    63  00FC5E  0F                 	db	15
    64  00FC5F  83                 	db	131
    65  00FC60  0F                 	db	15
    66  00FC61  84                 	db	132
    67  00FC62  0F                 	db	15
    68                           
    69                           ;initializer for _lat_register
    70  00FC63  89                 	db	137
    71  00FC64  0F                 	db	15
    72  00FC65  8A                 	db	138
    73  00FC66  0F                 	db	15
    74  00FC67  8B                 	db	139
    75  00FC68  0F                 	db	15
    76  00FC69  8C                 	db	140
    77  00FC6A  0F                 	db	15
    78  00FC6B  8D                 	db	141
    79  00FC6C  0F                 	db	15
    80                           
    81                           ;initializer for _tris_register
    82  00FC6D  92                 	db	146
    83  00FC6E  0F                 	db	15
    84  00FC6F  93                 	db	147
    85  00FC70  0F                 	db	15
    86  00FC71  94                 	db	148
    87  00FC72  0F                 	db	15
    88  00FC73  95                 	db	149
    89  00FC74  0F                 	db	15
    90  00FC75  96                 	db	150
    91  00FC76  0F                 	db	15
    92                           
    93                           ;initializer for main@F2818
    94  00FC77  12                 	db	18
    95                           
    96                           ;initializer for main@F2816
    97  00FC78  0A                 	db	10
    98                           
    99                           ;initializer for main@F2814
   100  00FC79  02                 	db	2
   101                           
   102                           	psect	nvCOMRAM
   103  000031                     __pnvCOMRAM:
   104                           	callstack 0
   105  000031                     _ret:
   106                           	callstack 0
   107  000031                     	ds	1
   108  0000                     _PORTE	set	3972
   109  0000                     _PORTD	set	3971
   110  0000                     _PORTC	set	3970
   111  0000                     _PORTB	set	3969
   112  0000                     _PORTA	set	3968
   113  0000                     _LATE	set	3981
   114  0000                     _LATD	set	3980
   115  0000                     _LATC	set	3979
   116  0000                     _LATB	set	3978
   117  0000                     _LATA	set	3977
   118  0000                     _TRISE	set	3990
   119  0000                     _TRISD	set	3989
   120  0000                     _TRISC	set	3988
   121  0000                     _TRISB	set	3987
   122  0000                     _TRISA	set	3986
   123                           
   124                           ; #config settings
   125                           
   126                           	psect	cinit
   127  00FC7A                     __pcinit:
   128                           	callstack 0
   129  00FC7A                     start_initialization:
   130                           	callstack 0
   131  00FC7A                     __initialization:
   132                           	callstack 0
   133                           
   134                           ; Initialize objects allocated to COMRAM (33 bytes)
   135                           ; load TBLPTR registers with __pidataCOMRAM
   136  00FC7A  0E59               	movlw	low __pidataCOMRAM
   137  00FC7C  6EF6               	movwf	tblptrl,c
   138  00FC7E  0EFC               	movlw	high __pidataCOMRAM
   139  00FC80  6EF7               	movwf	tblptrh,c
   140  00FC82  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   141  00FC84  6EF8               	movwf	tblptru,c
   142  00FC86  EE00  F001         	lfsr	0,__pdataCOMRAM
   143  00FC8A  EE10 F021          	lfsr	1,33
   144  00FC8E                     copy_data0:
   145  00FC8E  0009               	tblrd		*+
   146  00FC90  CFF5 FFEE          	movff	tablat,postinc0
   147  00FC94  50E5               	movf	postdec1,w,c
   148  00FC96  50E1               	movf	fsr1l,w,c
   149  00FC98  E1FA               	bnz	copy_data0
   150  00FC9A                     end_of_initialization:
   151                           	callstack 0
   152  00FC9A                     __end_of__initialization:
   153                           	callstack 0
   154  00FC9A  0E00               	movlw	low (__Lmediumconst shr (0+16))
   155  00FC9C  6EF8               	movwf	tblptru,c
   156  00FC9E  0100               	movlb	0
   157  00FCA0  EF52  F07E         	goto	_main	;jump to C main() function
   158                           
   159                           	psect	dataCOMRAM
   160  000001                     __pdataCOMRAM:
   161                           	callstack 0
   162  000001                     _port_register:
   163                           	callstack 0
   164  000001                     	ds	10
   165  00000B                     _lat_register:
   166                           	callstack 0
   167  00000B                     	ds	10
   168  000015                     _tris_register:
   169                           	callstack 0
   170  000015                     	ds	10
   171  00001F                     main@F2818:
   172                           	callstack 0
   173  00001F                     	ds	1
   174  000020                     main@F2816:
   175                           	callstack 0
   176  000020                     	ds	1
   177  000021                     main@F2814:
   178                           	callstack 0
   179  000021                     	ds	1
   180                           
   181                           	psect	cstackCOMRAM
   182  000022                     __pcstackCOMRAM:
   183                           	callstack 0
   184  000022                     gpio_pin_direction_intialize@_pin_config:
   185                           	callstack 0
   186  000022                     gpio_pin_write_logic@_pin_config:
   187                           	callstack 0
   188                           
   189                           ; 2 bytes @ 0x0
   190  000022                     	ds	2
   191  000024                     ??_gpio_pin_direction_intialize:
   192  000024                     gpio_pin_write_logic@logic:
   193                           	callstack 0
   194                           
   195                           ; 1 bytes @ 0x2
   196  000024                     	ds	1
   197  000025                     ??_gpio_pin_write_logic:
   198                           
   199                           ; 1 bytes @ 0x3
   200  000025                     	ds	5
   201  00002A                     gpio_pin_direction_intialize@ret:
   202                           	callstack 0
   203                           
   204                           ; 1 bytes @ 0x8
   205  00002A                     	ds	1
   206  00002B                     gpio_pin_write_logic@ret:
   207                           	callstack 0
   208                           
   209                           ; 1 bytes @ 0x9
   210  00002B                     	ds	1
   211  00002C                     ??_main:
   212                           
   213                           ; 1 bytes @ 0xA
   214  00002C                     	ds	2
   215  00002E                     main@led_1:
   216                           	callstack 0
   217                           
   218                           ; 1 bytes @ 0xC
   219  00002E                     	ds	1
   220  00002F                     main@led_2:
   221                           	callstack 0
   222                           
   223                           ; 1 bytes @ 0xD
   224  00002F                     	ds	1
   225  000030                     main@led_3:
   226                           	callstack 0
   227                           
   228                           ; 1 bytes @ 0xE
   229  000030                     	ds	1
   230                           
   231 ;;
   232 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   233 ;;
   234 ;; *************** function _main *****************
   235 ;; Defined at:
   236 ;;		line 18 in file "application.c"
   237 ;; Parameters:    Size  Location     Type
   238 ;;		None
   239 ;; Auto vars:     Size  Location     Type
   240 ;;  led_3           1   14[COMRAM] struct .
   241 ;;  led_2           1   13[COMRAM] struct .
   242 ;;  led_1           1   12[COMRAM] struct .
   243 ;; Return value:  Size  Location     Type
   244 ;;                  2  125[None  ] int 
   245 ;; Registers used:
   246 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   247 ;; Tracked objects:
   248 ;;		On entry : 0/0
   249 ;;		On exit  : 0/0
   250 ;;		Unchanged: 0/0
   251 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   252 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   253 ;;      Locals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   254 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   255 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   256 ;;Total ram usage:        5 bytes
   257 ;; Hardware stack levels required when called:    1
   258 ;; This function calls:
   259 ;;		_gpio_pin_direction_intialize
   260 ;;		_gpio_pin_write_logic
   261 ;; This function is called by:
   262 ;;		Startup code after reset
   263 ;; This function uses a non-reentrant model
   264 ;;
   265                           
   266                           	psect	text0
   267  00FCA4                     __ptext0:
   268                           	callstack 0
   269  00FCA4                     _main:
   270                           	callstack 30
   271  00FCA4                     
   272                           ;application.c: 20:  pin_config_t led_1={
   273  00FCA4  C021  F02E         	movff	main@F2814,main@led_1
   274                           
   275                           ;application.c: 27:  pin_config_t led_2={
   276  00FCA8  C020  F02F         	movff	main@F2816,main@led_2
   277                           
   278                           ;application.c: 34:  pin_config_t led_3={
   279  00FCAC  C01F  F030         	movff	main@F2818,main@led_3
   280  00FCB0                     
   281                           ;application.c: 41:  ret = gpio_pin_direction_intialize(&led_1);
   282  00FCB0  0E2E               	movlw	low main@led_1
   283  00FCB2  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   284  00FCB4  0E00               	movlw	high main@led_1
   285  00FCB6  6E23               	movwf	(gpio_pin_direction_intialize@_pin_config+1)^0,c
   286  00FCB8  EC5E  F07F         	call	_gpio_pin_direction_intialize	;wreg free
   287  00FCBC  6E31               	movwf	_ret^0,c
   288                           
   289                           ;application.c: 42:  ret = gpio_pin_direction_intialize(&led_2);
   290  00FCBE  0E2F               	movlw	low main@led_2
   291  00FCC0  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   292  00FCC2  0E00               	movlw	high main@led_2
   293  00FCC4  6E23               	movwf	(gpio_pin_direction_intialize@_pin_config+1)^0,c
   294  00FCC6  EC5E  F07F         	call	_gpio_pin_direction_intialize	;wreg free
   295  00FCCA  6E31               	movwf	_ret^0,c
   296                           
   297                           ;application.c: 43:  ret = gpio_pin_direction_intialize(&led_3);
   298  00FCCC  0E30               	movlw	low main@led_3
   299  00FCCE  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   300  00FCD0  0E00               	movlw	high main@led_3
   301  00FCD2  6E23               	movwf	(gpio_pin_direction_intialize@_pin_config+1)^0,c
   302  00FCD4  EC5E  F07F         	call	_gpio_pin_direction_intialize	;wreg free
   303  00FCD8  6E31               	movwf	_ret^0,c
   304  00FCDA                     l132:
   305                           
   306                           ;application.c: 47:     ret =gpio_pin_write_logic(&led_1 , HIGH);
   307  00FCDA  0E2E               	movlw	low main@led_1
   308  00FCDC  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   309  00FCDE  0E00               	movlw	high main@led_1
   310  00FCE0  6E23               	movwf	(gpio_pin_write_logic@_pin_config+1)^0,c
   311  00FCE2  0E01               	movlw	1
   312  00FCE4  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   313  00FCE6  ECC8  F07E         	call	_gpio_pin_write_logic	;wreg free
   314  00FCEA  6E31               	movwf	_ret^0,c
   315  00FCEC                     
   316                           ;application.c: 48:     _delay((unsigned long)((2000)*(4000000UL/4000.0)));
   317  00FCEC  0E0B               	movlw	11
   318  00FCEE  6E2D               	movwf	(??_main+1)^0,c
   319  00FCF0  0E26               	movlw	38
   320  00FCF2  6E2C               	movwf	??_main^0,c
   321  00FCF4  0E5E               	movlw	94
   322  00FCF6                     u437:
   323  00FCF6  2EE8               	decfsz	wreg,f,c
   324  00FCF8  D7FE               	bra	u437
   325  00FCFA  2E2C               	decfsz	??_main^0,f,c
   326  00FCFC  D7FC               	bra	u437
   327  00FCFE  2E2D               	decfsz	(??_main+1)^0,f,c
   328  00FD00  D7FA               	bra	u437
   329  00FD02                     
   330                           ;application.c: 49:      ret =gpio_pin_write_logic(&led_1 , LOW);
   331  00FD02  0E2E               	movlw	low main@led_1
   332  00FD04  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   333  00FD06  0E00               	movlw	high main@led_1
   334  00FD08  6E23               	movwf	(gpio_pin_write_logic@_pin_config+1)^0,c
   335  00FD0A  0E00               	movlw	0
   336  00FD0C  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   337  00FD0E  ECC8  F07E         	call	_gpio_pin_write_logic	;wreg free
   338  00FD12  6E31               	movwf	_ret^0,c
   339  00FD14                     
   340                           ;application.c: 52:     ret =gpio_pin_write_logic(&led_3 , HIGH);
   341  00FD14  0E30               	movlw	low main@led_3
   342  00FD16  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   343  00FD18  0E00               	movlw	high main@led_3
   344  00FD1A  6E23               	movwf	(gpio_pin_write_logic@_pin_config+1)^0,c
   345  00FD1C  0E01               	movlw	1
   346  00FD1E  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   347  00FD20  ECC8  F07E         	call	_gpio_pin_write_logic	;wreg free
   348  00FD24  6E31               	movwf	_ret^0,c
   349  00FD26                     
   350                           ;application.c: 53:     _delay((unsigned long)((2000)*(4000000UL/4000.0)));
   351  00FD26  0E0B               	movlw	11
   352  00FD28  6E2D               	movwf	(??_main+1)^0,c
   353  00FD2A  0E26               	movlw	38
   354  00FD2C  6E2C               	movwf	??_main^0,c
   355  00FD2E  0E5E               	movlw	94
   356  00FD30                     u447:
   357  00FD30  2EE8               	decfsz	wreg,f,c
   358  00FD32  D7FE               	bra	u447
   359  00FD34  2E2C               	decfsz	??_main^0,f,c
   360  00FD36  D7FC               	bra	u447
   361  00FD38  2E2D               	decfsz	(??_main+1)^0,f,c
   362  00FD3A  D7FA               	bra	u447
   363                           
   364                           ;application.c: 54:     ret =gpio_pin_write_logic(&led_3 , LOW);
   365  00FD3C  0E30               	movlw	low main@led_3
   366  00FD3E  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   367  00FD40  0E00               	movlw	high main@led_3
   368  00FD42  6E23               	movwf	(gpio_pin_write_logic@_pin_config+1)^0,c
   369  00FD44  0E00               	movlw	0
   370  00FD46  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   371  00FD48  ECC8  F07E         	call	_gpio_pin_write_logic	;wreg free
   372  00FD4C  6E31               	movwf	_ret^0,c
   373                           
   374                           ;application.c: 57:     ret =gpio_pin_write_logic(&led_2 , HIGH);
   375  00FD4E  0E2F               	movlw	low main@led_2
   376  00FD50  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   377  00FD52  0E00               	movlw	high main@led_2
   378  00FD54  6E23               	movwf	(gpio_pin_write_logic@_pin_config+1)^0,c
   379  00FD56  0E01               	movlw	1
   380  00FD58  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   381  00FD5A  ECC8  F07E         	call	_gpio_pin_write_logic	;wreg free
   382  00FD5E  6E31               	movwf	_ret^0,c
   383  00FD60                     
   384                           ;application.c: 58:    _delay((unsigned long)((2000)*(4000000UL/4000.0)));
   385  00FD60  0E0B               	movlw	11
   386  00FD62  6E2D               	movwf	(??_main+1)^0,c
   387  00FD64  0E26               	movlw	38
   388  00FD66  6E2C               	movwf	??_main^0,c
   389  00FD68  0E5E               	movlw	94
   390  00FD6A                     u457:
   391  00FD6A  2EE8               	decfsz	wreg,f,c
   392  00FD6C  D7FE               	bra	u457
   393  00FD6E  2E2C               	decfsz	??_main^0,f,c
   394  00FD70  D7FC               	bra	u457
   395  00FD72  2E2D               	decfsz	(??_main+1)^0,f,c
   396  00FD74  D7FA               	bra	u457
   397  00FD76                     
   398                           ;application.c: 59:     ret =gpio_pin_write_logic(&led_2 , LOW);
   399  00FD76  0E2F               	movlw	low main@led_2
   400  00FD78  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   401  00FD7A  0E00               	movlw	high main@led_2
   402  00FD7C  6E23               	movwf	(gpio_pin_write_logic@_pin_config+1)^0,c
   403  00FD7E  0E00               	movlw	0
   404  00FD80  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   405  00FD82  ECC8  F07E         	call	_gpio_pin_write_logic	;wreg free
   406  00FD86  6E31               	movwf	_ret^0,c
   407  00FD88  EF6D  F07E         	goto	l132
   408  00FD8C  EF00  F000         	goto	start
   409  00FD90                     __end_of_main:
   410                           	callstack 0
   411                           
   412 ;; *************** function _gpio_pin_write_logic *****************
   413 ;; Defined at:
   414 ;;		line 65 in file "MCAL_layer/GPIO/hal_gpio.c"
   415 ;; Parameters:    Size  Location     Type
   416 ;;  _pin_config     2    0[COMRAM] PTR const struct .
   417 ;;		 -> main@led_3(1), main@led_2(1), main@led_1(1), 
   418 ;;  logic           1    2[COMRAM] enum E2752
   419 ;; Auto vars:     Size  Location     Type
   420 ;;  ret             1    9[COMRAM] unsigned char 
   421 ;; Return value:  Size  Location     Type
   422 ;;                  1    wreg      unsigned char 
   423 ;; Registers used:
   424 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   425 ;; Tracked objects:
   426 ;;		On entry : 0/0
   427 ;;		On exit  : 0/0
   428 ;;		Unchanged: 0/0
   429 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   430 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   431 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   432 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   433 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   434 ;;Total ram usage:       10 bytes
   435 ;; Hardware stack levels used:    1
   436 ;; This function calls:
   437 ;;		Nothing
   438 ;; This function is called by:
   439 ;;		_main
   440 ;;		_gpio_direction_intialize
   441 ;; This function uses a non-reentrant model
   442 ;;
   443                           
   444                           	psect	text1
   445  00FD90                     __ptext1:
   446                           	callstack 0
   447  00FD90                     _gpio_pin_write_logic:
   448                           	callstack 30
   449  00FD90                     
   450                           ;MCAL_layer/GPIO/hal_gpio.c: 66: Std_ReturnType ret = (Std_ReturnType)0x01 ;
   451  00FD90  0E01               	movlw	1
   452  00FD92  6E2B               	movwf	gpio_pin_write_logic@ret^0,c
   453  00FD94                     
   454                           ;MCAL_layer/GPIO/hal_gpio.c: 67: if(((void*)0)==_pin_config || _pin_config->pin >8 -1){
   455  00FD94  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   456  00FD96  1023               	iorwf	(gpio_pin_write_logic@_pin_config+1)^0,w,c
   457  00FD98  B4D8               	btfsc	status,2,c
   458  00FD9A  EFD1  F07E         	goto	u371
   459  00FD9E  EFD3  F07E         	goto	u370
   460  00FDA2                     u371:
   461  00FDA2  EFE4  F07E         	goto	l1019
   462  00FDA6                     u370:
   463  00FDA6  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   464  00FDAA  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   465  00FDAE  30DF               	rrcf	indf2,w,c
   466  00FDB0  32E8               	rrcf	wreg,f,c
   467  00FDB2  32E8               	rrcf	wreg,f,c
   468  00FDB4  0B07               	andlw	7
   469  00FDB6  6E25               	movwf	??_gpio_pin_write_logic^0,c
   470  00FDB8  0E07               	movlw	7
   471  00FDBA  6425               	cpfsgt	??_gpio_pin_write_logic^0,c
   472  00FDBC  EFE2  F07E         	goto	u381
   473  00FDC0  EFE4  F07E         	goto	u380
   474  00FDC4                     u381:
   475  00FDC4  EF47  F07F         	goto	l1027
   476  00FDC8                     u380:
   477  00FDC8                     l1019:
   478                           
   479                           ;MCAL_layer/GPIO/hal_gpio.c: 68:     ret = (Std_ReturnType)0x00;
   480  00FDC8  0E00               	movlw	0
   481  00FDCA  6E2B               	movwf	gpio_pin_write_logic@ret^0,c
   482                           
   483                           ;MCAL_layer/GPIO/hal_gpio.c: 69:     }
   484  00FDCC  EF5C  F07F         	goto	l1029
   485  00FDD0                     l1021:
   486                           
   487                           ;MCAL_layer/GPIO/hal_gpio.c: 73:               (*lat_register[_pin_config->port] &= ~((u
      +                          int8)1 << _pin_config->pin));
   488  00FDD0  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   489  00FDD4  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   490  00FDD8  30DF               	rrcf	indf2,w,c
   491  00FDDA  32E8               	rrcf	wreg,f,c
   492  00FDDC  32E8               	rrcf	wreg,f,c
   493  00FDDE  0B07               	andlw	7
   494  00FDE0  6E25               	movwf	??_gpio_pin_write_logic^0,c
   495  00FDE2  0E01               	movlw	1
   496  00FDE4  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   497  00FDE6  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   498  00FDE8  EFF8  F07E         	goto	u394
   499  00FDEC                     u395:
   500  00FDEC  90D8               	bcf	status,0,c
   501  00FDEE  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   502  00FDF0                     u394:
   503  00FDF0  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   504  00FDF2  EFF6  F07E         	goto	u395
   505  00FDF6  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   506  00FDF8  0AFF               	xorlw	255
   507  00FDFA  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   508  00FDFC  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   509  00FE00  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   510  00FE04  50DF               	movf	indf2,w,c
   511  00FE06  0B07               	andlw	7
   512  00FE08  6E28               	movwf	(??_gpio_pin_write_logic+3)^0,c
   513  00FE0A  5028               	movf	(??_gpio_pin_write_logic+3)^0,w,c
   514  00FE0C  0D02               	mullw	2
   515  00FE0E  0E0B               	movlw	low _lat_register
   516  00FE10  24F3               	addwf	243,w,c
   517  00FE12  6ED9               	movwf	fsr2l,c
   518  00FE14  0E00               	movlw	high _lat_register
   519  00FE16  20F4               	addwfc	prodh,w,c
   520  00FE18  6EDA               	movwf	fsr2h,c
   521  00FE1A  CFDE F029          	movff	postinc2,??_gpio_pin_write_logic+4
   522  00FE1E  CFDD F02A          	movff	postdec2,??_gpio_pin_write_logic+5
   523  00FE22  C029  FFD9         	movff	??_gpio_pin_write_logic+4,fsr2l
   524  00FE26  C02A  FFDA         	movff	??_gpio_pin_write_logic+5,fsr2h
   525  00FE2A  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   526  00FE2C  16DF               	andwf	indf2,f,c
   527                           
   528                           ;MCAL_layer/GPIO/hal_gpio.c: 74:                  break;
   529  00FE2E  EF5C  F07F         	goto	l1029
   530  00FE32                     l1023:
   531                           
   532                           ;MCAL_layer/GPIO/hal_gpio.c: 76:               (*lat_register[_pin_config->port] |= ((ui
      +                          nt8)1 << _pin_config->pin));
   533  00FE32  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   534  00FE36  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   535  00FE3A  30DF               	rrcf	indf2,w,c
   536  00FE3C  32E8               	rrcf	wreg,f,c
   537  00FE3E  32E8               	rrcf	wreg,f,c
   538  00FE40  0B07               	andlw	7
   539  00FE42  6E25               	movwf	??_gpio_pin_write_logic^0,c
   540  00FE44  0E01               	movlw	1
   541  00FE46  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   542  00FE48  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   543  00FE4A  EF29  F07F         	goto	u404
   544  00FE4E                     u405:
   545  00FE4E  90D8               	bcf	status,0,c
   546  00FE50  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   547  00FE52                     u404:
   548  00FE52  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   549  00FE54  EF27  F07F         	goto	u405
   550  00FE58  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   551  00FE5C  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   552  00FE60  50DF               	movf	indf2,w,c
   553  00FE62  0B07               	andlw	7
   554  00FE64  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   555  00FE66  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   556  00FE68  0D02               	mullw	2
   557  00FE6A  0E0B               	movlw	low _lat_register
   558  00FE6C  24F3               	addwf	243,w,c
   559  00FE6E  6ED9               	movwf	fsr2l,c
   560  00FE70  0E00               	movlw	high _lat_register
   561  00FE72  20F4               	addwfc	prodh,w,c
   562  00FE74  6EDA               	movwf	fsr2h,c
   563  00FE76  CFDE F028          	movff	postinc2,??_gpio_pin_write_logic+3
   564  00FE7A  CFDD F029          	movff	postdec2,??_gpio_pin_write_logic+4
   565  00FE7E  C028  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   566  00FE82  C029  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   567  00FE86  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   568  00FE88  12DF               	iorwf	indf2,f,c
   569                           
   570                           ;MCAL_layer/GPIO/hal_gpio.c: 77:                  break;
   571  00FE8A  EF5C  F07F         	goto	l1029
   572  00FE8E                     l1027:
   573  00FE8E  5024               	movf	gpio_pin_write_logic@logic^0,w,c
   574  00FE90  6E25               	movwf	??_gpio_pin_write_logic^0,c
   575  00FE92  6A26               	clrf	(??_gpio_pin_write_logic+1)^0,c
   576                           
   577                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   578                           ; Switch size 1, requested type "simple"
   579                           ; Number of cases is 1, Range of values is 0 to 0
   580                           ; switch strategies available:
   581                           ; Name         Instructions Cycles
   582                           ; simple_byte            4     3 (average)
   583                           ;	Chosen strategy is simple_byte
   584  00FE94  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   585  00FE96  0A00               	xorlw	0	; case 0
   586  00FE98  B4D8               	btfsc	status,2,c
   587  00FE9A  EF51  F07F         	goto	l1073
   588  00FE9E  EFE4  F07E         	goto	l1019
   589  00FEA2                     l1073:
   590                           
   591                           ; Switch size 1, requested type "simple"
   592                           ; Number of cases is 2, Range of values is 0 to 1
   593                           ; switch strategies available:
   594                           ; Name         Instructions Cycles
   595                           ; simple_byte            7     4 (average)
   596                           ;	Chosen strategy is simple_byte
   597  00FEA2  5025               	movf	??_gpio_pin_write_logic^0,w,c
   598  00FEA4  0A00               	xorlw	0	; case 0
   599  00FEA6  B4D8               	btfsc	status,2,c
   600  00FEA8  EFE8  F07E         	goto	l1021
   601  00FEAC  0A01               	xorlw	1	; case 1
   602  00FEAE  B4D8               	btfsc	status,2,c
   603  00FEB0  EF19  F07F         	goto	l1023
   604  00FEB4  EFE4  F07E         	goto	l1019
   605  00FEB8                     l1029:
   606                           
   607                           ;MCAL_layer/GPIO/hal_gpio.c: 82: return ret;
   608  00FEB8  502B               	movf	gpio_pin_write_logic@ret^0,w,c
   609  00FEBA  0012               	return		;funcret
   610  00FEBC                     __end_of_gpio_pin_write_logic:
   611                           	callstack 0
   612                           
   613 ;; *************** function _gpio_pin_direction_intialize *****************
   614 ;; Defined at:
   615 ;;		line 21 in file "MCAL_layer/GPIO/hal_gpio.c"
   616 ;; Parameters:    Size  Location     Type
   617 ;;  _pin_config     2    0[COMRAM] PTR const struct .
   618 ;;		 -> main@led_3(1), main@led_2(1), main@led_1(1), 
   619 ;; Auto vars:     Size  Location     Type
   620 ;;  ret             1    8[COMRAM] unsigned char 
   621 ;; Return value:  Size  Location     Type
   622 ;;                  1    wreg      unsigned char 
   623 ;; Registers used:
   624 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   625 ;; Tracked objects:
   626 ;;		On entry : 0/0
   627 ;;		On exit  : 0/0
   628 ;;		Unchanged: 0/0
   629 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   630 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   631 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   632 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   633 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   634 ;;Total ram usage:        9 bytes
   635 ;; Hardware stack levels used:    1
   636 ;; This function calls:
   637 ;;		Nothing
   638 ;; This function is called by:
   639 ;;		_main
   640 ;;		_gpio_direction_intialize
   641 ;; This function uses a non-reentrant model
   642 ;;
   643                           
   644                           	psect	text2
   645  00FEBC                     __ptext2:
   646                           	callstack 0
   647  00FEBC                     _gpio_pin_direction_intialize:
   648                           	callstack 30
   649  00FEBC                     
   650                           ;MCAL_layer/GPIO/hal_gpio.c: 22:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   651  00FEBC  0E01               	movlw	1
   652  00FEBE  6E2A               	movwf	gpio_pin_direction_intialize@ret^0,c
   653  00FEC0                     
   654                           ;MCAL_layer/GPIO/hal_gpio.c: 23:     if(((void*)0)==_pin_config || _pin_config->pin >8 -
      +                          1 ){
   655  00FEC0  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   656  00FEC2  1023               	iorwf	(gpio_pin_direction_intialize@_pin_config+1)^0,w,c
   657  00FEC4  B4D8               	btfsc	status,2,c
   658  00FEC6  EF67  F07F         	goto	u311
   659  00FECA  EF69  F07F         	goto	u310
   660  00FECE                     u311:
   661  00FECE  EF7A  F07F         	goto	l995
   662  00FED2                     u310:
   663  00FED2  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   664  00FED6  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   665  00FEDA  30DF               	rrcf	indf2,w,c
   666  00FEDC  32E8               	rrcf	wreg,f,c
   667  00FEDE  32E8               	rrcf	wreg,f,c
   668  00FEE0  0B07               	andlw	7
   669  00FEE2  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   670  00FEE4  0E07               	movlw	7
   671  00FEE6  6424               	cpfsgt	??_gpio_pin_direction_intialize^0,c
   672  00FEE8  EF78  F07F         	goto	u321
   673  00FEEC  EF7A  F07F         	goto	u320
   674  00FEF0                     u321:
   675  00FEF0  EFDD  F07F         	goto	l1003
   676  00FEF4                     u320:
   677  00FEF4                     l995:
   678                           
   679                           ;MCAL_layer/GPIO/hal_gpio.c: 24:     ret = (Std_ReturnType)0x00;
   680  00FEF4  0E00               	movlw	0
   681  00FEF6  6E2A               	movwf	gpio_pin_direction_intialize@ret^0,c
   682                           
   683                           ;MCAL_layer/GPIO/hal_gpio.c: 25:     }
   684  00FEF8  EFFE  F07F         	goto	l1005
   685  00FEFC                     l997:
   686                           
   687                           ;MCAL_layer/GPIO/hal_gpio.c: 29:               (*tris_register[_pin_config->port] &= ~((
      +                          uint8)1 << _pin_config->pin));
   688  00FEFC  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   689  00FF00  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   690  00FF04  30DF               	rrcf	indf2,w,c
   691  00FF06  32E8               	rrcf	wreg,f,c
   692  00FF08  32E8               	rrcf	wreg,f,c
   693  00FF0A  0B07               	andlw	7
   694  00FF0C  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   695  00FF0E  0E01               	movlw	1
   696  00FF10  6E25               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   697  00FF12  2A24               	incf	??_gpio_pin_direction_intialize^0,f,c
   698  00FF14  EF8E  F07F         	goto	u334
   699  00FF18                     u335:
   700  00FF18  90D8               	bcf	status,0,c
   701  00FF1A  3625               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   702  00FF1C                     u334:
   703  00FF1C  2E24               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   704  00FF1E  EF8C  F07F         	goto	u335
   705  00FF22  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   706  00FF24  0AFF               	xorlw	255
   707  00FF26  6E26               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   708  00FF28  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   709  00FF2C  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   710  00FF30  50DF               	movf	indf2,w,c
   711  00FF32  0B07               	andlw	7
   712  00FF34  6E27               	movwf	(??_gpio_pin_direction_intialize+3)^0,c
   713  00FF36  5027               	movf	(??_gpio_pin_direction_intialize+3)^0,w,c
   714  00FF38  0D02               	mullw	2
   715  00FF3A  0E15               	movlw	low _tris_register
   716  00FF3C  24F3               	addwf	243,w,c
   717  00FF3E  6ED9               	movwf	fsr2l,c
   718  00FF40  0E00               	movlw	high _tris_register
   719  00FF42  20F4               	addwfc	prodh,w,c
   720  00FF44  6EDA               	movwf	fsr2h,c
   721  00FF46  CFDE F028          	movff	postinc2,??_gpio_pin_direction_intialize+4
   722  00FF4A  CFDD F029          	movff	postdec2,??_gpio_pin_direction_intialize+5
   723  00FF4E  C028  FFD9         	movff	??_gpio_pin_direction_intialize+4,fsr2l
   724  00FF52  C029  FFDA         	movff	??_gpio_pin_direction_intialize+5,fsr2h
   725  00FF56  5026               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   726  00FF58  16DF               	andwf	indf2,f,c
   727                           
   728                           ;MCAL_layer/GPIO/hal_gpio.c: 30:                  break;
   729  00FF5A  EFFE  F07F         	goto	l1005
   730  00FF5E                     l999:
   731                           
   732                           ;MCAL_layer/GPIO/hal_gpio.c: 32:               (*tris_register[_pin_config->port] |= ((u
      +                          int8)1 << _pin_config->pin));
   733  00FF5E  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   734  00FF62  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   735  00FF66  30DF               	rrcf	indf2,w,c
   736  00FF68  32E8               	rrcf	wreg,f,c
   737  00FF6A  32E8               	rrcf	wreg,f,c
   738  00FF6C  0B07               	andlw	7
   739  00FF6E  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   740  00FF70  0E01               	movlw	1
   741  00FF72  6E25               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   742  00FF74  2A24               	incf	??_gpio_pin_direction_intialize^0,f,c
   743  00FF76  EFBF  F07F         	goto	u344
   744  00FF7A                     u345:
   745  00FF7A  90D8               	bcf	status,0,c
   746  00FF7C  3625               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   747  00FF7E                     u344:
   748  00FF7E  2E24               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   749  00FF80  EFBD  F07F         	goto	u345
   750  00FF84  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   751  00FF88  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   752  00FF8C  50DF               	movf	indf2,w,c
   753  00FF8E  0B07               	andlw	7
   754  00FF90  6E26               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   755  00FF92  5026               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   756  00FF94  0D02               	mullw	2
   757  00FF96  0E15               	movlw	low _tris_register
   758  00FF98  24F3               	addwf	243,w,c
   759  00FF9A  6ED9               	movwf	fsr2l,c
   760  00FF9C  0E00               	movlw	high _tris_register
   761  00FF9E  20F4               	addwfc	prodh,w,c
   762  00FFA0  6EDA               	movwf	fsr2h,c
   763  00FFA2  CFDE F027          	movff	postinc2,??_gpio_pin_direction_intialize+3
   764  00FFA6  CFDD F028          	movff	postdec2,??_gpio_pin_direction_intialize+4
   765  00FFAA  C027  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   766  00FFAE  C028  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   767  00FFB2  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   768  00FFB4  12DF               	iorwf	indf2,f,c
   769                           
   770                           ;MCAL_layer/GPIO/hal_gpio.c: 33:                  break;
   771  00FFB6  EFFE  F07F         	goto	l1005
   772  00FFBA                     l1003:
   773  00FFBA  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   774  00FFBE  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   775  00FFC2  BCDF               	btfsc	indf2,6,c
   776  00FFC4  EFE6  F07F         	goto	u351
   777  00FFC8  EFE9  F07F         	goto	u350
   778  00FFCC                     u351:
   779  00FFCC  0E01               	movlw	1
   780  00FFCE  EFEA  F07F         	goto	u360
   781  00FFD2                     u350:
   782  00FFD2  0E00               	movlw	0
   783  00FFD4                     u360:
   784  00FFD4  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   785  00FFD6  6A25               	clrf	(??_gpio_pin_direction_intialize+1)^0,c
   786                           
   787                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   788                           ; Switch size 1, requested type "simple"
   789                           ; Number of cases is 1, Range of values is 0 to 0
   790                           ; switch strategies available:
   791                           ; Name         Instructions Cycles
   792                           ; simple_byte            4     3 (average)
   793                           ;	Chosen strategy is simple_byte
   794  00FFD8  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   795  00FFDA  0A00               	xorlw	0	; case 0
   796  00FFDC  B4D8               	btfsc	status,2,c
   797  00FFDE  EFF3  F07F         	goto	l1075
   798  00FFE2  EF7A  F07F         	goto	l995
   799  00FFE6                     l1075:
   800                           
   801                           ; Switch size 1, requested type "simple"
   802                           ; Number of cases is 2, Range of values is 0 to 1
   803                           ; switch strategies available:
   804                           ; Name         Instructions Cycles
   805                           ; simple_byte            7     4 (average)
   806                           ;	Chosen strategy is simple_byte
   807  00FFE6  5024               	movf	??_gpio_pin_direction_intialize^0,w,c
   808  00FFE8  0A00               	xorlw	0	; case 0
   809  00FFEA  B4D8               	btfsc	status,2,c
   810  00FFEC  EF7E  F07F         	goto	l997
   811  00FFF0  0A01               	xorlw	1	; case 1
   812  00FFF2  B4D8               	btfsc	status,2,c
   813  00FFF4  EFAF  F07F         	goto	l999
   814  00FFF8  EF7A  F07F         	goto	l995
   815  00FFFC                     l1005:
   816                           
   817                           ;MCAL_layer/GPIO/hal_gpio.c: 37:     return ret;
   818  00FFFC  502A               	movf	gpio_pin_direction_intialize@ret^0,w,c
   819  00FFFE  0012               	return		;funcret
   820  010000                     __end_of_gpio_pin_direction_intialize:
   821                           	callstack 0
   822  0000                     
   823                           	psect	rparam
   824  0000                     
   825                           	psect	idloc
   826                           
   827                           ;Config register IDLOC0 @ 0x200000
   828                           ;	unspecified, using default values
   829  200000                     	org	2097152
   830  200000  FF                 	db	255
   831                           
   832                           ;Config register IDLOC1 @ 0x200001
   833                           ;	unspecified, using default values
   834  200001                     	org	2097153
   835  200001  FF                 	db	255
   836                           
   837                           ;Config register IDLOC2 @ 0x200002
   838                           ;	unspecified, using default values
   839  200002                     	org	2097154
   840  200002  FF                 	db	255
   841                           
   842                           ;Config register IDLOC3 @ 0x200003
   843                           ;	unspecified, using default values
   844  200003                     	org	2097155
   845  200003  FF                 	db	255
   846                           
   847                           ;Config register IDLOC4 @ 0x200004
   848                           ;	unspecified, using default values
   849  200004                     	org	2097156
   850  200004  FF                 	db	255
   851                           
   852                           ;Config register IDLOC5 @ 0x200005
   853                           ;	unspecified, using default values
   854  200005                     	org	2097157
   855  200005  FF                 	db	255
   856                           
   857                           ;Config register IDLOC6 @ 0x200006
   858                           ;	unspecified, using default values
   859  200006                     	org	2097158
   860  200006  FF                 	db	255
   861                           
   862                           ;Config register IDLOC7 @ 0x200007
   863                           ;	unspecified, using default values
   864  200007                     	org	2097159
   865  200007  FF                 	db	255
   866                           
   867                           	psect	config
   868                           
   869                           ; Padding undefined space
   870  300000                     	org	3145728
   871  300000  FF                 	db	255
   872                           
   873                           ;Config register CONFIG1H @ 0x300001
   874                           ;	Oscillator Selection bits
   875                           ;	OSC = HS, HS oscillator
   876                           ;	Fail-Safe Clock Monitor Enable bit
   877                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   878                           ;	Internal/External Oscillator Switchover bit
   879                           ;	IESO = OFF, Oscillator Switchover mode disabled
   880  300001                     	org	3145729
   881  300001  02                 	db	2
   882                           
   883                           ;Config register CONFIG2L @ 0x300002
   884                           ;	Power-up Timer Enable bit
   885                           ;	PWRT = OFF, PWRT disabled
   886                           ;	Brown-out Reset Enable bits
   887                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   888                           ;	Brown Out Reset Voltage bits
   889                           ;	BORV = 1, 
   890  300002                     	org	3145730
   891  300002  09                 	db	9
   892                           
   893                           ;Config register CONFIG2H @ 0x300003
   894                           ;	Watchdog Timer Enable bit
   895                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   896                           ;	Watchdog Timer Postscale Select bits
   897                           ;	WDTPS = 32768, 1:32768
   898  300003                     	org	3145731
   899  300003  1E                 	db	30
   900                           
   901                           ; Padding undefined space
   902  300004                     	org	3145732
   903  300004  FF                 	db	255
   904                           
   905                           ;Config register CONFIG3H @ 0x300005
   906                           ;	CCP2 MUX bit
   907                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   908                           ;	PORTB A/D Enable bit
   909                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   910                           ;	Low-Power Timer1 Oscillator Enable bit
   911                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   912                           ;	MCLR Pin Enable bit
   913                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   914  300005                     	org	3145733
   915  300005  81                 	db	129
   916                           
   917                           ;Config register CONFIG4L @ 0x300006
   918                           ;	Stack Full/Underflow Reset Enable bit
   919                           ;	STVREN = ON, Stack full/underflow will cause Reset
   920                           ;	Single-Supply ICSP Enable bit
   921                           ;	LVP = OFF, Single-Supply ICSP disabled
   922                           ;	Extended Instruction Set Enable bit
   923                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   924                           ;	Background Debugger Enable bit
   925                           ;	DEBUG = 0x1, unprogrammed default
   926  300006                     	org	3145734
   927  300006  81                 	db	129
   928                           
   929                           ; Padding undefined space
   930  300007                     	org	3145735
   931  300007  FF                 	db	255
   932                           
   933                           ;Config register CONFIG5L @ 0x300008
   934                           ;	Code Protection bit
   935                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   936                           ;	Code Protection bit
   937                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   938                           ;	Code Protection bit
   939                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   940                           ;	Code Protection bit
   941                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   942  300008                     	org	3145736
   943  300008  0F                 	db	15
   944                           
   945                           ;Config register CONFIG5H @ 0x300009
   946                           ;	Boot Block Code Protection bit
   947                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   948                           ;	Data EEPROM Code Protection bit
   949                           ;	CPD = OFF, Data EEPROM not code-protected
   950  300009                     	org	3145737
   951  300009  C0                 	db	192
   952                           
   953                           ;Config register CONFIG6L @ 0x30000A
   954                           ;	Write Protection bit
   955                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   956                           ;	Write Protection bit
   957                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   958                           ;	Write Protection bit
   959                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   960                           ;	Write Protection bit
   961                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   962  30000A                     	org	3145738
   963  30000A  0F                 	db	15
   964                           
   965                           ;Config register CONFIG6H @ 0x30000B
   966                           ;	Configuration Register Write Protection bit
   967                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   968                           ;	Boot Block Write Protection bit
   969                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   970                           ;	Data EEPROM Write Protection bit
   971                           ;	WRTD = OFF, Data EEPROM not write-protected
   972  30000B                     	org	3145739
   973  30000B  E0                 	db	224
   974                           
   975                           ;Config register CONFIG7L @ 0x30000C
   976                           ;	Table Read Protection bit
   977                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   978                           ;	Table Read Protection bit
   979                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   980                           ;	Table Read Protection bit
   981                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   982                           ;	Table Read Protection bit
   983                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   984  30000C                     	org	3145740
   985  30000C  0F                 	db	15
   986                           
   987                           ;Config register CONFIG7H @ 0x30000D
   988                           ;	Boot Block Table Read Protection bit
   989                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   990  30000D                     	org	3145741
   991  30000D  40                 	db	64
   992                           tosu	equ	0xFFF
   993                           tosh	equ	0xFFE
   994                           tosl	equ	0xFFD
   995                           stkptr	equ	0xFFC
   996                           pclatu	equ	0xFFB
   997                           pclath	equ	0xFFA
   998                           pcl	equ	0xFF9
   999                           tblptru	equ	0xFF8
  1000                           tblptrh	equ	0xFF7
  1001                           tblptrl	equ	0xFF6
  1002                           tablat	equ	0xFF5
  1003                           prodh	equ	0xFF4
  1004                           prodl	equ	0xFF3
  1005                           indf0	equ	0xFEF
  1006                           postinc0	equ	0xFEE
  1007                           postdec0	equ	0xFED
  1008                           preinc0	equ	0xFEC
  1009                           plusw0	equ	0xFEB
  1010                           fsr0h	equ	0xFEA
  1011                           fsr0l	equ	0xFE9
  1012                           wreg	equ	0xFE8
  1013                           indf1	equ	0xFE7
  1014                           postinc1	equ	0xFE6
  1015                           postdec1	equ	0xFE5
  1016                           preinc1	equ	0xFE4
  1017                           plusw1	equ	0xFE3
  1018                           fsr1h	equ	0xFE2
  1019                           fsr1l	equ	0xFE1
  1020                           bsr	equ	0xFE0
  1021                           indf2	equ	0xFDF
  1022                           postinc2	equ	0xFDE
  1023                           postdec2	equ	0xFDD
  1024                           preinc2	equ	0xFDC
  1025                           plusw2	equ	0xFDB
  1026                           fsr2h	equ	0xFDA
  1027                           fsr2l	equ	0xFD9
  1028                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        33
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     15      49
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_write_logic@_pin_config	PTR const struct . size(2) Largest target is 1
		 -> main@led_3(COMRAM[1]), main@led_2(COMRAM[1]), main@led_1(COMRAM[1]), 

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(2) Largest target is 1
		 -> main@led_3(COMRAM[1]), main@led_2(COMRAM[1]), main@led_1(COMRAM[1]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(SFR[1]), PORTD(SFR[1]), PORTC(SFR[1]), PORTB(SFR[1]), 
		 -> PORTA(SFR[1]), 

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(SFR[1]), LATD(SFR[1]), LATC(SFR[1]), LATB(SFR[1]), 
		 -> LATA(SFR[1]), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(SFR[1]), TRISD(SFR[1]), TRISC(SFR[1]), TRISB(SFR[1]), 
		 -> TRISA(SFR[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     5      0    1960
                                             10 COMRAM     5     5      0
       _gpio_pin_direction_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                10     7      3    1243
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_intialize                         9     7      2     483
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_direction_intialize
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      37        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      F      31       1       38.6%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      31      34        0.0%
DATA                 0      0      31       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Wed Apr 24 23:22:09 2024

                                     l48 FFFE                                       l67 FEBA  
                                    l132 FCDA                                      l991 FEC0  
                                    l993 FED2                                      l995 FEF4  
                                    l997 FEFC                                      l989 FEBC  
                                    l999 FF5E                                      u310 FED2  
                                    u311 FECE                                      u320 FEF4  
                                    u321 FEF0                                      u404 FE52  
                                    u405 FE4E                                      u350 FFD2  
                                    u334 FF1C                                      u351 FFCC  
                                    u335 FF18                                      u360 FFD4  
                                    u344 FF7E                                      u345 FF7A  
                                    u370 FDA6                                      u371 FDA2  
                                    u380 FDC8                                      u381 FDC4  
                                    u437 FCF6                                      u447 FD30  
                                    u457 FD6A                                      u394 FDF0  
                                    u395 FDEC                                      _ret 0031  
                                    prod 000FF3                                      wreg 000FE8  
                                   l1003 FFBA                                     l1005 FFFC  
                                   l1021 FDD0                                     l1013 FD90  
                                   l1023 FE32                                     l1015 FD94  
                                   l1017 FDA6                                     l1027 FE8E  
                                   l1019 FDC8                                     l1051 FCB0  
                                   l1029 FEB8                                     l1061 FD60  
                                   l1053 FCEC                                     l1063 FD76  
                                   l1055 FD02                                     l1073 FEA2  
                                   l1057 FD14                                     l1049 FCA4  
                                   l1075 FFE6                                     l1059 FD26  
                                   _LATA 000F89                                     _LATB 000F8A  
                                   _LATC 000F8B                                     _LATD 000F8C  
                                   _LATE 000F8D                                     _main FCA4  
                                   fsr2h 000FDA                                     indf2 000FDF  
                                   fsr1l 000FE1                                     fsr2l 000FD9  
                                   prodl 000FF3                                     start 0000  
                           ___param_bank 000000                     _gpio_pin_write_logic FD90  
                                  ?_main 0022                                    _PORTA 000F80  
                                  _PORTB 000F81                                    _PORTC 000F82  
                                  _PORTD 000F83                                    _PORTE 000F84  
                                  _TRISA 000F92                                    _TRISB 000F93  
                                  _TRISC 000F94                                    _TRISD 000F95  
                                  _TRISE 000F96                                    tablat 000FF5  
                                  status 000FD8                          __initialization FC7A  
                           __end_of_main FD90                    ?_gpio_pin_write_logic 0022  
                                 ??_main 002C                            __activetblptr 000002  
                          _tris_register 0015  gpio_pin_direction_intialize@_pin_config 0022  
                           __pdataCOMRAM 0001                                   tblptrh 000FF7  
                                 tblptrl 000FF6                                   tblptru 000FF8  
                             __accesstop 0080                  __end_of__initialization FC9A  
                          ___rparam_used 000001                   ??_gpio_pin_write_logic 0025  
                         __pcstackCOMRAM 0022                               __pnvCOMRAM 0031  
                                __Hparam 0000                                  __Lparam 0000  
                                __pcinit FC7A                                  __ramtop 1000  
                                __ptext0 FCA4                                  __ptext1 FD90  
                                __ptext2 FEBC                     end_of_initialization FC9A  
                          __Lmediumconst 0000                                  postdec1 000FE5  
                                postdec2 000FDD                                  postinc0 000FEE  
                                postinc2 000FDE     __end_of_gpio_pin_direction_intialize 0000  
  __size_of_gpio_pin_direction_intialize 0144             _gpio_pin_direction_intialize FEBC  
                          __pidataCOMRAM FC59                      start_initialization FC7A  
          ?_gpio_pin_direction_intialize 0022                             _lat_register 000B  
          __size_of_gpio_pin_write_logic 012C          gpio_pin_direction_intialize@ret 002A  
        gpio_pin_write_logic@_pin_config 0022                gpio_pin_write_logic@logic 0024  
         ??_gpio_pin_direction_intialize 0024                                main@F2814 0021  
                              main@F2816 0020                                main@F2818 001F  
                              main@led_1 002E                                main@led_2 002F  
                              main@led_3 0030                  gpio_pin_write_logic@ret 002B  
                              copy_data0 FC8E                                 __Hrparam 0000  
                               __Lrparam 0000                            __size_of_main 00EC  
           __end_of_gpio_pin_write_logic FEBC                            _port_register 0001  
