Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Sep 27 18:24:04 2024
| Host         : DESKTOP-F0SHCEQ running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
| Design       : top_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 25035 |     0 |          0 |    242400 | 10.33 |
|   LUT as Logic             | 20615 |     0 |          0 |    242400 |  8.50 |
|   LUT as Memory            |  4420 |     0 |          0 |    112800 |  3.92 |
|     LUT as Distributed RAM |  3518 |     0 |            |           |       |
|     LUT as Shift Register  |   902 |     0 |            |           |       |
| CLB Registers              | 34624 |     0 |          0 |    484800 |  7.14 |
|   Register as Flip Flop    | 34619 |     0 |          0 |    484800 |  7.14 |
|   Register as Latch        |     0 |     0 |          0 |    484800 |  0.00 |
|   Register as AND/OR       |     5 |     0 |          0 |    484800 | <0.01 |
| CARRY8                     |    96 |     0 |          0 |     30300 |  0.32 |
| F7 Muxes                   |   679 |     0 |          0 |    121200 |  0.56 |
| F8 Muxes                   |   104 |     0 |          0 |     60600 |  0.17 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 5     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 49    |          Yes |           - |          Set |
| 318   |          Yes |           - |        Reset |
| 883   |          Yes |         Set |            - |
| 33369 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  5280 |     0 |          0 |     30300 | 17.43 |
|   CLBL                                     |  2596 |     0 |            |           |       |
|   CLBM                                     |  2684 |     0 |            |           |       |
| LUT as Logic                               | 20615 |     0 |          0 |    242400 |  8.50 |
|   using O5 output only                     |   657 |       |            |           |       |
|   using O6 output only                     | 12582 |       |            |           |       |
|   using O5 and O6                          |  7376 |       |            |           |       |
| LUT as Memory                              |  4420 |     0 |          0 |    112800 |  3.92 |
|   LUT as Distributed RAM                   |  3518 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     6 |       |            |           |       |
|     using O5 and O6                        |  3512 |       |            |           |       |
|   LUT as Shift Register                    |   902 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   807 |       |            |           |       |
|     using O5 and O6                        |    95 |       |            |           |       |
| CLB Registers                              | 34624 |     0 |          0 |    484800 |  7.14 |
|   Register driven from within the CLB      | 19278 |       |            |           |       |
|   Register driven from outside the CLB     | 15346 |       |            |           |       |
|     LUT in front of the register is unused | 11663 |       |            |           |       |
|     LUT in front of the register is used   |  3683 |       |            |           |       |
| Unique Control Sets                        |  1319 |       |          0 |     60600 |  2.18 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 35.5 |     0 |          0 |       600 |  5.92 |
|   RAMB36/FIFO*    |   35 |     0 |          0 |       600 |  5.83 |
|     RAMB36E2 only |   35 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      1200 |  0.08 |
|     RAMB18E2 only |    1 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      1920 |  0.16 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  144 |   144 |          0 |       520 | 27.69 |
| HPIOB            |  126 |   126 |          0 |       416 | 30.29 |
|   INPUT          |   11 |       |            |           |       |
|   OUTPUT         |   27 |       |            |           |       |
|   BIDIR          |   88 |       |            |           |       |
| HRIO             |   18 |    18 |          0 |       104 | 17.31 |
|   INPUT          |    7 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HPIOBDIFFINBUF   |   10 |    10 |          0 |       192 |  5.21 |
|   DIFFINBUF      |   10 |    10 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |   22 |     0 |          0 |        80 | 27.50 |
| BITSLICE_RX_TX   |  105 |   105 |          0 |      3120 |  3.37 |
|   RXTX_BITSLICE  |  105 |   105 |            |           |       |
| BITSLICE_TX      |   22 |     0 |          0 |        80 | 27.50 |
| RIU_OR           |   11 |     0 |          0 |        40 | 27.50 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       480 |  1.67 |
|   BUFGCE             |    8 |     0 |          0 |       240 |  3.33 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    3 |     0 |          0 |        20 | 15.00 |
| MMCME3_ADV           |    2 |     1 |          0 |        10 | 20.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    2 |     0 |          0 |         4 | 50.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 33369 |            Register |
| LUT3             |  9285 |                 CLB |
| LUT6             |  7385 |                 CLB |
| RAMD32           |  5938 |                 CLB |
| LUT5             |  4503 |                 CLB |
| LUT4             |  3652 |                 CLB |
| LUT2             |  2306 |                 CLB |
| RAMS32           |  1092 |                 CLB |
| FDSE             |   883 |            Register |
| LUT1             |   860 |                 CLB |
| MUXF7            |   679 |                 CLB |
| SRLC32E          |   641 |                 CLB |
| SRL16E           |   349 |                 CLB |
| FDCE             |   318 |            Register |
| RXTX_BITSLICE    |   105 |                 I/O |
| MUXF8            |   104 |                 CLB |
| IBUFCTRL         |    98 |              Others |
| CARRY8           |    96 |                 CLB |
| INBUF            |    88 |                 I/O |
| OBUFT_DCIEN      |    72 |                 I/O |
| FDPE             |    49 |            Register |
| OBUF             |    36 |                 I/O |
| RAMB36E2         |    35 |            BLOCKRAM |
| TX_BITSLICE_TRI  |    22 |                 I/O |
| BITSLICE_CONTROL |    22 |                 I/O |
| OBUFT            |    18 |                 I/O |
| RIU_OR           |    11 |                 I/O |
| DIFFINBUF        |    10 |                 I/O |
| INV              |     9 |                 CLB |
| HPIO_VREF        |     8 |                 I/O |
| BUFGCE           |     8 |               Clock |
| SRLC16E          |     7 |                 CLB |
| AND2B1L          |     5 |              Others |
| PLLE3_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| MMCME3_ADV       |     2 |               Clock |
| BSCANE2          |     2 |       Configuration |
| RAMB18E2         |     1 |            BLOCKRAM |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| top_xbar_0                          |    1 |
| top_rst_ddr4_0_300M_0               |    1 |
| top_rst_clk_wiz_1_100M_0            |    1 |
| top_microblaze_0_0                  |    1 |
| top_mdm_1_0                         |    1 |
| top_lmb_bram_0                      |    1 |
| top_ilmb_v10_0                      |    1 |
| top_ilmb_bram_if_cntlr_0            |    1 |
| top_dlmb_v10_0                      |    1 |
| top_dlmb_bram_if_cntlr_0            |    1 |
| top_ddr4_0_0_phy                    |    1 |
| top_ddr4_0_0                        |    1 |
| top_clk_wiz_1_0                     |    1 |
| top_axi_smc_0                       |    1 |
| top_axi_intc_0_0                    |    1 |
| top_axi_bram_ctrl_0_bram_0          |    1 |
| top_axi_bram_ctrl_0_0               |    1 |
| peripherals_inst_0_axi_uartlite_0_0 |    1 |
| peripherals_inst_0_axi_iic_0_0      |    1 |
| peripherals_inst_0_axi_gpio_1_0     |    1 |
| peripherals_inst_0_axi_gpio_0_0     |    1 |
| peripherals_inst_0                  |    1 |
| dbg_hub                             |    1 |
+-------------------------------------+------+


