// Seed: 1858264085
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output wand id_3,
    input  wire id_4,
    output tri0 id_5
);
  wand id_7 = 1, id_8;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wor id_9,
    output wor id_10
);
  uwire id_12 = (1);
  wire  id_13;
  module_0(
      id_0, id_7, id_1, id_7, id_1, id_8
  );
endmodule
