\doxysubsection{EFM32\+GG\+\_\+\+VCMP\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields}{}\label{group___e_f_m32_g_g___v_c_m_p___bit_fields}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6ba7fb074b4fe431b5e7cf7dd2e5ee4a}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x47000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5897b635d4803bfb5c9b33b66372f9c2}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+MASK}}~0x4\+F030715\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7d0950affbd7af2252a31c87d3cdee5b}{VCMP\+\_\+\+CTRL\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8256ac72117169285aeed7ba125aebe8}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga76297ae3efa1220f08476b95d9bb332e}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2286e7828515e32c8989d7bf3353cb05}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1d0cadd4b37ef2f81f9eb4a220523fcd}{VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2286e7828515e32c8989d7bf3353cb05}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf9caf71f3f3b73c77e5feda3dd86c32a}{VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga412063124ada9d83b540217c1fe65c49}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaea7dd024233924ab5f1c748eaefcc42b}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0cd15fccf4fe5feac7f4b2d1e3257919}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4581c614b6058e8cc02e09434ed67026}{VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0cd15fccf4fe5feac7f4b2d1e3257919}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad354541f523acb8a825378a37fbe5828}{VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80510d36af4a6ef9e2ce239e4ee0aa20}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3daecf63b8937f23f2625d8305cc4e34}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga26978f41eb84759dfecb33bfde374440}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3916e026deb15888998e967e513222e1}{VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga26978f41eb84759dfecb33bfde374440}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf4c5f32a5700f8e07130f86921c37ac0}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa93cb9dc59a72004446dd989c72ae5cd}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga039de60e4feaf8fc22357750d2b1f948}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga38fcb941a42590092f5251316eb60d46}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafaf17389a3ff0055bd63f199d088eebf}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0642934d1de1925d9d41bcdd9480cafb}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8fcc4d5513c49b74c03e795e2ba43fbf}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a0979f85ec63e433cdeea547f333426}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga582bf1b78305deeb64d238b62e27e38a}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga510e2cebb78f1f6462b13ae0a8782c1b}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9c7c05d7d5fab99a7adcd57f1e042c87}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab4e696686184c6aa01526cbcba26330d}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga039de60e4feaf8fc22357750d2b1f948}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gac02134273490413b5ea8c16f3dbc92d3}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga38fcb941a42590092f5251316eb60d46}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga96f373521653de4c44e0de20f8c2a789}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafaf17389a3ff0055bd63f199d088eebf}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaab413f5ad8011165105f5dc2fb0b5a50}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0642934d1de1925d9d41bcdd9480cafb}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1f144675f305d104a9435920a98b80ea}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8fcc4d5513c49b74c03e795e2ba43fbf}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5934df9a5b6c0176af2b6f0d4851d09b}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a0979f85ec63e433cdeea547f333426}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf57093eacd2d3cb3dd3b20553745c36c}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga582bf1b78305deeb64d238b62e27e38a}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaad6753ae93de9965cf68327a6337f0d5}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga510e2cebb78f1f6462b13ae0a8782c1b}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae4bf1b4bef05ac165f89e3fb8694a974}{VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9c7c05d7d5fab99a7adcd57f1e042c87}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4f4087ba808905ce4970581d9d4767b0}{VCMP\+\_\+\+CTRL\+\_\+\+IRISE}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3537f2e602535d61634320a605b92ffb}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf10398c74e81360a814ddc1eec5fc2c2}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa76a4afc8543eea56476aa3cfce92659}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga348993788d4c526d107cfc620d251c22}{VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa76a4afc8543eea56476aa3cfce92659}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga535279e1610a418ab0a779ea13ec14fe}{VCMP\+\_\+\+CTRL\+\_\+\+IFALL}}~(0x1\+UL $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga84163c1917337668db4cf1f559236fc4}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+SHIFT}}~17
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5f4c32e3553359a79e4d579b3ea28bc4}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+MASK}}~0x20000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga363d220313bdc8ad43cb956a3ebb215a}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga27a8241c1b7508e7bf281becf1828d61}{VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga363d220313bdc8ad43cb956a3ebb215a}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4cfc93ec66caef75dbb12d9d1719de4f}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5f14db1a1482623a96af210e2e5bdca7}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+MASK}}~0x\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a7dd3c61904c35ed0d77d80596d88a3}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gabfa5d0842d928f007c09fffc08506970}{VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a7dd3c61904c35ed0d77d80596d88a3}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga482fd40148035d8dac9f7d60c2caeda8}{VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS}}~(0x1\+UL $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga82627c78af2811260705014dc8a02a38}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gac90bd81805c6721fc5001de778e8f80b}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+MASK}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa2da513e0970d14eec733c4492daff3d}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8e61f1d5b0b08f538d9c2f1f3bd9c9ae}{VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa2da513e0970d14eec733c4492daff3d}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}} $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae704949096633eb2d8be0a54d7af8998}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9bb3e21ce61757e5f299231041c0f35b}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+MASK}}~0x0000013\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga73dc035474989ee2fe9f33876e1e0cf0}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga93707f79be013720dac016ad611e050a}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+MASK}}~0x3\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga59f67f2d155c0f1bd5cc41cf96d3bdba}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5a79f07d3d5b131ae4138e689c0e6cc4}{VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga59f67f2d155c0f1bd5cc41cf96d3bdba}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gade2eaa89225323ab19fef4ef695d8552}{VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9faf03d48b8a4156fd68b2686e8e8d42}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5eeb3de7244cac7a053a3a313d9b3604}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga37fc211e0e21540dce7f83887d0a148f}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga52ff174002a0b502ce10115f20f03dd5}{VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga37fc211e0e21540dce7f83887d0a148f}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6aca6b62398d7171b46591825c6c2b13}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga026bdf18cfb7718e9263e498ff8ac2b3}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9ab2c7dd603ddb6d67940f1a28fb7f0b}{VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga75214fb9e5ab25f2d63f74e16e8249b4}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga484ac685a3f531a7ac2cbad1b0b3e142}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80bd5a349a0bed999773008634b1c2a4}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa7debff3936bfa9c68615e882e50ce53}{VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80bd5a349a0bed999773008634b1c2a4}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab918bd86a2df9570df1dc15135ab3d44}{VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga724a83251e49a5cf1f33b7fbc91bf260}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2c9b59708e6840871c394b274ac952dc}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2a528fff1705a60985fa39237ae482fc}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga531148bb39fdb6ac2b9510da4e058762}{VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2a528fff1705a60985fa39237ae482fc}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2609a3c0f4053e7e35e4408258010efc}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafdccd5000e95bd05bf024ee4d8be05c6}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga723d3f6affec21df07465fe55ffacb89}{VCMP\+\_\+\+IEN\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7ac98a7acd28bdea88f2f7d670e5cc15}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga491441b94258e3e009df66c6defeb47b}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacd7298af16e3ca371fe796d7318bb352}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae5d7b1f9871ba5f0ad8b61e7f400df8f}{VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacd7298af16e3ca371fe796d7318bb352}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga63f40f0ca7ffeefafd8c8466142facc9}{VCMP\+\_\+\+IEN\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7a229ca933c1e610ff5e7282fcafbaa4}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae14af1aca2bcae26541d7f85a423c5b3}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa130a6ea8b4dc4a00d3ba4d316b8b1a6}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5a2bd774be7aa373e46eb5f1f9997579}{VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa130a6ea8b4dc4a00d3ba4d316b8b1a6}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9be242fa68a0c879c608478a9e8c191e}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3b50e9924784dbb7c6128b1ca8297a6d}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga05b708146c98cd729abc50e85cf02870}{VCMP\+\_\+\+IF\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga810da1fadab3c994c2096abc927dc223}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae6978b0a24658ca2bce26b3d0fb13cb7}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6b98be9093906fd0e0caae95b38dcd33}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga872045880ed8e92d99b93b07e9565e7c}{VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6b98be9093906fd0e0caae95b38dcd33}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacb62d696a5eff105d5d5e31158ad0603}{VCMP\+\_\+\+IF\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab2a9b513acbf28cf33922ed02451a361}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3d3afac253fcfd1ad2fa0fdadec1d0b2}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1630a96283688ba8d80cb7f10426f3a6}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga994b423f5316bf07601ab8b82b6e03ad}{VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1630a96283688ba8d80cb7f10426f3a6}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaaa360687267adf8db7c0ed8f4f39054a}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab8aade34a3a51638a084caf4269879a3}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1e34c75faebcc19c74fe328754657c5f}{VCMP\+\_\+\+IFS\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga97741fa1649977b5c790111751c1fa8f}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga23bc177979f4f4d220020618f74d8224}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3ef4f26c1cf28e6df9c645f0d9d8f4c2}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1090874791750c21e0610389067fb045}{VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3ef4f26c1cf28e6df9c645f0d9d8f4c2}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0f2450851ba35d5b35221d1de3f6de76}{VCMP\+\_\+\+IFS\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga12b91f41a808975d93897ea99bcb3ed2}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6a4ecca9e78fdbd0308e0660bc18a473}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaae90d67776036c20e20913a456a63bb8}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad1a60ac6f99dc171aec97fc6904859f9}{VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaae90d67776036c20e20913a456a63bb8}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga67d48475fa8bde46e9735fd5bde6f95b}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8720f9bfda74933a947acc14f93216f5}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5ddffeba12a10c0d14d2618fb565fa1a}{VCMP\+\_\+\+IFC\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8d67b9951e6330f27000eff5cb7e389a}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2fc57d38e709d4533b45238aaa7886b6}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaadf40cb3a41372b68fb9c2bb99352716}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad4de42865e1d99daab7456495220b3ce}{VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaadf40cb3a41372b68fb9c2bb99352716}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga620e533517137d4aaa90a2eaa013a5f3}{VCMP\+\_\+\+IFC\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae15c64941fa5d161fba65c37e2fd16ba}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7cdeea5fbbaf5fd8616f812e7f30afc9}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1594313c49d227cbc8f07e5d44629e8a}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6ff43248933e8c2f93aadb70595aec70}{VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1594313c49d227cbc8f07e5d44629e8a}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a7dd3c61904c35ed0d77d80596d88a3}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_BIASPROG\_DEFAULT@{\_VCMP\_CTRL\_BIASPROG\_DEFAULT}}
\index{\_VCMP\_CTRL\_BIASPROG\_DEFAULT@{\_VCMP\_CTRL\_BIASPROG\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_BIASPROG\_DEFAULT}{\_VCMP\_CTRL\_BIASPROG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a7dd3c61904c35ed0d77d80596d88a3} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT~0x00000007\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5f14db1a1482623a96af210e2e5bdca7}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_BIASPROG\_MASK@{\_VCMP\_CTRL\_BIASPROG\_MASK}}
\index{\_VCMP\_CTRL\_BIASPROG\_MASK@{\_VCMP\_CTRL\_BIASPROG\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_BIASPROG\_MASK}{\_VCMP\_CTRL\_BIASPROG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5f14db1a1482623a96af210e2e5bdca7} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+MASK~0x\+F000000\+UL}

Bit mask for VCMP\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4cfc93ec66caef75dbb12d9d1719de4f}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_BIASPROG\_SHIFT@{\_VCMP\_CTRL\_BIASPROG\_SHIFT}}
\index{\_VCMP\_CTRL\_BIASPROG\_SHIFT@{\_VCMP\_CTRL\_BIASPROG\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_BIASPROG\_SHIFT}{\_VCMP\_CTRL\_BIASPROG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4cfc93ec66caef75dbb12d9d1719de4f} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+SHIFT~24}

Shift value for VCMP\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2286e7828515e32c8989d7bf3353cb05}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_EN\_DEFAULT@{\_VCMP\_CTRL\_EN\_DEFAULT}}
\index{\_VCMP\_CTRL\_EN\_DEFAULT@{\_VCMP\_CTRL\_EN\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_EN\_DEFAULT}{\_VCMP\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2286e7828515e32c8989d7bf3353cb05} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga76297ae3efa1220f08476b95d9bb332e}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_EN\_MASK@{\_VCMP\_CTRL\_EN\_MASK}}
\index{\_VCMP\_CTRL\_EN\_MASK@{\_VCMP\_CTRL\_EN\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_EN\_MASK}{\_VCMP\_CTRL\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga76297ae3efa1220f08476b95d9bb332e} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for VCMP\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8256ac72117169285aeed7ba125aebe8}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_EN\_SHIFT@{\_VCMP\_CTRL\_EN\_SHIFT}}
\index{\_VCMP\_CTRL\_EN\_SHIFT@{\_VCMP\_CTRL\_EN\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_EN\_SHIFT}{\_VCMP\_CTRL\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8256ac72117169285aeed7ba125aebe8} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for VCMP\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa2da513e0970d14eec733c4492daff3d}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_HALFBIAS\_DEFAULT@{\_VCMP\_CTRL\_HALFBIAS\_DEFAULT}}
\index{\_VCMP\_CTRL\_HALFBIAS\_DEFAULT@{\_VCMP\_CTRL\_HALFBIAS\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_HALFBIAS\_DEFAULT}{\_VCMP\_CTRL\_HALFBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa2da513e0970d14eec733c4492daff3d} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gac90bd81805c6721fc5001de778e8f80b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_HALFBIAS\_MASK@{\_VCMP\_CTRL\_HALFBIAS\_MASK}}
\index{\_VCMP\_CTRL\_HALFBIAS\_MASK@{\_VCMP\_CTRL\_HALFBIAS\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_HALFBIAS\_MASK}{\_VCMP\_CTRL\_HALFBIAS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gac90bd81805c6721fc5001de778e8f80b} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+MASK~0x40000000\+UL}

Bit mask for VCMP\+\_\+\+HALFBIAS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga82627c78af2811260705014dc8a02a38}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_HALFBIAS\_SHIFT@{\_VCMP\_CTRL\_HALFBIAS\_SHIFT}}
\index{\_VCMP\_CTRL\_HALFBIAS\_SHIFT@{\_VCMP\_CTRL\_HALFBIAS\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_HALFBIAS\_SHIFT}{\_VCMP\_CTRL\_HALFBIAS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga82627c78af2811260705014dc8a02a38} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+SHIFT~30}

Shift value for VCMP\+\_\+\+HALFBIAS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga26978f41eb84759dfecb33bfde374440}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_HYSTEN\_DEFAULT@{\_VCMP\_CTRL\_HYSTEN\_DEFAULT}}
\index{\_VCMP\_CTRL\_HYSTEN\_DEFAULT@{\_VCMP\_CTRL\_HYSTEN\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_HYSTEN\_DEFAULT}{\_VCMP\_CTRL\_HYSTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga26978f41eb84759dfecb33bfde374440} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3daecf63b8937f23f2625d8305cc4e34}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_HYSTEN\_MASK@{\_VCMP\_CTRL\_HYSTEN\_MASK}}
\index{\_VCMP\_CTRL\_HYSTEN\_MASK@{\_VCMP\_CTRL\_HYSTEN\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_HYSTEN\_MASK}{\_VCMP\_CTRL\_HYSTEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3daecf63b8937f23f2625d8305cc4e34} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+MASK~0x10\+UL}

Bit mask for VCMP\+\_\+\+HYSTEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80510d36af4a6ef9e2ce239e4ee0aa20}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_HYSTEN\_SHIFT@{\_VCMP\_CTRL\_HYSTEN\_SHIFT}}
\index{\_VCMP\_CTRL\_HYSTEN\_SHIFT@{\_VCMP\_CTRL\_HYSTEN\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_HYSTEN\_SHIFT}{\_VCMP\_CTRL\_HYSTEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80510d36af4a6ef9e2ce239e4ee0aa20} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+SHIFT~4}

Shift value for VCMP\+\_\+\+HYSTEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga363d220313bdc8ad43cb956a3ebb215a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_IFALL\_DEFAULT@{\_VCMP\_CTRL\_IFALL\_DEFAULT}}
\index{\_VCMP\_CTRL\_IFALL\_DEFAULT@{\_VCMP\_CTRL\_IFALL\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_IFALL\_DEFAULT}{\_VCMP\_CTRL\_IFALL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga363d220313bdc8ad43cb956a3ebb215a} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5f4c32e3553359a79e4d579b3ea28bc4}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_IFALL\_MASK@{\_VCMP\_CTRL\_IFALL\_MASK}}
\index{\_VCMP\_CTRL\_IFALL\_MASK@{\_VCMP\_CTRL\_IFALL\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_IFALL\_MASK}{\_VCMP\_CTRL\_IFALL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5f4c32e3553359a79e4d579b3ea28bc4} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+MASK~0x20000\+UL}

Bit mask for VCMP\+\_\+\+IFALL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga84163c1917337668db4cf1f559236fc4}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_IFALL\_SHIFT@{\_VCMP\_CTRL\_IFALL\_SHIFT}}
\index{\_VCMP\_CTRL\_IFALL\_SHIFT@{\_VCMP\_CTRL\_IFALL\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_IFALL\_SHIFT}{\_VCMP\_CTRL\_IFALL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga84163c1917337668db4cf1f559236fc4} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+SHIFT~17}

Shift value for VCMP\+\_\+\+IFALL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0cd15fccf4fe5feac7f4b2d1e3257919}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_INACTVAL\_DEFAULT@{\_VCMP\_CTRL\_INACTVAL\_DEFAULT}}
\index{\_VCMP\_CTRL\_INACTVAL\_DEFAULT@{\_VCMP\_CTRL\_INACTVAL\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_INACTVAL\_DEFAULT}{\_VCMP\_CTRL\_INACTVAL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0cd15fccf4fe5feac7f4b2d1e3257919} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaea7dd024233924ab5f1c748eaefcc42b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_INACTVAL\_MASK@{\_VCMP\_CTRL\_INACTVAL\_MASK}}
\index{\_VCMP\_CTRL\_INACTVAL\_MASK@{\_VCMP\_CTRL\_INACTVAL\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_INACTVAL\_MASK}{\_VCMP\_CTRL\_INACTVAL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaea7dd024233924ab5f1c748eaefcc42b} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+MASK~0x4\+UL}

Bit mask for VCMP\+\_\+\+INACTVAL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga412063124ada9d83b540217c1fe65c49}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_INACTVAL\_SHIFT@{\_VCMP\_CTRL\_INACTVAL\_SHIFT}}
\index{\_VCMP\_CTRL\_INACTVAL\_SHIFT@{\_VCMP\_CTRL\_INACTVAL\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_INACTVAL\_SHIFT}{\_VCMP\_CTRL\_INACTVAL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga412063124ada9d83b540217c1fe65c49} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+SHIFT~2}

Shift value for VCMP\+\_\+\+INACTVAL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa76a4afc8543eea56476aa3cfce92659}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_IRISE\_DEFAULT@{\_VCMP\_CTRL\_IRISE\_DEFAULT}}
\index{\_VCMP\_CTRL\_IRISE\_DEFAULT@{\_VCMP\_CTRL\_IRISE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_IRISE\_DEFAULT}{\_VCMP\_CTRL\_IRISE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa76a4afc8543eea56476aa3cfce92659} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf10398c74e81360a814ddc1eec5fc2c2}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_IRISE\_MASK@{\_VCMP\_CTRL\_IRISE\_MASK}}
\index{\_VCMP\_CTRL\_IRISE\_MASK@{\_VCMP\_CTRL\_IRISE\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_IRISE\_MASK}{\_VCMP\_CTRL\_IRISE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf10398c74e81360a814ddc1eec5fc2c2} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+MASK~0x10000\+UL}

Bit mask for VCMP\+\_\+\+IRISE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3537f2e602535d61634320a605b92ffb}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_IRISE\_SHIFT@{\_VCMP\_CTRL\_IRISE\_SHIFT}}
\index{\_VCMP\_CTRL\_IRISE\_SHIFT@{\_VCMP\_CTRL\_IRISE\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_IRISE\_SHIFT}{\_VCMP\_CTRL\_IRISE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3537f2e602535d61634320a605b92ffb} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+SHIFT~16}

Shift value for VCMP\+\_\+\+IRISE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5897b635d4803bfb5c9b33b66372f9c2}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_MASK@{\_VCMP\_CTRL\_MASK}}
\index{\_VCMP\_CTRL\_MASK@{\_VCMP\_CTRL\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_MASK}{\_VCMP\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5897b635d4803bfb5c9b33b66372f9c2} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+MASK~0x4\+F030715\+UL}

Mask for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6ba7fb074b4fe431b5e7cf7dd2e5ee4a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_RESETVALUE@{\_VCMP\_CTRL\_RESETVALUE}}
\index{\_VCMP\_CTRL\_RESETVALUE@{\_VCMP\_CTRL\_RESETVALUE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_RESETVALUE}{\_VCMP\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6ba7fb074b4fe431b5e7cf7dd2e5ee4a} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x47000000\+UL}

Default value for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga582bf1b78305deeb64d238b62e27e38a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_128CYCLES@{\_VCMP\_CTRL\_WARMTIME\_128CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_128CYCLES@{\_VCMP\_CTRL\_WARMTIME\_128CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_128CYCLES}{\_VCMP\_CTRL\_WARMTIME\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga582bf1b78305deeb64d238b62e27e38a} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES~0x00000005\+UL}

Mode 128CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0642934d1de1925d9d41bcdd9480cafb}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_16CYCLES@{\_VCMP\_CTRL\_WARMTIME\_16CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_16CYCLES@{\_VCMP\_CTRL\_WARMTIME\_16CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_16CYCLES}{\_VCMP\_CTRL\_WARMTIME\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0642934d1de1925d9d41bcdd9480cafb} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES~0x00000002\+UL}

Mode 16CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga510e2cebb78f1f6462b13ae0a8782c1b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_256CYCLES@{\_VCMP\_CTRL\_WARMTIME\_256CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_256CYCLES@{\_VCMP\_CTRL\_WARMTIME\_256CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_256CYCLES}{\_VCMP\_CTRL\_WARMTIME\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga510e2cebb78f1f6462b13ae0a8782c1b} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES~0x00000006\+UL}

Mode 256CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8fcc4d5513c49b74c03e795e2ba43fbf}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_32CYCLES@{\_VCMP\_CTRL\_WARMTIME\_32CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_32CYCLES@{\_VCMP\_CTRL\_WARMTIME\_32CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_32CYCLES}{\_VCMP\_CTRL\_WARMTIME\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8fcc4d5513c49b74c03e795e2ba43fbf} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES~0x00000003\+UL}

Mode 32CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga38fcb941a42590092f5251316eb60d46}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_4CYCLES@{\_VCMP\_CTRL\_WARMTIME\_4CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_4CYCLES@{\_VCMP\_CTRL\_WARMTIME\_4CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_4CYCLES}{\_VCMP\_CTRL\_WARMTIME\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga38fcb941a42590092f5251316eb60d46} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES~0x00000000\+UL}

Mode 4CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9c7c05d7d5fab99a7adcd57f1e042c87}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_512CYCLES@{\_VCMP\_CTRL\_WARMTIME\_512CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_512CYCLES@{\_VCMP\_CTRL\_WARMTIME\_512CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_512CYCLES}{\_VCMP\_CTRL\_WARMTIME\_512CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9c7c05d7d5fab99a7adcd57f1e042c87} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES~0x00000007\+UL}

Mode 512CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a0979f85ec63e433cdeea547f333426}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_64CYCLES@{\_VCMP\_CTRL\_WARMTIME\_64CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_64CYCLES@{\_VCMP\_CTRL\_WARMTIME\_64CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_64CYCLES}{\_VCMP\_CTRL\_WARMTIME\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a0979f85ec63e433cdeea547f333426} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES~0x00000004\+UL}

Mode 64CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafaf17389a3ff0055bd63f199d088eebf}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_8CYCLES@{\_VCMP\_CTRL\_WARMTIME\_8CYCLES}}
\index{\_VCMP\_CTRL\_WARMTIME\_8CYCLES@{\_VCMP\_CTRL\_WARMTIME\_8CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_8CYCLES}{\_VCMP\_CTRL\_WARMTIME\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafaf17389a3ff0055bd63f199d088eebf} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES~0x00000001\+UL}

Mode 8CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga039de60e4feaf8fc22357750d2b1f948}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_DEFAULT@{\_VCMP\_CTRL\_WARMTIME\_DEFAULT}}
\index{\_VCMP\_CTRL\_WARMTIME\_DEFAULT@{\_VCMP\_CTRL\_WARMTIME\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_DEFAULT}{\_VCMP\_CTRL\_WARMTIME\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga039de60e4feaf8fc22357750d2b1f948} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa93cb9dc59a72004446dd989c72ae5cd}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_MASK@{\_VCMP\_CTRL\_WARMTIME\_MASK}}
\index{\_VCMP\_CTRL\_WARMTIME\_MASK@{\_VCMP\_CTRL\_WARMTIME\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_MASK}{\_VCMP\_CTRL\_WARMTIME\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa93cb9dc59a72004446dd989c72ae5cd} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+MASK~0x700\+UL}

Bit mask for VCMP\+\_\+\+WARMTIME \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf4c5f32a5700f8e07130f86921c37ac0}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_CTRL\_WARMTIME\_SHIFT@{\_VCMP\_CTRL\_WARMTIME\_SHIFT}}
\index{\_VCMP\_CTRL\_WARMTIME\_SHIFT@{\_VCMP\_CTRL\_WARMTIME\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_CTRL\_WARMTIME\_SHIFT}{\_VCMP\_CTRL\_WARMTIME\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf4c5f32a5700f8e07130f86921c37ac0} 
\#define \+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+SHIFT~8}

Shift value for VCMP\+\_\+\+WARMTIME \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacd7298af16e3ca371fe796d7318bb352}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_EDGE\_DEFAULT@{\_VCMP\_IEN\_EDGE\_DEFAULT}}
\index{\_VCMP\_IEN\_EDGE\_DEFAULT@{\_VCMP\_IEN\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_EDGE\_DEFAULT}{\_VCMP\_IEN\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacd7298af16e3ca371fe796d7318bb352} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga491441b94258e3e009df66c6defeb47b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_EDGE\_MASK@{\_VCMP\_IEN\_EDGE\_MASK}}
\index{\_VCMP\_IEN\_EDGE\_MASK@{\_VCMP\_IEN\_EDGE\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_EDGE\_MASK}{\_VCMP\_IEN\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga491441b94258e3e009df66c6defeb47b} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7ac98a7acd28bdea88f2f7d670e5cc15}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_EDGE\_SHIFT@{\_VCMP\_IEN\_EDGE\_SHIFT}}
\index{\_VCMP\_IEN\_EDGE\_SHIFT@{\_VCMP\_IEN\_EDGE\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_EDGE\_SHIFT}{\_VCMP\_IEN\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7ac98a7acd28bdea88f2f7d670e5cc15} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafdccd5000e95bd05bf024ee4d8be05c6}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_MASK@{\_VCMP\_IEN\_MASK}}
\index{\_VCMP\_IEN\_MASK@{\_VCMP\_IEN\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_MASK}{\_VCMP\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafdccd5000e95bd05bf024ee4d8be05c6} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+MASK~0x00000003\+UL}

Mask for VCMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2609a3c0f4053e7e35e4408258010efc}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_RESETVALUE@{\_VCMP\_IEN\_RESETVALUE}}
\index{\_VCMP\_IEN\_RESETVALUE@{\_VCMP\_IEN\_RESETVALUE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_RESETVALUE}{\_VCMP\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2609a3c0f4053e7e35e4408258010efc} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for VCMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa130a6ea8b4dc4a00d3ba4d316b8b1a6}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_WARMUP\_DEFAULT@{\_VCMP\_IEN\_WARMUP\_DEFAULT}}
\index{\_VCMP\_IEN\_WARMUP\_DEFAULT@{\_VCMP\_IEN\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_WARMUP\_DEFAULT}{\_VCMP\_IEN\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa130a6ea8b4dc4a00d3ba4d316b8b1a6} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae14af1aca2bcae26541d7f85a423c5b3}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_WARMUP\_MASK@{\_VCMP\_IEN\_WARMUP\_MASK}}
\index{\_VCMP\_IEN\_WARMUP\_MASK@{\_VCMP\_IEN\_WARMUP\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_WARMUP\_MASK}{\_VCMP\_IEN\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae14af1aca2bcae26541d7f85a423c5b3} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7a229ca933c1e610ff5e7282fcafbaa4}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IEN\_WARMUP\_SHIFT@{\_VCMP\_IEN\_WARMUP\_SHIFT}}
\index{\_VCMP\_IEN\_WARMUP\_SHIFT@{\_VCMP\_IEN\_WARMUP\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IEN\_WARMUP\_SHIFT}{\_VCMP\_IEN\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7a229ca933c1e610ff5e7282fcafbaa4} 
\#define \+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6b98be9093906fd0e0caae95b38dcd33}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_EDGE\_DEFAULT@{\_VCMP\_IF\_EDGE\_DEFAULT}}
\index{\_VCMP\_IF\_EDGE\_DEFAULT@{\_VCMP\_IF\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_EDGE\_DEFAULT}{\_VCMP\_IF\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6b98be9093906fd0e0caae95b38dcd33} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae6978b0a24658ca2bce26b3d0fb13cb7}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_EDGE\_MASK@{\_VCMP\_IF\_EDGE\_MASK}}
\index{\_VCMP\_IF\_EDGE\_MASK@{\_VCMP\_IF\_EDGE\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_EDGE\_MASK}{\_VCMP\_IF\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae6978b0a24658ca2bce26b3d0fb13cb7} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga810da1fadab3c994c2096abc927dc223}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_EDGE\_SHIFT@{\_VCMP\_IF\_EDGE\_SHIFT}}
\index{\_VCMP\_IF\_EDGE\_SHIFT@{\_VCMP\_IF\_EDGE\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_EDGE\_SHIFT}{\_VCMP\_IF\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga810da1fadab3c994c2096abc927dc223} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3b50e9924784dbb7c6128b1ca8297a6d}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_MASK@{\_VCMP\_IF\_MASK}}
\index{\_VCMP\_IF\_MASK@{\_VCMP\_IF\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_MASK}{\_VCMP\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3b50e9924784dbb7c6128b1ca8297a6d} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+MASK~0x00000003\+UL}

Mask for VCMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9be242fa68a0c879c608478a9e8c191e}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_RESETVALUE@{\_VCMP\_IF\_RESETVALUE}}
\index{\_VCMP\_IF\_RESETVALUE@{\_VCMP\_IF\_RESETVALUE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_RESETVALUE}{\_VCMP\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9be242fa68a0c879c608478a9e8c191e} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for VCMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1630a96283688ba8d80cb7f10426f3a6}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_WARMUP\_DEFAULT@{\_VCMP\_IF\_WARMUP\_DEFAULT}}
\index{\_VCMP\_IF\_WARMUP\_DEFAULT@{\_VCMP\_IF\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_WARMUP\_DEFAULT}{\_VCMP\_IF\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1630a96283688ba8d80cb7f10426f3a6} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3d3afac253fcfd1ad2fa0fdadec1d0b2}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_WARMUP\_MASK@{\_VCMP\_IF\_WARMUP\_MASK}}
\index{\_VCMP\_IF\_WARMUP\_MASK@{\_VCMP\_IF\_WARMUP\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_WARMUP\_MASK}{\_VCMP\_IF\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3d3afac253fcfd1ad2fa0fdadec1d0b2} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab2a9b513acbf28cf33922ed02451a361}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IF\_WARMUP\_SHIFT@{\_VCMP\_IF\_WARMUP\_SHIFT}}
\index{\_VCMP\_IF\_WARMUP\_SHIFT@{\_VCMP\_IF\_WARMUP\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IF\_WARMUP\_SHIFT}{\_VCMP\_IF\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab2a9b513acbf28cf33922ed02451a361} 
\#define \+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaadf40cb3a41372b68fb9c2bb99352716}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_EDGE\_DEFAULT@{\_VCMP\_IFC\_EDGE\_DEFAULT}}
\index{\_VCMP\_IFC\_EDGE\_DEFAULT@{\_VCMP\_IFC\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_EDGE\_DEFAULT}{\_VCMP\_IFC\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaadf40cb3a41372b68fb9c2bb99352716} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2fc57d38e709d4533b45238aaa7886b6}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_EDGE\_MASK@{\_VCMP\_IFC\_EDGE\_MASK}}
\index{\_VCMP\_IFC\_EDGE\_MASK@{\_VCMP\_IFC\_EDGE\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_EDGE\_MASK}{\_VCMP\_IFC\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2fc57d38e709d4533b45238aaa7886b6} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8d67b9951e6330f27000eff5cb7e389a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_EDGE\_SHIFT@{\_VCMP\_IFC\_EDGE\_SHIFT}}
\index{\_VCMP\_IFC\_EDGE\_SHIFT@{\_VCMP\_IFC\_EDGE\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_EDGE\_SHIFT}{\_VCMP\_IFC\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8d67b9951e6330f27000eff5cb7e389a} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8720f9bfda74933a947acc14f93216f5}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_MASK@{\_VCMP\_IFC\_MASK}}
\index{\_VCMP\_IFC\_MASK@{\_VCMP\_IFC\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_MASK}{\_VCMP\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8720f9bfda74933a947acc14f93216f5} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+MASK~0x00000003\+UL}

Mask for VCMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga67d48475fa8bde46e9735fd5bde6f95b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_RESETVALUE@{\_VCMP\_IFC\_RESETVALUE}}
\index{\_VCMP\_IFC\_RESETVALUE@{\_VCMP\_IFC\_RESETVALUE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_RESETVALUE}{\_VCMP\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga67d48475fa8bde46e9735fd5bde6f95b} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for VCMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1594313c49d227cbc8f07e5d44629e8a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_WARMUP\_DEFAULT@{\_VCMP\_IFC\_WARMUP\_DEFAULT}}
\index{\_VCMP\_IFC\_WARMUP\_DEFAULT@{\_VCMP\_IFC\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_WARMUP\_DEFAULT}{\_VCMP\_IFC\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1594313c49d227cbc8f07e5d44629e8a} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7cdeea5fbbaf5fd8616f812e7f30afc9}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_WARMUP\_MASK@{\_VCMP\_IFC\_WARMUP\_MASK}}
\index{\_VCMP\_IFC\_WARMUP\_MASK@{\_VCMP\_IFC\_WARMUP\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_WARMUP\_MASK}{\_VCMP\_IFC\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7cdeea5fbbaf5fd8616f812e7f30afc9} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae15c64941fa5d161fba65c37e2fd16ba}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFC\_WARMUP\_SHIFT@{\_VCMP\_IFC\_WARMUP\_SHIFT}}
\index{\_VCMP\_IFC\_WARMUP\_SHIFT@{\_VCMP\_IFC\_WARMUP\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFC\_WARMUP\_SHIFT}{\_VCMP\_IFC\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae15c64941fa5d161fba65c37e2fd16ba} 
\#define \+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3ef4f26c1cf28e6df9c645f0d9d8f4c2}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_EDGE\_DEFAULT@{\_VCMP\_IFS\_EDGE\_DEFAULT}}
\index{\_VCMP\_IFS\_EDGE\_DEFAULT@{\_VCMP\_IFS\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_EDGE\_DEFAULT}{\_VCMP\_IFS\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3ef4f26c1cf28e6df9c645f0d9d8f4c2} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga23bc177979f4f4d220020618f74d8224}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_EDGE\_MASK@{\_VCMP\_IFS\_EDGE\_MASK}}
\index{\_VCMP\_IFS\_EDGE\_MASK@{\_VCMP\_IFS\_EDGE\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_EDGE\_MASK}{\_VCMP\_IFS\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga23bc177979f4f4d220020618f74d8224} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga97741fa1649977b5c790111751c1fa8f}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_EDGE\_SHIFT@{\_VCMP\_IFS\_EDGE\_SHIFT}}
\index{\_VCMP\_IFS\_EDGE\_SHIFT@{\_VCMP\_IFS\_EDGE\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_EDGE\_SHIFT}{\_VCMP\_IFS\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga97741fa1649977b5c790111751c1fa8f} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for VCMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab8aade34a3a51638a084caf4269879a3}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_MASK@{\_VCMP\_IFS\_MASK}}
\index{\_VCMP\_IFS\_MASK@{\_VCMP\_IFS\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_MASK}{\_VCMP\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab8aade34a3a51638a084caf4269879a3} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+MASK~0x00000003\+UL}

Mask for VCMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaaa360687267adf8db7c0ed8f4f39054a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_RESETVALUE@{\_VCMP\_IFS\_RESETVALUE}}
\index{\_VCMP\_IFS\_RESETVALUE@{\_VCMP\_IFS\_RESETVALUE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_RESETVALUE}{\_VCMP\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaaa360687267adf8db7c0ed8f4f39054a} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for VCMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaae90d67776036c20e20913a456a63bb8}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_WARMUP\_DEFAULT@{\_VCMP\_IFS\_WARMUP\_DEFAULT}}
\index{\_VCMP\_IFS\_WARMUP\_DEFAULT@{\_VCMP\_IFS\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_WARMUP\_DEFAULT}{\_VCMP\_IFS\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaae90d67776036c20e20913a456a63bb8} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6a4ecca9e78fdbd0308e0660bc18a473}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_WARMUP\_MASK@{\_VCMP\_IFS\_WARMUP\_MASK}}
\index{\_VCMP\_IFS\_WARMUP\_MASK@{\_VCMP\_IFS\_WARMUP\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_WARMUP\_MASK}{\_VCMP\_IFS\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6a4ecca9e78fdbd0308e0660bc18a473} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga12b91f41a808975d93897ea99bcb3ed2}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_IFS\_WARMUP\_SHIFT@{\_VCMP\_IFS\_WARMUP\_SHIFT}}
\index{\_VCMP\_IFS\_WARMUP\_SHIFT@{\_VCMP\_IFS\_WARMUP\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_IFS\_WARMUP\_SHIFT}{\_VCMP\_IFS\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga12b91f41a808975d93897ea99bcb3ed2} 
\#define \+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for VCMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga37fc211e0e21540dce7f83887d0a148f}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_LPREF\_DEFAULT@{\_VCMP\_INPUTSEL\_LPREF\_DEFAULT}}
\index{\_VCMP\_INPUTSEL\_LPREF\_DEFAULT@{\_VCMP\_INPUTSEL\_LPREF\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_LPREF\_DEFAULT}{\_VCMP\_INPUTSEL\_LPREF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga37fc211e0e21540dce7f83887d0a148f} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5eeb3de7244cac7a053a3a313d9b3604}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_LPREF\_MASK@{\_VCMP\_INPUTSEL\_LPREF\_MASK}}
\index{\_VCMP\_INPUTSEL\_LPREF\_MASK@{\_VCMP\_INPUTSEL\_LPREF\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_LPREF\_MASK}{\_VCMP\_INPUTSEL\_LPREF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5eeb3de7244cac7a053a3a313d9b3604} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+MASK~0x100\+UL}

Bit mask for VCMP\+\_\+\+LPREF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9faf03d48b8a4156fd68b2686e8e8d42}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_LPREF\_SHIFT@{\_VCMP\_INPUTSEL\_LPREF\_SHIFT}}
\index{\_VCMP\_INPUTSEL\_LPREF\_SHIFT@{\_VCMP\_INPUTSEL\_LPREF\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_LPREF\_SHIFT}{\_VCMP\_INPUTSEL\_LPREF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9faf03d48b8a4156fd68b2686e8e8d42} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+SHIFT~8}

Shift value for VCMP\+\_\+\+LPREF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9bb3e21ce61757e5f299231041c0f35b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_MASK@{\_VCMP\_INPUTSEL\_MASK}}
\index{\_VCMP\_INPUTSEL\_MASK@{\_VCMP\_INPUTSEL\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_MASK}{\_VCMP\_INPUTSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9bb3e21ce61757e5f299231041c0f35b} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+MASK~0x0000013\+FUL}

Mask for VCMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae704949096633eb2d8be0a54d7af8998}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_RESETVALUE@{\_VCMP\_INPUTSEL\_RESETVALUE}}
\index{\_VCMP\_INPUTSEL\_RESETVALUE@{\_VCMP\_INPUTSEL\_RESETVALUE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_RESETVALUE}{\_VCMP\_INPUTSEL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae704949096633eb2d8be0a54d7af8998} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for VCMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga59f67f2d155c0f1bd5cc41cf96d3bdba}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT@{\_VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}}
\index{\_VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT@{\_VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}{\_VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga59f67f2d155c0f1bd5cc41cf96d3bdba} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga93707f79be013720dac016ad611e050a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_TRIGLEVEL\_MASK@{\_VCMP\_INPUTSEL\_TRIGLEVEL\_MASK}}
\index{\_VCMP\_INPUTSEL\_TRIGLEVEL\_MASK@{\_VCMP\_INPUTSEL\_TRIGLEVEL\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_TRIGLEVEL\_MASK}{\_VCMP\_INPUTSEL\_TRIGLEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga93707f79be013720dac016ad611e050a} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+MASK~0x3\+FUL}

Bit mask for VCMP\+\_\+\+TRIGLEVEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga73dc035474989ee2fe9f33876e1e0cf0}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_INPUTSEL\_TRIGLEVEL\_SHIFT@{\_VCMP\_INPUTSEL\_TRIGLEVEL\_SHIFT}}
\index{\_VCMP\_INPUTSEL\_TRIGLEVEL\_SHIFT@{\_VCMP\_INPUTSEL\_TRIGLEVEL\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_INPUTSEL\_TRIGLEVEL\_SHIFT}{\_VCMP\_INPUTSEL\_TRIGLEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga73dc035474989ee2fe9f33876e1e0cf0} 
\#define \+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+SHIFT~0}

Shift value for VCMP\+\_\+\+TRIGLEVEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga026bdf18cfb7718e9263e498ff8ac2b3}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_MASK@{\_VCMP\_STATUS\_MASK}}
\index{\_VCMP\_STATUS\_MASK@{\_VCMP\_STATUS\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_MASK}{\_VCMP\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga026bdf18cfb7718e9263e498ff8ac2b3} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+MASK~0x00000003\+UL}

Mask for VCMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6aca6b62398d7171b46591825c6c2b13}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_RESETVALUE@{\_VCMP\_STATUS\_RESETVALUE}}
\index{\_VCMP\_STATUS\_RESETVALUE@{\_VCMP\_STATUS\_RESETVALUE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_RESETVALUE}{\_VCMP\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6aca6b62398d7171b46591825c6c2b13} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for VCMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80bd5a349a0bed999773008634b1c2a4}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_VCMPACT\_DEFAULT@{\_VCMP\_STATUS\_VCMPACT\_DEFAULT}}
\index{\_VCMP\_STATUS\_VCMPACT\_DEFAULT@{\_VCMP\_STATUS\_VCMPACT\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_VCMPACT\_DEFAULT}{\_VCMP\_STATUS\_VCMPACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80bd5a349a0bed999773008634b1c2a4} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga484ac685a3f531a7ac2cbad1b0b3e142}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_VCMPACT\_MASK@{\_VCMP\_STATUS\_VCMPACT\_MASK}}
\index{\_VCMP\_STATUS\_VCMPACT\_MASK@{\_VCMP\_STATUS\_VCMPACT\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_VCMPACT\_MASK}{\_VCMP\_STATUS\_VCMPACT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga484ac685a3f531a7ac2cbad1b0b3e142} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+MASK~0x1\+UL}

Bit mask for VCMP\+\_\+\+VCMPACT \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga75214fb9e5ab25f2d63f74e16e8249b4}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_VCMPACT\_SHIFT@{\_VCMP\_STATUS\_VCMPACT\_SHIFT}}
\index{\_VCMP\_STATUS\_VCMPACT\_SHIFT@{\_VCMP\_STATUS\_VCMPACT\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_VCMPACT\_SHIFT}{\_VCMP\_STATUS\_VCMPACT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga75214fb9e5ab25f2d63f74e16e8249b4} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+SHIFT~0}

Shift value for VCMP\+\_\+\+VCMPACT \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2a528fff1705a60985fa39237ae482fc}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_VCMPOUT\_DEFAULT@{\_VCMP\_STATUS\_VCMPOUT\_DEFAULT}}
\index{\_VCMP\_STATUS\_VCMPOUT\_DEFAULT@{\_VCMP\_STATUS\_VCMPOUT\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_VCMPOUT\_DEFAULT}{\_VCMP\_STATUS\_VCMPOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2a528fff1705a60985fa39237ae482fc} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for VCMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2c9b59708e6840871c394b274ac952dc}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_VCMPOUT\_MASK@{\_VCMP\_STATUS\_VCMPOUT\_MASK}}
\index{\_VCMP\_STATUS\_VCMPOUT\_MASK@{\_VCMP\_STATUS\_VCMPOUT\_MASK}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_VCMPOUT\_MASK}{\_VCMP\_STATUS\_VCMPOUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2c9b59708e6840871c394b274ac952dc} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+MASK~0x2\+UL}

Bit mask for VCMP\+\_\+\+VCMPOUT \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga724a83251e49a5cf1f33b7fbc91bf260}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!\_VCMP\_STATUS\_VCMPOUT\_SHIFT@{\_VCMP\_STATUS\_VCMPOUT\_SHIFT}}
\index{\_VCMP\_STATUS\_VCMPOUT\_SHIFT@{\_VCMP\_STATUS\_VCMPOUT\_SHIFT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_VCMP\_STATUS\_VCMPOUT\_SHIFT}{\_VCMP\_STATUS\_VCMPOUT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga724a83251e49a5cf1f33b7fbc91bf260} 
\#define \+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+SHIFT~1}

Shift value for VCMP\+\_\+\+VCMPOUT \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gabfa5d0842d928f007c09fffc08506970}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_BIASPROG\_DEFAULT@{VCMP\_CTRL\_BIASPROG\_DEFAULT}}
\index{VCMP\_CTRL\_BIASPROG\_DEFAULT@{VCMP\_CTRL\_BIASPROG\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_BIASPROG\_DEFAULT}{VCMP\_CTRL\_BIASPROG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gabfa5d0842d928f007c09fffc08506970} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a7dd3c61904c35ed0d77d80596d88a3}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7d0950affbd7af2252a31c87d3cdee5b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_EN@{VCMP\_CTRL\_EN}}
\index{VCMP\_CTRL\_EN@{VCMP\_CTRL\_EN}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_EN}{VCMP\_CTRL\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga7d0950affbd7af2252a31c87d3cdee5b} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

Voltage Supply Comparator Enable \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1d0cadd4b37ef2f81f9eb4a220523fcd}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_EN\_DEFAULT@{VCMP\_CTRL\_EN\_DEFAULT}}
\index{VCMP\_CTRL\_EN\_DEFAULT@{VCMP\_CTRL\_EN\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_EN\_DEFAULT}{VCMP\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1d0cadd4b37ef2f81f9eb4a220523fcd} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2286e7828515e32c8989d7bf3353cb05}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga482fd40148035d8dac9f7d60c2caeda8}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_HALFBIAS@{VCMP\_CTRL\_HALFBIAS}}
\index{VCMP\_CTRL\_HALFBIAS@{VCMP\_CTRL\_HALFBIAS}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_HALFBIAS}{VCMP\_CTRL\_HALFBIAS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga482fd40148035d8dac9f7d60c2caeda8} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS~(0x1\+UL $<$$<$ 30)}

Half Bias Current \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8e61f1d5b0b08f538d9c2f1f3bd9c9ae}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_HALFBIAS\_DEFAULT@{VCMP\_CTRL\_HALFBIAS\_DEFAULT}}
\index{VCMP\_CTRL\_HALFBIAS\_DEFAULT@{VCMP\_CTRL\_HALFBIAS\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_HALFBIAS\_DEFAULT}{VCMP\_CTRL\_HALFBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8e61f1d5b0b08f538d9c2f1f3bd9c9ae} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa2da513e0970d14eec733c4492daff3d}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}} $<$$<$ 30)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad354541f523acb8a825378a37fbe5828}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_HYSTEN@{VCMP\_CTRL\_HYSTEN}}
\index{VCMP\_CTRL\_HYSTEN@{VCMP\_CTRL\_HYSTEN}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_HYSTEN}{VCMP\_CTRL\_HYSTEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad354541f523acb8a825378a37fbe5828} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN~(0x1\+UL $<$$<$ 4)}

Hysteresis Enable \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3916e026deb15888998e967e513222e1}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_HYSTEN\_DEFAULT@{VCMP\_CTRL\_HYSTEN\_DEFAULT}}
\index{VCMP\_CTRL\_HYSTEN\_DEFAULT@{VCMP\_CTRL\_HYSTEN\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_HYSTEN\_DEFAULT}{VCMP\_CTRL\_HYSTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3916e026deb15888998e967e513222e1} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga26978f41eb84759dfecb33bfde374440}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+HYSTEN\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga535279e1610a418ab0a779ea13ec14fe}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_IFALL@{VCMP\_CTRL\_IFALL}}
\index{VCMP\_CTRL\_IFALL@{VCMP\_CTRL\_IFALL}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_IFALL}{VCMP\_CTRL\_IFALL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga535279e1610a418ab0a779ea13ec14fe} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+IFALL~(0x1\+UL $<$$<$ 17)}

Falling Edge Interrupt Sense \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga27a8241c1b7508e7bf281becf1828d61}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_IFALL\_DEFAULT@{VCMP\_CTRL\_IFALL\_DEFAULT}}
\index{VCMP\_CTRL\_IFALL\_DEFAULT@{VCMP\_CTRL\_IFALL\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_IFALL\_DEFAULT}{VCMP\_CTRL\_IFALL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga27a8241c1b7508e7bf281becf1828d61} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga363d220313bdc8ad43cb956a3ebb215a}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}} $<$$<$ 17)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf9caf71f3f3b73c77e5feda3dd86c32a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_INACTVAL@{VCMP\_CTRL\_INACTVAL}}
\index{VCMP\_CTRL\_INACTVAL@{VCMP\_CTRL\_INACTVAL}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_INACTVAL}{VCMP\_CTRL\_INACTVAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf9caf71f3f3b73c77e5feda3dd86c32a} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL~(0x1\+UL $<$$<$ 2)}

Inactive Value \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4581c614b6058e8cc02e09434ed67026}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_INACTVAL\_DEFAULT@{VCMP\_CTRL\_INACTVAL\_DEFAULT}}
\index{VCMP\_CTRL\_INACTVAL\_DEFAULT@{VCMP\_CTRL\_INACTVAL\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_INACTVAL\_DEFAULT}{VCMP\_CTRL\_INACTVAL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4581c614b6058e8cc02e09434ed67026} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0cd15fccf4fe5feac7f4b2d1e3257919}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4f4087ba808905ce4970581d9d4767b0}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_IRISE@{VCMP\_CTRL\_IRISE}}
\index{VCMP\_CTRL\_IRISE@{VCMP\_CTRL\_IRISE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_IRISE}{VCMP\_CTRL\_IRISE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga4f4087ba808905ce4970581d9d4767b0} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+IRISE~(0x1\+UL $<$$<$ 16)}

Rising Edge Interrupt Sense \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga348993788d4c526d107cfc620d251c22}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_IRISE\_DEFAULT@{VCMP\_CTRL\_IRISE\_DEFAULT}}
\index{VCMP\_CTRL\_IRISE\_DEFAULT@{VCMP\_CTRL\_IRISE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_IRISE\_DEFAULT}{VCMP\_CTRL\_IRISE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga348993788d4c526d107cfc620d251c22} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa76a4afc8543eea56476aa3cfce92659}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf57093eacd2d3cb3dd3b20553745c36c}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_128CYCLES@{VCMP\_CTRL\_WARMTIME\_128CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_128CYCLES@{VCMP\_CTRL\_WARMTIME\_128CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_128CYCLES}{VCMP\_CTRL\_WARMTIME\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaf57093eacd2d3cb3dd3b20553745c36c} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga582bf1b78305deeb64d238b62e27e38a}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}} $<$$<$ 8)}

Shifted mode 128CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaab413f5ad8011165105f5dc2fb0b5a50}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_16CYCLES@{VCMP\_CTRL\_WARMTIME\_16CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_16CYCLES@{VCMP\_CTRL\_WARMTIME\_16CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_16CYCLES}{VCMP\_CTRL\_WARMTIME\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaab413f5ad8011165105f5dc2fb0b5a50} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0642934d1de1925d9d41bcdd9480cafb}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}} $<$$<$ 8)}

Shifted mode 16CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaad6753ae93de9965cf68327a6337f0d5}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_256CYCLES@{VCMP\_CTRL\_WARMTIME\_256CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_256CYCLES@{VCMP\_CTRL\_WARMTIME\_256CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_256CYCLES}{VCMP\_CTRL\_WARMTIME\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaad6753ae93de9965cf68327a6337f0d5} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga510e2cebb78f1f6462b13ae0a8782c1b}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}} $<$$<$ 8)}

Shifted mode 256CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1f144675f305d104a9435920a98b80ea}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_32CYCLES@{VCMP\_CTRL\_WARMTIME\_32CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_32CYCLES@{VCMP\_CTRL\_WARMTIME\_32CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_32CYCLES}{VCMP\_CTRL\_WARMTIME\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1f144675f305d104a9435920a98b80ea} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8fcc4d5513c49b74c03e795e2ba43fbf}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}} $<$$<$ 8)}

Shifted mode 32CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gac02134273490413b5ea8c16f3dbc92d3}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_4CYCLES@{VCMP\_CTRL\_WARMTIME\_4CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_4CYCLES@{VCMP\_CTRL\_WARMTIME\_4CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_4CYCLES}{VCMP\_CTRL\_WARMTIME\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gac02134273490413b5ea8c16f3dbc92d3} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga38fcb941a42590092f5251316eb60d46}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}} $<$$<$ 8)}

Shifted mode 4CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae4bf1b4bef05ac165f89e3fb8694a974}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_512CYCLES@{VCMP\_CTRL\_WARMTIME\_512CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_512CYCLES@{VCMP\_CTRL\_WARMTIME\_512CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_512CYCLES}{VCMP\_CTRL\_WARMTIME\_512CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae4bf1b4bef05ac165f89e3fb8694a974} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9c7c05d7d5fab99a7adcd57f1e042c87}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}} $<$$<$ 8)}

Shifted mode 512CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5934df9a5b6c0176af2b6f0d4851d09b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_64CYCLES@{VCMP\_CTRL\_WARMTIME\_64CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_64CYCLES@{VCMP\_CTRL\_WARMTIME\_64CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_64CYCLES}{VCMP\_CTRL\_WARMTIME\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5934df9a5b6c0176af2b6f0d4851d09b} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga8a0979f85ec63e433cdeea547f333426}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}} $<$$<$ 8)}

Shifted mode 64CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga96f373521653de4c44e0de20f8c2a789}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_8CYCLES@{VCMP\_CTRL\_WARMTIME\_8CYCLES}}
\index{VCMP\_CTRL\_WARMTIME\_8CYCLES@{VCMP\_CTRL\_WARMTIME\_8CYCLES}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_8CYCLES}{VCMP\_CTRL\_WARMTIME\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga96f373521653de4c44e0de20f8c2a789} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gafaf17389a3ff0055bd63f199d088eebf}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}} $<$$<$ 8)}

Shifted mode 8CYCLES for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab4e696686184c6aa01526cbcba26330d}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_CTRL\_WARMTIME\_DEFAULT@{VCMP\_CTRL\_WARMTIME\_DEFAULT}}
\index{VCMP\_CTRL\_WARMTIME\_DEFAULT@{VCMP\_CTRL\_WARMTIME\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_CTRL\_WARMTIME\_DEFAULT}{VCMP\_CTRL\_WARMTIME\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab4e696686184c6aa01526cbcba26330d} 
\#define VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga039de60e4feaf8fc22357750d2b1f948}{\+\_\+\+VCMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for VCMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga723d3f6affec21df07465fe55ffacb89}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IEN\_EDGE@{VCMP\_IEN\_EDGE}}
\index{VCMP\_IEN\_EDGE@{VCMP\_IEN\_EDGE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IEN\_EDGE}{VCMP\_IEN\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga723d3f6affec21df07465fe55ffacb89} 
\#define VCMP\+\_\+\+IEN\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Trigger Interrupt Enable \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae5d7b1f9871ba5f0ad8b61e7f400df8f}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IEN\_EDGE\_DEFAULT@{VCMP\_IEN\_EDGE\_DEFAULT}}
\index{VCMP\_IEN\_EDGE\_DEFAULT@{VCMP\_IEN\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IEN\_EDGE\_DEFAULT}{VCMP\_IEN\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gae5d7b1f9871ba5f0ad8b61e7f400df8f} 
\#define VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacd7298af16e3ca371fe796d7318bb352}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for VCMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga63f40f0ca7ffeefafd8c8466142facc9}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IEN\_WARMUP@{VCMP\_IEN\_WARMUP}}
\index{VCMP\_IEN\_WARMUP@{VCMP\_IEN\_WARMUP}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IEN\_WARMUP}{VCMP\_IEN\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga63f40f0ca7ffeefafd8c8466142facc9} 
\#define VCMP\+\_\+\+IEN\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Enable \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5a2bd774be7aa373e46eb5f1f9997579}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IEN\_WARMUP\_DEFAULT@{VCMP\_IEN\_WARMUP\_DEFAULT}}
\index{VCMP\_IEN\_WARMUP\_DEFAULT@{VCMP\_IEN\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IEN\_WARMUP\_DEFAULT}{VCMP\_IEN\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5a2bd774be7aa373e46eb5f1f9997579} 
\#define VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa130a6ea8b4dc4a00d3ba4d316b8b1a6}{\+\_\+\+VCMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for VCMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga05b708146c98cd729abc50e85cf02870}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IF\_EDGE@{VCMP\_IF\_EDGE}}
\index{VCMP\_IF\_EDGE@{VCMP\_IF\_EDGE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IF\_EDGE}{VCMP\_IF\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga05b708146c98cd729abc50e85cf02870} 
\#define VCMP\+\_\+\+IF\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Triggered Interrupt Flag \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga872045880ed8e92d99b93b07e9565e7c}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IF\_EDGE\_DEFAULT@{VCMP\_IF\_EDGE\_DEFAULT}}
\index{VCMP\_IF\_EDGE\_DEFAULT@{VCMP\_IF\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IF\_EDGE\_DEFAULT}{VCMP\_IF\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga872045880ed8e92d99b93b07e9565e7c} 
\#define VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6b98be9093906fd0e0caae95b38dcd33}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for VCMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacb62d696a5eff105d5d5e31158ad0603}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IF\_WARMUP@{VCMP\_IF\_WARMUP}}
\index{VCMP\_IF\_WARMUP@{VCMP\_IF\_WARMUP}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IF\_WARMUP}{VCMP\_IF\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gacb62d696a5eff105d5d5e31158ad0603} 
\#define VCMP\+\_\+\+IF\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Flag \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga994b423f5316bf07601ab8b82b6e03ad}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IF\_WARMUP\_DEFAULT@{VCMP\_IF\_WARMUP\_DEFAULT}}
\index{VCMP\_IF\_WARMUP\_DEFAULT@{VCMP\_IF\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IF\_WARMUP\_DEFAULT}{VCMP\_IF\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga994b423f5316bf07601ab8b82b6e03ad} 
\#define VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1630a96283688ba8d80cb7f10426f3a6}{\+\_\+\+VCMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for VCMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5ddffeba12a10c0d14d2618fb565fa1a}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFC\_EDGE@{VCMP\_IFC\_EDGE}}
\index{VCMP\_IFC\_EDGE@{VCMP\_IFC\_EDGE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFC\_EDGE}{VCMP\_IFC\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5ddffeba12a10c0d14d2618fb565fa1a} 
\#define VCMP\+\_\+\+IFC\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Triggered Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad4de42865e1d99daab7456495220b3ce}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFC\_EDGE\_DEFAULT@{VCMP\_IFC\_EDGE\_DEFAULT}}
\index{VCMP\_IFC\_EDGE\_DEFAULT@{VCMP\_IFC\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFC\_EDGE\_DEFAULT}{VCMP\_IFC\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad4de42865e1d99daab7456495220b3ce} 
\#define VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaadf40cb3a41372b68fb9c2bb99352716}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for VCMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga620e533517137d4aaa90a2eaa013a5f3}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFC\_WARMUP@{VCMP\_IFC\_WARMUP}}
\index{VCMP\_IFC\_WARMUP@{VCMP\_IFC\_WARMUP}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFC\_WARMUP}{VCMP\_IFC\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga620e533517137d4aaa90a2eaa013a5f3} 
\#define VCMP\+\_\+\+IFC\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6ff43248933e8c2f93aadb70595aec70}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFC\_WARMUP\_DEFAULT@{VCMP\_IFC\_WARMUP\_DEFAULT}}
\index{VCMP\_IFC\_WARMUP\_DEFAULT@{VCMP\_IFC\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFC\_WARMUP\_DEFAULT}{VCMP\_IFC\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga6ff43248933e8c2f93aadb70595aec70} 
\#define VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1594313c49d227cbc8f07e5d44629e8a}{\+\_\+\+VCMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for VCMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1e34c75faebcc19c74fe328754657c5f}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFS\_EDGE@{VCMP\_IFS\_EDGE}}
\index{VCMP\_IFS\_EDGE@{VCMP\_IFS\_EDGE}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFS\_EDGE}{VCMP\_IFS\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1e34c75faebcc19c74fe328754657c5f} 
\#define VCMP\+\_\+\+IFS\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Triggered Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1090874791750c21e0610389067fb045}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFS\_EDGE\_DEFAULT@{VCMP\_IFS\_EDGE\_DEFAULT}}
\index{VCMP\_IFS\_EDGE\_DEFAULT@{VCMP\_IFS\_EDGE\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFS\_EDGE\_DEFAULT}{VCMP\_IFS\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga1090874791750c21e0610389067fb045} 
\#define VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga3ef4f26c1cf28e6df9c645f0d9d8f4c2}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for VCMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0f2450851ba35d5b35221d1de3f6de76}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFS\_WARMUP@{VCMP\_IFS\_WARMUP}}
\index{VCMP\_IFS\_WARMUP@{VCMP\_IFS\_WARMUP}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFS\_WARMUP}{VCMP\_IFS\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga0f2450851ba35d5b35221d1de3f6de76} 
\#define VCMP\+\_\+\+IFS\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad1a60ac6f99dc171aec97fc6904859f9}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_IFS\_WARMUP\_DEFAULT@{VCMP\_IFS\_WARMUP\_DEFAULT}}
\index{VCMP\_IFS\_WARMUP\_DEFAULT@{VCMP\_IFS\_WARMUP\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_IFS\_WARMUP\_DEFAULT}{VCMP\_IFS\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gad1a60ac6f99dc171aec97fc6904859f9} 
\#define VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaae90d67776036c20e20913a456a63bb8}{\+\_\+\+VCMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for VCMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gade2eaa89225323ab19fef4ef695d8552}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_INPUTSEL\_LPREF@{VCMP\_INPUTSEL\_LPREF}}
\index{VCMP\_INPUTSEL\_LPREF@{VCMP\_INPUTSEL\_LPREF}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_INPUTSEL\_LPREF}{VCMP\_INPUTSEL\_LPREF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gade2eaa89225323ab19fef4ef695d8552} 
\#define VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF~(0x1\+UL $<$$<$ 8)}

Low Power Reference \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga52ff174002a0b502ce10115f20f03dd5}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_INPUTSEL\_LPREF\_DEFAULT@{VCMP\_INPUTSEL\_LPREF\_DEFAULT}}
\index{VCMP\_INPUTSEL\_LPREF\_DEFAULT@{VCMP\_INPUTSEL\_LPREF\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_INPUTSEL\_LPREF\_DEFAULT}{VCMP\_INPUTSEL\_LPREF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga52ff174002a0b502ce10115f20f03dd5} 
\#define VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga37fc211e0e21540dce7f83887d0a148f}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for VCMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5a79f07d3d5b131ae4138e689c0e6cc4}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT@{VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}}
\index{VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT@{VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}{VCMP\_INPUTSEL\_TRIGLEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga5a79f07d3d5b131ae4138e689c0e6cc4} 
\#define VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga59f67f2d155c0f1bd5cc41cf96d3bdba}{\+\_\+\+VCMP\+\_\+\+INPUTSEL\+\_\+\+TRIGLEVEL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for VCMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9ab2c7dd603ddb6d67940f1a28fb7f0b}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_STATUS\_VCMPACT@{VCMP\_STATUS\_VCMPACT}}
\index{VCMP\_STATUS\_VCMPACT@{VCMP\_STATUS\_VCMPACT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_STATUS\_VCMPACT}{VCMP\_STATUS\_VCMPACT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga9ab2c7dd603ddb6d67940f1a28fb7f0b} 
\#define VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT~(0x1\+UL $<$$<$ 0)}

Voltage Supply Comparator Active \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa7debff3936bfa9c68615e882e50ce53}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_STATUS\_VCMPACT\_DEFAULT@{VCMP\_STATUS\_VCMPACT\_DEFAULT}}
\index{VCMP\_STATUS\_VCMPACT\_DEFAULT@{VCMP\_STATUS\_VCMPACT\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_STATUS\_VCMPACT\_DEFAULT}{VCMP\_STATUS\_VCMPACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gaa7debff3936bfa9c68615e882e50ce53} 
\#define VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga80bd5a349a0bed999773008634b1c2a4}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPACT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for VCMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab918bd86a2df9570df1dc15135ab3d44}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_STATUS\_VCMPOUT@{VCMP\_STATUS\_VCMPOUT}}
\index{VCMP\_STATUS\_VCMPOUT@{VCMP\_STATUS\_VCMPOUT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_STATUS\_VCMPOUT}{VCMP\_STATUS\_VCMPOUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_gab918bd86a2df9570df1dc15135ab3d44} 
\#define VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT~(0x1\+UL $<$$<$ 1)}

Voltage Supply Comparator Output \Hypertarget{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga531148bb39fdb6ac2b9510da4e058762}\index{EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}!VCMP\_STATUS\_VCMPOUT\_DEFAULT@{VCMP\_STATUS\_VCMPOUT\_DEFAULT}}
\index{VCMP\_STATUS\_VCMPOUT\_DEFAULT@{VCMP\_STATUS\_VCMPOUT\_DEFAULT}!EFM32GG\_VCMP\_BitFields@{EFM32GG\_VCMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{VCMP\_STATUS\_VCMPOUT\_DEFAULT}{VCMP\_STATUS\_VCMPOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga531148bb39fdb6ac2b9510da4e058762} 
\#define VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___v_c_m_p___bit_fields_ga2a528fff1705a60985fa39237ae482fc}{\+\_\+\+VCMP\+\_\+\+STATUS\+\_\+\+VCMPOUT\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for VCMP\+\_\+\+STATUS 