INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Mips Processor/sources/utils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Mips Processor/sources/ifstage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ifstage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Mips Processor/sources/mux_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Mips Processor/sources/register_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Mips Processor/Mips Processor.srcs/sim_ifstage/new/ifstage_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ifstage_testbench'
