

================================================================
== Vivado HLS Report for 'array_FIFO'
================================================================
* Date:           Fri Nov  3 17:52:01 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        proj_array_FIFO
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.85|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    4|    4|         1|          -|          -|     4|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.03ns
ST_1: StgValue_3 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %d_o) nounwind, !map !7

ST_1: StgValue_4 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %d_i) nounwind, !map !13

ST_1: StgValue_5 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %idx) nounwind, !map !17

ST_1: StgValue_6 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @array_FIFO_str) nounwind

ST_1: StgValue_7 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %d_o, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_8 (9)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %d_i, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_9 (10)  [1/1] 1.03ns  loc: array_FIFO.c:98
:6  br label %1


 <State 2>: 2.85ns
ST_2: i (12)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (13)  [1/1] 1.40ns  loc: array_FIFO.c:98
:1  %exitcond = icmp eq i3 %i, -4

ST_2: empty (14)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: i_1 (15)  [1/1] 1.54ns  loc: array_FIFO.c:98
:3  %i_1 = add i3 %i, 1

ST_2: StgValue_14 (16)  [1/1] 0.00ns  loc: array_FIFO.c:98
:4  br i1 %exitcond, label %3, label %2

ST_2: StgValue_15 (18)  [1/1] 0.00ns  loc: array_FIFO.c:98
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind

ST_2: d_i_read (19)  [1/1] 1.43ns  loc: array_FIFO.c:99
:1  %d_i_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %d_i) nounwind

ST_2: StgValue_17 (20)  [1/1] 1.43ns  loc: array_FIFO.c:99
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %d_o, i32 %d_i_read) nounwind

ST_2: StgValue_18 (21)  [1/1] 0.00ns  loc: array_FIFO.c:98
:3  br label %1

ST_2: StgValue_19 (23)  [1/1] 0.00ns  loc: array_FIFO.c:102
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', array_FIFO.c:98) [12]  (1.03 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	fifo read on port 'd_i' (array_FIFO.c:99) [19]  (1.43 ns)
	fifo write on port 'd_o' (array_FIFO.c:99) [20]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
