Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Apr 16 16:04:20 2022
| Host         : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file wave_gen_utilization_placed.rpt -pb wave_gen_utilization_placed.pb
| Design       : wave_gen
| Device       : xcku035-fbva900-2-e
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                |  720 |     0 |          0 |    203128 |  0.35 |
|   LUT as Logic          |  720 |     0 |          0 |    203128 |  0.35 |
|   LUT as Memory         |    0 |     0 |          0 |    112800 |  0.00 |
| CLB Registers           |  612 |     0 |          0 |    406256 |  0.15 |
|   Register as Flip Flop |  612 |     0 |          0 |    406256 |  0.15 |
|   Register as Latch     |    0 |     0 |          0 |    406256 |  0.00 |
| CARRY8                  |   11 |     0 |          0 |     30300 |  0.04 |
| F7 Muxes                |    1 |     0 |          0 |    121200 | <0.01 |
| F8 Muxes                |    0 |     0 |          0 |     60600 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     30300 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 28    |          Yes |           - |          Set |
| 56    |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 502   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  161 |     0 |          0 |     30300 |  0.53 |
|   CLBL                                     |   73 |     0 |            |           |       |
|   CLBM                                     |   88 |     0 |            |           |       |
| LUT as Logic                               |  720 |     0 |          0 |    203128 |  0.35 |
|   using O5 output only                     |   32 |       |            |           |       |
|   using O6 output only                     |  479 |       |            |           |       |
|   using O5 and O6                          |  209 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |    112800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              |  612 |     0 |          0 |    406256 |  0.15 |
|   Register driven from within the CLB      |  322 |       |            |           |       |
|   Register driven from outside the CLB     |  290 |       |            |           |       |
|     LUT in front of the register is unused |  204 |       |            |           |       |
|     LUT in front of the register is used   |   86 |       |            |           |       |
| Unique Control Sets                        |   49 |       |          0 |     60600 |  0.08 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    1 |     0 |          0 |       540 |  0.19 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       540 |  0.00 |
|   RAMB18          |    2 |     0 |          0 |      1080 |  0.19 |
|     RAMB18E2 only |    2 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1700 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   18 |    18 |          0 |       468 |  3.85 |
| HPIOB            |    0 |     0 |          0 |       364 |  0.00 |
| HRIO             |   18 |    18 |          0 |       104 | 17.31 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |   13 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HRIODIFFINBUF    |    1 |     1 |          0 |        48 |  2.08 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    1 |     1 |          0 |      3120 |  0.03 |
|   OSERDES        |    1 |     1 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       480 |  0.83 |
|   BUFGCE             |    4 |     0 |          0 |       240 |  1.67 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |          0 |        10 | 10.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         2 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  502 |            Register |
| LUT6       |  302 |                 CLB |
| LUT3       |  191 |                 CLB |
| LUT5       |  140 |                 CLB |
| LUT4       |  138 |                 CLB |
| LUT2       |  128 |                 CLB |
| FDCE       |   56 |            Register |
| LUT1       |   30 |                 CLB |
| FDPE       |   28 |            Register |
| FDSE       |   26 |            Register |
| OBUF       |   13 |                 I/O |
| CARRY8     |   11 |                 CLB |
| IBUFCTRL   |    4 |              Others |
| BUFGCE     |    4 |               Clock |
| INBUF      |    3 |                 I/O |
| RAMB18E2   |    2 |            BLOCKRAM |
| OSERDESE3  |    1 |                 I/O |
| MUXF7      |    1 |                 CLB |
| MMCME3_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| uart_tx_0 |    1 |
| clk_core  |    1 |
| char_fifo |    1 |
+-----------+------+


