Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_017.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_017.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_017.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_017.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at aes_encrypt.sv(24): always construct contains both blocking and non-blocking assignments File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/aes_encrypt.sv Line: 24
Info (10281): Verilog HDL Declaration information at aes_encrypt.sv(10): object "sbox" differs only in case from object "SBOX" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/aes_encrypt.sv Line: 10
Info (10281): Verilog HDL Declaration information at aes_encrypt.sv(20): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/aes_encrypt.sv Line: 20
Warning (10268): Verilog HDL information at aes_decrypt.sv(25): always construct contains both blocking and non-blocking assignments File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/aes_decrypt.sv Line: 25
Info (10281): Verilog HDL Declaration information at aes_decrypt.sv(10): object "sbox" differs only in case from object "SBOX" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/aes_decrypt.sv Line: 10
Info (10281): Verilog HDL Declaration information at aes_decrypt.sv(21): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/aes_decrypt.sv Line: 21
Warning (10273): Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(236): extended using "x" or "z" File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v Line: 236
Warning (10273): Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(237): extended using "x" or "z" File: C:/Users/David/Desktop/cpen391/test/cloudlockr-de1/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v Line: 237
