$date
	Sat Sep 27 11:53:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 1 ! output_led4_0_4 $end
$var wire 1 " output_led3_0_3 $end
$var wire 1 # output_led2_0_2 $end
$var wire 1 $ output_led1_0_1 $end
$var integer 32 % pass_count [31:0] $end
$var integer 32 & test_count [31:0] $end
$scope module dut $end
$var wire 1 ' node_11 $end
$var wire 1 ( node_5 $end
$var wire 1 ) node_6 $end
$var wire 1 * node_8 $end
$var wire 1 $ output_led1_0_1 $end
$var wire 1 # output_led2_0_2 $end
$var wire 1 " output_led3_0_3 $end
$var wire 1 ! output_led4_0_4 $end
$var reg 1 + d_flip_flop_10_0_q $end
$var reg 1 , d_flip_flop_10_1_q $end
$var reg 1 - d_flip_flop_12_0_q $end
$var reg 1 . d_flip_flop_12_1_q $end
$var reg 1 / d_flip_flop_7_0_q $end
$var reg 1 0 d_flip_flop_7_1_q $end
$var reg 1 1 d_flip_flop_9_0_q $end
$var reg 1 2 d_flip_flop_9_1_q $end
$upscope $end
$scope task test_register_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
0$
0#
0"
0!
$end
#50000
b1 &
#150000
b10 &
b1 %
#250000
b11 &
b10 %
#350000
b11 %
