rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/NegationAsParameterOfInstance/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:1:1: No timescale set for "dut".

[WRN:PA0205] UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:1:1: Compile module "work@dut".

[INF:CP0303] UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:6:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:6:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.RESVAL), line:2:26, endln:2:32
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:25
      |vpiParent:
      \_parameter: (work@dut.RESVAL), line:2:26, endln:2:32
      |vpiRange:
      \_range: , line:2:20, endln:2:25
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:RESVAL
    |vpiFullName:work@dut.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:32
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:1:1, endln:4:10
    |vpiLhs:
    \_parameter: (work@dut.RESVAL), line:2:26, endln:2:32
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:1:1, endln:4:10
    |vpiName:o
    |vpiFullName:work@dut.o
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:1:1, endln:4:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_operation: , line:3:15, endln:3:27
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:27
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:18
        |vpiSigned:1
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@dut.RESVAL), line:3:20, endln:3:26
        |vpiParent:
        \_operation: , line:3:15, endln:3:27
        |vpiName:RESVAL
        |vpiFullName:work@dut.RESVAL
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:3:11, endln:3:12
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:27
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_int_var: (work@top.u_dut.o), line:1:23, endln:1:24
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:6:23, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:6:23, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:6:23, endln:6:24
    |vpiTypedef:
    \_int_typespec: , line:6:19, endln:6:22
      |vpiSigned:1
  |vpiRefModule:
  \_ref_module: work@dut (u_dut), line:9:6, endln:9:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:1:1, endln:4:10
    |vpiPort:
    \_port: (o), line:9:12, endln:9:17
      |vpiName:o
      |vpiHighConn:
      \_ref_obj: (o), line:9:15, endln:9:16
        |vpiName:o
        |vpiActual:
        \_int_var: (work@top.o), line:6:23, endln:6:24
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:6:23, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
    |vpiTypespec:
    \_int_typespec: , line:6:19, endln:6:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:6:23, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:6:23, endln:6:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:6:23, endln:6:24
    |vpiTypedef:
    \_int_typespec: , line:6:19, endln:6:22
      |vpiSigned:1
  |vpiModule:
  \_module_inst: work@dut (work@top.u_dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:7:4, endln:9:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
    |vpiName:u_dut
    |vpiFullName:work@top.u_dut
    |vpiVariables:
    \_int_var: (work@top.u_dut.o), line:1:23, endln:1:24
      |vpiParent:
      \_module_inst: work@dut (work@top.u_dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:7:4, endln:9:19
      |vpiTypespec:
      \_int_typespec: , line:1:19, endln:1:22
        |vpiSigned:1
      |vpiName:o
      |vpiFullName:work@top.u_dut.o
      |vpiSigned:1
      |vpiVisibility:1
    |vpiParameter:
    \_parameter: (work@top.u_dut.RESVAL), line:2:26, endln:2:32
      |vpiParent:
      \_module_inst: work@dut (work@top.u_dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:7:4, endln:9:19
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:25
        |vpiParent:
        \_parameter: (work@top.u_dut.RESVAL), line:2:26, endln:2:32
        |vpiRange:
        \_range: , line:2:20, endln:2:25
          |vpiParent:
          \_logic_typespec: , line:2:14, endln:2:25
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiParent:
            \_range: , line:2:20, endln:2:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiParent:
            \_range: , line:2:20, endln:2:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:RESVAL
      |vpiFullName:work@top.u_dut.RESVAL
    |vpiParamAssign:
    \_param_assign: , line:2:26, endln:2:32
      |vpiParent:
      \_module_inst: work@dut (work@top.u_dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:7:4, endln:9:19
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiDecompile:3
        |vpiSize:2
        |UINT:3
        |vpiTypespec:
        \_logic_typespec: , line:2:14, endln:2:25
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut.RESVAL), line:2:26, endln:2:32
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:6:1, endln:10:10
    |vpiPort:
    \_port: (o), line:1:23, endln:1:24
      |vpiParent:
      \_module_inst: work@dut (work@top.u_dut), file:UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv, line:7:4, endln:9:19
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:9:15, endln:9:16
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_int_var: (work@top.o), line:6:23, endln:6:24
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut.o), line:9:13, endln:9:14
        |vpiName:o
        |vpiFullName:work@top.u_dut.o
        |vpiActual:
        \_int_var: (work@top.u_dut.o), line:1:23, endln:1:24
      |vpiTypedef:
      \_int_typespec: , line:1:19, endln:1:22
        |vpiSigned:1
    |vpiContAssign:
    \_cont_assign: , line:3:11, endln:3:27
      |vpiRhs:
      \_operation: , line:3:15, endln:3:27
        |vpiParent:
        \_cont_assign: , line:3:11, endln:3:27
        |vpiTypespec:
        \_int_typespec: , line:3:15, endln:3:18
          |vpiParent:
          \_operation: , line:3:15, endln:3:27
          |vpiSigned:1
        |vpiOpType:67
        |vpiOperand:
        \_ref_obj: (RESVAL), line:3:20, endln:3:26
          |vpiParent:
          \_operation: , line:3:15, endln:3:27
          |vpiName:RESVAL
      |vpiLhs:
      \_ref_obj: (o), line:3:11, endln:3:12
        |vpiParent:
        \_cont_assign: , line:3:11, endln:3:27
        |vpiName:o
        |vpiActual:
        \_int_var: (work@top.u_dut.o), line:1:23, endln:1:24
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'RESVAL' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'RESVAL' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'o' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'u_dut' of type 'module_inst'
      Object 'RESVAL' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'RESVAL' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'RESVAL' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object 'o' of type 'int_var'
      Object 'o' of type 'port'
        Object '' of type 'int_typespec'
      Object '' of type 'cont_assign'
        Object 'o' of type 'ref_obj'
        Object '' of type 'operation'
          Object 'RESVAL' of type 'ref_obj'
      Object 'o' of type 'ref_obj'
    Object 'o' of type 'port'
      Object '' of type 'int_typespec'
    Object 'o' of type 'int_var'
Warning: Removing unelaborated module: \dut from the design.
Deferring `$paramod\dut\RESVAL=2'11' because it contains parameter(s) without defaults.
Storing AST representation for module `$abstract$paramod\dut\RESVAL=2'11'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:1.1-4.10> str='$abstract$paramod\dut\RESVAL=2'11'
      AST_PARAMETER <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:2.26-2.32> str='\dut.RESVAL' multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:2.20-2.25> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:1.23-1.24> str='\o' output signed port=1 range=[0:0]
        AST_RANGE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0>
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:2.26-2.32> str='\RESVAL' multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='11'(2) range=[1:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:2.20-2.25> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:3.11-3.27>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:3.11-3.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:3.20-3.26> str='\RESVAL'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$abstract$paramod\dut\RESVAL=2'11 (o);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      output signed [31:0] o;
      assign o = RESVAL;
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:6.1-10.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:6.23-6.24> str='\o' output signed port=2 range=[0:0]
        AST_RANGE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0>
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:7.4-9.19> str='\u_dut'
        AST_CELLTYPE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> str='$paramod\dut\RESVAL=2'11'
        AST_ARGUMENT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:7.4-9.19> str='\o'
          AST_IDENTIFIER <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:9.15-9.16> str='\o'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(o);
      output signed [31:0] o;
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:6.1-10.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:6.23-6.24> str='\o' output signed basic_prep port=2 range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:7.4-9.19> str='\u_dut' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:0.0-0.0> str='$paramod\dut\RESVAL=2'11' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:7.4-9.19> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NegationAsParameterOfInstance/top.sv:9.15-9.16> str='\o' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(o);
      output signed [31:0] o;
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `$paramod\dut\RESVAL=2'11'.
