---
instruction-set:

  - templates:

    - instruction-attrs: &alu32
        type:            linear
        itinerary:       ALU32_2op_tc_1_SLOT0123

    - instruction-attrs: &xtype
        type:            linear
        itinerary:       S_2op_tc_1_SLOT23

    - instruction-attrs: &ld
        type:            linear
        itinerary:       LD_tc_ld_SLOT01

    - instruction-attrs: &st
        type:            linear
        itinerary:       ST_tc_st_SLOT01

    - instruction-attrs: &stnv
        type:            linear
        itinerary:       ST_tc_st_SLOT0

    - instruction-attrs: &s4st
        type:            linear
        itinerary:       V4LDST_tc_st_SLOT01

    - instruction-attrs: &nvst
        type:            linear
        itinerary:       NCJ_tc_3or4stall_SLOT0

    - instruction-attrs: &i2r
        operands:
          - src:         bound
          - dst:         [register, def, IntRegs]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &ii2r
        operands:
          - src1:        bound
          - src2:        bound
          - dst:         [register, def, IntRegs]
        uses:            [src1, src2]
        defines:         [dst]

    - instruction-attrs: &ii2d
        operands:
          - src1:        bound
          - src2:        bound
          - dst:         [register, def, DoubleRegs]
        uses:            [src1, src2]
        defines:         [dst]

    - instruction-attrs: &dr2d
        operands:
          - src1:        [register, use, DoubleRegs]
          - src2:        [register, use, IntRegs]
          - dst:         [register, def, DoubleRegs]
        uses:            [src1, src2]
        defines:         [dst]

    - instruction-attrs: &ri2f
        operands:
          - src1:        [register, use, IntRegs, -1]
          - src2:        bound
          - dst:         [register, def, f32]
        uses:            [src1, src2]
        defines:         [dst]

    - instruction-attrs: &rr2f
        operands:
          - src1:        [register, use, IntRegs, -1]
          - src2:        [register, use, IntRegs, -1]
          - dst:         [register, def, f32]
        uses:            [src1, src2]
        defines:         [dst]

    - instruction-attrs: &dd2f
        operands:
          - src1:        [register, use, DoubleRegs, -1]
          - src2:        [register, use, DoubleRegs, -1]
          - dst:         [register, def, f32]
        uses:            [src1, src2]
        defines:         [dst]

    - instruction-attrs: &fl
        operands:
          - src:         [register, use, f32, -1]
          - l:           label
        uses:            [src, l]

    - instruction-attrs: &M2d
        operands:
          - src:         [register, use, M64]
          - dst:         [register, def, DoubleRegs]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &i2d
        operands:
          - src:         bound
          - dst:         [register, def, DoubleRegs]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &m2r
        operands:
          - src:         [register, use, M32]
          - dst:         [register, def, IntRegs]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &m2p
        operands:
          - src:         [register, use, M32]
          - dst:         [register, def, PredRegs]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &r2r
        operands:
          - src:         [register, use, IntRegs]
          - dst:         [register, def, IntRegs]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &d2M
        operands:
          - src:         [register, use, DoubleRegs]
          - dst:         [register, def, M64]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &id
        operands:
          - src1:        bound
          - src2:        [register, use, DoubleRegs]
        uses:            [src1, src2]
        defines:         []

    - instruction-attrs: &ir
        operands:
          - src1:        bound
          - src2:        [register, use, IntRegs]
        uses:            [src1, src2]
        defines:         []

    - instruction-attrs: &iir
        operands:
          - src1:        bound
          - src2:        bound
          - src3:        [register, use, IntRegs]
        uses:            [src1, src2, src3]
        defines:         []

    - instruction-attrs: &iid
        operands:
          - src1:        bound
          - src2:        bound
          - src3:        [register, use, DoubleRegs]
        uses:            [src1, src2, src3]
        defines:         []

    - instruction-attrs: &piir
        operands:
         - src1:            [register, use, PredRegs]
         - src2:            bound
         - src3:            bound
         - src4:            [register, use, IntRegs]
        uses:               [src1, src2, src3, src4]
        defines:            []

    - instruction-attrs: &ir_nv
        operands:
          - src1:        bound
          - src2:        [register, use, IntRegs, -1]
        uses:            [src1, src2]
        defines:         []

    - instruction-attrs: &ii
        operands:
          - src1:        bound
          - src2:        bound
        uses:            [src1, src2]
        defines:         []

    - instruction-attrs: &r2m
        operands:
          - src:         [register, use, IntRegs]
          - dst:         [register, def, M32]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &r2m_nv
        operands:
          - src:         [register, use, IntRegs, -1]
          - dst:         [register, def, M32]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &p2m
        operands:
          - src:         [register, use, PredRegs]
          - dst:         [register, def, M32]
        uses:            [src]
        defines:         [dst]

    - instruction-attrs: &r
        operands:
          - src:         [register, use, IntRegs]
        uses:            [src]
        defines:         []

    - instruction-attrs: &mem-read
        affected-by:     mem

    - instruction-attrs: &mem-write
        affects:         mem

    - instruction-attrs: &linear-jump
        type:            linear
        affects:

    - instruction-attrs: &linear-jump-nvr-r
          operands:
           - src1:            [register, use, IntRegs, -1]
           - src2:            [register, use, IntRegs]
           - dst:             [register, def, F32]
          uses:               [src1, src2]
          defines:            [dst]

    - instruction-attrs: &linear-jump-r-nvr
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs, -1]
           - dst:             [register, def, F32]
          uses:               [src1, src2]
          defines:            [dst]

    - instruction-attrs: &cmp-combo
          size:               0
          itinerary:          NoItinerary

    - instruction-attrs: &cmp-combo-rr-operands
          new-operands:
           - Rs:              [register, use, IntRegs, -1]
           - Pd:              [register, def, F32]

    - instruction-attrs: &cmp-combo-rr-inv-operands
          new-operands:
           - Rt:              [register, use, IntRegs, -1]
           - Pd:              [register, def, F32]

    - instruction-attrs: &cmp-combo-ri-operands
          new-operands:
           - src1:            [register, use, IntRegs, -1]
           - dst:             [register, def, F32]

    - instruction-attrs: &nv-cmp-jump-combo
          operands:
           - src:             [register, use, F32, -1]
          uses:               [src]
          defines:            []

    - instruction-attrs: &linear-jump-ri
          operands:
           - src1:            [register, use, IntRegs, -1]
           - src2:            bound
           - dst:             [register, def, F32]
          uses:               [src1, src2]
          defines:            [dst]

    - instruction-attrs: &linear-jump-r
          operands:
           - src1:            [register, use, IntRegs, -1]
           - dst:             [register, def, F32]
          uses:               [src1]
          defines:            [dst]

    - instruction-attrs: &demat-origin
          size:               0
          itinerary:          NoItinerary

    - instruction-attrs: &demat-copy
          type:               copy
          size:               0
          itinerary:          NoItinerary

    - instruction-attrs: &remat
          type:               copy

  - group: MANUAL
    instructions:

      - id:     L2_loadrb_io_fi
        << :    [*ld, *ii2r, *mem-read]

      - id:     L2_loadrh_io_fi
        << :    [*ld, *ii2r, *mem-read]

      - id:     L2_loadrd_io_fi
        << :    [*ld, *ii2d, *mem-read]

      - id:     L2_loadri_io_fi
        << :    [*ld, *ii2r, *mem-read]

      - id:     L2_loadrub_io_fi
        << :    [*ld, *ii2r, *mem-read]

      - id:     L2_loadruh_io_fi
        << :    [*ld, *ii2r, *mem-read]

      - id:     LDD
        type:   copy
        << :    [*ld, *M2d]

      - id:     LDW
        type:   copy
        << :    [*ld, *m2r]

      - id:     S2_storerd_io_fi
        << :    [*st, *iid, *mem-write]

      - id:     S2_storeri_io_fi
        << :    [*st, *iir, *mem-write]

      - id:     S2_storerb_io_fi
        << :    [*st, *iir, *mem-write]

      - id:     S2_storerh_io_fi
        << :    [*st, *iir, *mem-write]

      - id:     S4_storeiri_io_fi
        << :    [*s4st, *iir, *mem-write]

      - id:     S2_storerinew_io_fi
        << :    [*stnv, *iir, *mem-write]

      - id:     S2_storerf_io_fi
        parent: S2_storerf_io
        << :    [*iir]

      - id:     S2_pstorerif_io_fi
        parent: S2_pstorerif_io
        << :    [*piir]

      - id:     STD
        type:   copy
        << :    [*st, *d2M]

      - id:     STD_cs
        type:   copy
        << :    [*st, *d2M]

      - id:     STW
        type:   copy
        << :    [*st, *r2m]

      - id:     STW_nv
        type:   copy
        << :    [*nvst, *r2m_nv]

      - id:     TFR_FI_fi
        << :    [*alu32, *ii2r]

      - id:     MVW
        parent: A2_tfr
        type:   copy

      - id:     MVD
        parent: A2_tfrp
        type:   copy

      - id:     MVPR
        parent: C2_tfrpr
        type:   copy

      - id:     MVRP
        parent: C2_tfrrp
        type:   copy

      - id:     C2_cmpeq_combo
        parent: C2_cmpeq
        << :    [*cmp-combo, *cmp-combo-rr-operands]

      - id:     C2_cmpgt_combo
        parent: C2_cmpgt
        << :    [*cmp-combo, *cmp-combo-rr-operands]

      - id:     C2_cmpgtu_combo
        parent: C2_cmpgtu
        << :    [*cmp-combo, *cmp-combo-rr-operands]

      - id:     C2_cmplt_combo
        parent: C4_cmplte
        << :    [*cmp-combo, *cmp-combo-rr-inv-operands]

      - id:     C2_cmpltu_combo
        parent: C4_cmplteu
        << :    [*cmp-combo, *cmp-combo-rr-inv-operands]

      - id:     C2_cmpeqi_combo
        parent: C2_cmpeqi
        << :    [*cmp-combo, *cmp-combo-ri-operands]

      - id:     C2_cmpgti_combo
        parent: C2_cmpgti
        << :    [*cmp-combo, *cmp-combo-ri-operands]

      - id:     C2_cmpgtui_combo
        parent: C2_cmpgtui
        << :    [*cmp-combo, *cmp-combo-ri-operands]

      - id:     J4_cmpeq_f_jumpnv_t_combo
        parent: J4_cmpeq_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpeq_t_jumpnv_t_combo
        parent: J4_cmpeq_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgt_f_jumpnv_t_combo
        parent: J4_cmpgt_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgt_t_jumpnv_t_combo
        parent: J4_cmpgt_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgtu_t_jumpnv_t_combo
        parent: J4_cmpgtu_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgtu_f_jumpnv_t_combo
        parent: J4_cmpgtu_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmplt_t_jumpnv_t_combo
        parent: J4_cmplt_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmplt_f_jumpnv_t_combo
        parent: J4_cmplt_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpltu_t_jumpnv_t_combo
        parent: J4_cmpltu_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpltu_f_jumpnv_t_combo
        parent: J4_cmpltu_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpeqi_t_jumpnv_t_combo
        parent: J4_cmpeqi_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpeqi_f_jumpnv_t_combo
        parent: J4_cmpeqi_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgti_t_jumpnv_t_combo
        parent: J4_cmpgti_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgti_f_jumpnv_t_combo
        parent: J4_cmpgti_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgtui_t_jumpnv_t_combo
        parent: J4_cmpgtui_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgtui_f_jumpnv_t_combo
        parent: J4_cmpgtui_f_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpeqn1_t_jumpnv_t_combo
        parent: J4_cmpeqn1_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_cmpgtn1_t_jumpnv_t_combo
        parent: J4_cmpgtn1_t_jumpnv_t
        << :    [*nv-cmp-jump-combo]

      - id:     J4_combo_t_jumpnv_t
        parent: J2_jumpt
        << :    [*linear-jump]
        new-operands:
         - src:             [register, use, F32, -1]
        itinerary:          NCJ_tc_3or4stall_SLOT0

      - id:     J4_combo_f_jumpnv_t
        parent: J2_jumpf
        << :    [*linear-jump]
        new-operands:
         - src:             [register, use, F32, -1]
        itinerary:          NCJ_tc_3or4stall_SLOT0

      - id:     J2_jumpt_nv
        parent: J2_jumpt
        new-operands:
         - src:             [register, use, PredRegs, -1]

      - id:     J2_jumpf_nv
        parent: J2_jumpf
        new-operands:
         - src:             [register, use, PredRegs, -1]

      - id:                 jump_merge
        type:               branch
        operands:
         - src:             [register, use, F32, -1]
         - dst:             label
        uses:               [src, dst]
        defines:            []
        size:               0
        itinerary:          NoItinerary

      - id:                 L2_deallocframe_linear
        parent:             L2_deallocframe
        operands:
         - dst:             [register, def, F32]
        defines:            [dst]
        affects:
           - R29:             register
           - R30:             register
           - R31:             register
        affected-by:

      - id:                 JMPret_dealloc_linear
        parent:             JMPret
        type:               linear
        operands:
         - dst:             [register, use, IntRegs]
         - src:             [register, use, F32]
         - dst':            [register, def, F32, -1]
        uses:               [dst, src]
        defines:            [dst']
        affects:
        affected-by:

      - id:                 L4_return_linear
        parent:             L4_return
        type:               linear
        operands:
         - dst:             [register, def, F32, -1]
        defines:            [dst]
        affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
        affected-by:

      - id:                 ret_dealloc_merge
        type:               linear
        operands:
         - src:             [register, use, F32]
         - dst:             [register, def, F32, -1]
        uses:               [src]
        defines:            [dst]
        size:               0
        itinerary:          NoItinerary
        affects:
         - R29:             register
         - R30:             register
         - R31:             register
        affected-by:
         - mem:             memory
         - R30:             register

      - id:                 JMPret_linear
        parent:             JMPret
        type:               linear
        operands:
         - dst:             [register, use, IntRegs]
         - dst':            [register, def, F32, -1]
        defines:            [dst']
        affects:
        affected-by:

      - id:                 jr_merge
        type:               branch
        operands:
         - src:             [register, use, F32]
        uses:               [src]
        defines:            []
        size:               0
        affects:
         - PC:              register
        itinerary:          NoItinerary

      - id:                 C2_mux_tfr
        parent:             C2_mux
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 C2_muxii_tfr
        parent:             C2_muxii
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 C2_muxir_tfr
        parent:             C2_muxir
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 C2_muxri_tfr
        parent:             C2_muxri
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 C2_mux_tfr_new
        parent:             C2_mux
        operands:
         - Rd:              [register, def, IntRegs]
         - Pu:              [register, use, PredRegs, -1]
         - Rs:              [register, use, IntRegs]
         - Rt:              [register, use, IntRegs]
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 C2_muxii_tfr_new
        parent:             C2_muxii
        operands:
         - Rd:              [register, def, IntRegs]
         - Pu:              [register, use, PredRegs, -1]
         - s8:              bound
         - S8:              bound
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 C2_muxir_tfr_new
        parent:             C2_muxir
        operands:
         - Rd:              [register, def, IntRegs]
         - Pu:              [register, use, PredRegs, -1]
         - Rs:              [register, use, IntRegs]
         - s8:              bound
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 C2_muxri_tfr_new
        parent:             C2_muxri
        operands:
         - Rd:              [register, def, IntRegs]
         - Pu:              [register, use, PredRegs, -1]
         - s8:              bound
         - Rs:              [register, use, IntRegs]
        size:               8
        itinerary:          ALU32_SLOT0123_2

      - id:                 register_class_decl_dummy
        type:               linear
        operands:
         - p64:             [register, use, P64]
         - p128:            [register, use, P128]
         - g128:            [register, use, G128]
         - g256:            [register, use, G256]
        uses:               [p64, p128, g128, g256]
        defines:            []
        size:               0
        affects:
        affected-by:
        itinerary:          NoItinerary