#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr 26 16:39:55 2025
# Process ID: 22360
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14988 C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/BU' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/Modular_Reduction.v', nor could it be found using path 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/Modular_Reduction.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_add.v', nor could it be found using path 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/mod_add.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_mul.v', nor could it be found using path 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/mod_mul.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_sub.v', nor could it be found using path 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/mod_sub.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/BU.v', nor could it be found using path 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/BU.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1467.926 ; gain = 304.992
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/BU.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/Modular_Reduction.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_add.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_mul.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_sub.v] -no_script -reset -force -quiet
remove_files  {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/BU.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/Modular_Reduction.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_add.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_mul.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/new/mod_sub.v}
add_files -norecurse -scan_for_includes {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v}
import_files -norecurse {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1509.043 ; gain = 19.242
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'BU' does not have a parameter named q [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:17]
ERROR: [VRFC 10-3180] cannot find port 'out1' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:22]
ERROR: [VRFC 10-3180] cannot find port 'out0' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:21]
ERROR: [VRFC 10-3180] cannot find port 'phi' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:20]
ERROR: [VRFC 10-3180] cannot find port 'in1' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:19]
ERROR: [VRFC 10-3180] cannot find port 'in0' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1509.043 ; gain = 19.242
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'BU' does not have a parameter named q [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1509.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BU_behav -key {Behavioral:sim_1:Functional:tb_BU} -tclbatch {tb_BU.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg
WARNING: Simulation object /tb_BU/in0 was not found in the design.
WARNING: Simulation object /tb_BU/in1 was not found in the design.
WARNING: Simulation object /tb_BU/phi was not found in the design.
WARNING: Simulation object /tb_BU/out0 was not found in the design.
WARNING: Simulation object /tb_BU/out1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm_out was not found in the design.
source tb_BU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1546.598 ; gain = 37.555
run 10 us
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/a}} {{/tb_BU/b}} {{/tb_BU/zeta}} {{/tb_BU/out_a}} {{/tb_BU/out_b}} {{/tb_BU/BIT_LEN}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 53
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.598 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=8380415
                  30 a=4190208, b=4190208, zeta=4190208, out_a=2095104, out_b=6285312
                  40 a=1234567, b=7654321, zeta=5000000, out_a=1683137, out_b= 785997
                  50 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      3
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.598 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
ERROR: [VRFC 10-4982] syntax error near 'parameter' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:19]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'parameter' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:19]
ERROR: [VRFC 10-4982] syntax error near 'wire' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:21]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'wire' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:21]
ERROR: [VRFC 10-8530] module 'BU' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 116. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 116. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 58
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.547 ; gain = 0.000
run 10 us
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/uut/a}} {{/tb_BU/uut/b}} {{/tb_BU/uut/zeta}} {{/tb_BU/uut/out_a}} {{/tb_BU/uut/out_b}} {{/tb_BU/uut/add_in_0}} {{/tb_BU/uut/add_in_1}} {{/tb_BU/uut/add_out}} {{/tb_BU/uut/sub_in_0}} {{/tb_BU/uut/sub_in_1}} {{/tb_BU/uut/sub_out}} {{/tb_BU/uut/mul_in_0}} {{/tb_BU/uut/mul_in_1}} {{/tb_BU/uut/mul_out}} {{/tb_BU/uut/neg_zeta}} {{/tb_BU/uut/shift_reg_a}} {{/tb_BU/uut/shift_reg_b}} {{/tb_BU/uut/BIT_LEN}} {{/tb_BU/uut/depth}} {{/tb_BU/uut/NTT_mode}} {{/tb_BU/uut/INTT_mode}} {{/tb_BU/uut/DATA_WIDTH}} {{/tb_BU/uut/DELAY_CYCLES}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 58
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
ERROR: [VRFC 10-2989] 'reser' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:38]
ERROR: [VRFC 10-8530] module 'tb_BU' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 116. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 116. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=8380416
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=4190208
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=1234567
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      1
                 175 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 185 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=2095105
                 195 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7931848
                 205 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      3
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.293 ; gain = 0.000
run 10 us
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/uut/clk}} {{/tb_BU/uut/reset}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=8380416
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=4190208
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=1234567
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      1
                 175 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 185 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=2095105
                 195 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7931848
                 205 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      3
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 116. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" Line 116. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      0
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 175 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380415
                 185 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285312
                 195 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785997
                 205 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      3
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Apr 26 18:10:12 2025] Launched synth_1...
Run output will be captured here: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1925.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.910 ; gain = 569.121
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2579.316 ; gain = 373.707
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.mod_add
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Modular_Reduction
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_sub
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2590.836 ; gain = 11.520
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BU_time_synth -key {Post-Synthesis:sim_1:Timing:tb_BU} -tclbatch {tb_BU.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg
WARNING: Simulation object /tb_BU/in0 was not found in the design.
WARNING: Simulation object /tb_BU/in1 was not found in the design.
WARNING: Simulation object /tb_BU/phi was not found in the design.
WARNING: Simulation object /tb_BU/out0 was not found in the design.
WARNING: Simulation object /tb_BU/out1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/a_mul_b was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/in was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm_out was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adjust was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[23] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[22] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[21] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[20] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[19] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[18] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[17] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[16] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[15] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[14] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[13] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[12] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[11] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[10] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[9] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[8] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[7] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[6] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[5] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[4] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[3] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[2] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[1] was not found in the design.
WARNING: Simulation object /tb_BU/uut/mm/MR/adder_4[0] was not found in the design.
source tb_BU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      0
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 557056, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 688128, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 966656, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=3063808, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=7258112, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8372224, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      1
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=     49
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=     49
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=    305
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=    369
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=    497
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=   4593
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4198901
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4198909
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4198909
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=7541245
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 974846, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 450558, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=7803903
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=8360959
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4167679
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=2922495
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=2924543
                 182 a=      1, b=8380416, zeta=      2, out_a=6619134, out_b=2924543
                 182 a=      1, b=8380416, zeta=      2, out_a=6619134, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6356990, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6422526, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=3842047
                 182 a=      1, b=8380416, zeta=      2, out_a=7995390, out_b=3842047
                 182 a=      1, b=8380416, zeta=      2, out_a=7995390, out_b=3317759
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=3317759
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=1220605
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=1220605
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=1236989
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=1499133
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2023421
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2031612
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=6225916
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=5111804
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=5111800
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 655352
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 655354
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 131066
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3276794
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3399675
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=7593979
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=7839743
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8364023
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380407
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=2088961, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 278528, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 262144, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380415
                 191 a=      1, b=8380416, zeta=      2, out_a=  32768, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  40960, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6332416, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6397952, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6922240, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6856704, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6873088, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  24576, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a= 155648, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a= 139264, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8374271
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=4202496, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=7194623
                 192 a=      1, b=8380416, zeta=      2, out_a=1122304, out_b=7194623
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=7194623
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=2983935
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=2983935
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=2721791
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=2197503
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=6391807
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=7505919
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6588415
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7112703
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7129087
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7112703
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6850559
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5474303
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5474301
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5482492
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5744636
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6236156
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6039548
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6039548
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=4990972
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5007352
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5203912
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6251720
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5989576
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5465288
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5498048
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5760128
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6284288
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6283264
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285312
                 201 a=      1, b=8380416, zeta=      2, out_a=1570816, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a=1439744, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a=1439744, out_b=6285824
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285824
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6285824
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6286848
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6286976
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6291073
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6291073
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6291329
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=5111681
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=5103538
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=5103542
                 202 a=      1, b=8380416, zeta=      2, out_a= 362497, out_b=5103542
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5103542
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5102518
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5100470
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=4576182
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=4572086
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5751220
                 202 a=      1, b=8380416, zeta=      2, out_a= 387073, out_b=5751220
                 202 a=      1, b=8380416, zeta=      2, out_a= 387073, out_b=5734836
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=5734836
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=5751228
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=1556924
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=1558972
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=1558964
                 202 a=      1, b=8380416, zeta=      2, out_a=2484224, out_b=1558964
                 202 a=      1, b=8380416, zeta=      2, out_a=2484224, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2482184, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2421000, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2945288, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=3590292
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=2615444
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=2615444
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=2353364
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=2877524
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=2877524
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=2877524
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=2877526
                 202 a=      1, b=8380416, zeta=      2, out_a=1938700, out_b=2877526
                 202 a=      1, b=8380416, zeta=      2, out_a=1687185, out_b=2877526
                 202 a=      1, b=8380416, zeta=      2, out_a=1687185, out_b=2878550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683089, out_b=2878550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683153, out_b=2878550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683153, out_b=2876510
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=2876510
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=2352222
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=6546526
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=6551118
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7599694
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7583306
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7575114
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7591498
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7593546
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7560778
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7593546
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7593544
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7601737
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7470665
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=5504585
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=5504577
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4456001
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4980289
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4980293
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785989
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785997
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BU_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2601.379 ; gain = 1024.590
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/reset}} {{/tb_BU/clk}} {{/tb_BU/mode}} {{/tb_BU/a}} {{/tb_BU/b}} {{/tb_BU/zeta}} {{/tb_BU/out_a}} {{/tb_BU/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   6 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      X
                   7 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      0
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 557056, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 688128, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 966656, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=3063808, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=7258112, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8372224, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      1
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=     49
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=     49
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=    305
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=    369
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=    497
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=   4593
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4198901
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4198909
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4198909
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=7541245
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 974846, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 450558, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=7541759
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=7803903
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=8360959
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4167679
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=2922495
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=2924543
                 182 a=      1, b=8380416, zeta=      2, out_a=6619134, out_b=2924543
                 182 a=      1, b=8380416, zeta=      2, out_a=6619134, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6356990, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6422526, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=4104191
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=3842047
                 182 a=      1, b=8380416, zeta=      2, out_a=7995390, out_b=3842047
                 182 a=      1, b=8380416, zeta=      2, out_a=7995390, out_b=3317759
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=3317759
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=1220605
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=1220605
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=1236989
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=1499133
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2023421
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2031612
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=6225916
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=5111804
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=5111800
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 655352
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 655354
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 131066
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3276794
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3399675
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=7593979
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=7839743
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8364023
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380407
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=2088961, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 278528, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 262144, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380415
                 191 a=      1, b=8380416, zeta=      2, out_a=  32768, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  40960, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6332416, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6397952, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6922240, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6856704, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6873088, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  24576, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a= 155648, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a= 139264, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8374271
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=4202496, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=7194623
                 192 a=      1, b=8380416, zeta=      2, out_a=1122304, out_b=7194623
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=7194623
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=2983935
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=2983935
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=2721791
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=2197503
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=6391807
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=7505919
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6588415
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7112703
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7129087
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7112703
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6850559
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6326271
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5474303
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5474301
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5482492
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=5744636
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6236156
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6039548
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6039548
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=4990972
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5007352
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5203912
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6251720
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5989576
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5465288
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5498048
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5760128
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6284288
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6283264
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285312
                 201 a=      1, b=8380416, zeta=      2, out_a=1570816, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a=1439744, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a=1439744, out_b=6285824
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285824
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6285824
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6286848
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6286976
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6291073
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6291073
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6291329
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=5111681
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=5103538
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=5103542
                 202 a=      1, b=8380416, zeta=      2, out_a= 362497, out_b=5103542
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5103542
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5102518
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5100470
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=4576182
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=4572086
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=5751220
                 202 a=      1, b=8380416, zeta=      2, out_a= 387073, out_b=5751220
                 202 a=      1, b=8380416, zeta=      2, out_a= 387073, out_b=5734836
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=5734836
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=5751228
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=1556924
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=1558972
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=1558964
                 202 a=      1, b=8380416, zeta=      2, out_a=2484224, out_b=1558964
                 202 a=      1, b=8380416, zeta=      2, out_a=2484224, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2482184, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2421000, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a=2945288, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=3590548
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=3590292
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=2615444
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=2615444
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=2353364
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=2877524
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=2877524
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=2877524
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=2877526
                 202 a=      1, b=8380416, zeta=      2, out_a=1938700, out_b=2877526
                 202 a=      1, b=8380416, zeta=      2, out_a=1687185, out_b=2877526
                 202 a=      1, b=8380416, zeta=      2, out_a=1687185, out_b=2878550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683089, out_b=2878550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683153, out_b=2878550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683153, out_b=2876510
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=2876510
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=2352222
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=6546526
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=6551118
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7599694
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7583306
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7575114
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7591498
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7593546
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7560778
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7593546
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7593544
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7601737
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=7470665
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=5504585
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=5504577
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4456001
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4980289
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4980293
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785989
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785997
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 10 us
                 211 a=      1, b=8380416, zeta=      2, out_a=1650377, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1642185, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1904333, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380045, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380077, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380013, out_b= 785997
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 785997
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 785485
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 784461
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 784589
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 784588
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 719052
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 715724
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 715720
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b=3730378
                 212 a=      1, b=8380416, zeta=      2, out_a=1347133, out_b=3730378
                 212 a=      1, b=8380416, zeta=      2, out_a=1347133, out_b=3992522
                 212 a=      1, b=8380416, zeta=      2, out_a=1477695, out_b=3959754
                 212 a=      1, b=8380416, zeta=      2, out_a=1477695, out_b=3960714
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b=3960714
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b=8153870
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b=8151822
                 212 a=      1, b=8380416, zeta=      2, out_a=2002102, out_b=8151822
                 212 a=      1, b=8380416, zeta=      2, out_a=2002102, out_b=6054158
                 212 a=      1, b=8380416, zeta=      2, out_a=4099764, out_b=6054158
                 212 a=      1, b=8380416, zeta=      2, out_a=4115120, out_b=6054158
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b=6054158
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b=5136654
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b=5136670
                 212 a=      1, b=8380416, zeta=      2, out_a=7266032, out_b=5136670
                 212 a=      1, b=8380416, zeta=      2, out_a=7266032, out_b=5138710
                 212 a=      1, b=8380416, zeta=      2, out_a=8380400, out_b=5138710
                 212 a=      1, b=8380416, zeta=      2, out_a=8380272, out_b=5138710
                 212 a=      1, b=8380416, zeta=      2, out_a=8380272, out_b=5138454
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b=5138454
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b=8349718
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b=4156438
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b=4189206
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b=4189202
                 212 a=      1, b=8380416, zeta=      2, out_a=8378192, out_b=4189202
                 212 a=      1, b=8380416, zeta=      2, out_a=8377680, out_b=4189202
                 212 a=      1, b=8380416, zeta=      2, out_a=8377680, out_b=4188178
                 212 a=      1, b=8380416, zeta=      2, out_a=8377616, out_b=4188178
                 212 a=      1, b=8380416, zeta=      2, out_a=8377616, out_b=4186130
                 212 a=      1, b=8380416, zeta=      2, out_a=8377600, out_b=4186130
                 212 a=      1, b=8380416, zeta=      2, out_a=8377600, out_b=3661842
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=3661842
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7856146
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7856130
                 212 a=      1, b=8380416, zeta=      2, out_a=8384768, out_b=7856130
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=7856130
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=8380418
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=8364034
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8364034
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8364032
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8355841
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8355845
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8323077
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8126469
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=7077893
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=6815745
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=4186112, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=4090527, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=4090591, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=4090623, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=3042303, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=2518015, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=6712319, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=6713279, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=6782911, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=6782783, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=6815551, out_b=6291457
                 213 a=      1, b=8380416, zeta=      2, out_a=6815551, out_b=4194307
                 213 a=      1, b=8380416, zeta=      2, out_a=6799167, out_b=4194307
                 213 a=      1, b=8380416, zeta=      2, out_a=7847743, out_b=4194307
                 213 a=      1, b=8380416, zeta=      2, out_a=8372159, out_b=4194307
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4194307
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      3
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
WARNING: [VRFC 10-8434] closing label :mul_out is only allowed in SystemVerilog mode [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
ERROR: [VRFC 10-3516] mismatch in closing label 'mul_out'; expected '<unnamed>' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
ERROR: [VRFC 10-8530] module 'BU' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
WARNING: [VRFC 10-8434] closing label :mul_out is only allowed in SystemVerilog mode [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
ERROR: [VRFC 10-3516] mismatch in closing label 'mul_out'; expected '<unnamed>' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:84]
ERROR: [VRFC 10-8530] module 'BU' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BU_behav -key {Behavioral:sim_1:Functional:tb_BU} -tclbatch {tb_BU.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg
source tb_BU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.285 ; gain = 3.402
run 10 us
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/uut/sub_in_0}} {{/tb_BU/uut/sub_in_1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 58
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/uut/mul_in_0}} {{/tb_BU/uut/mul_in_1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 58
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      x
                  20 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      x
                  30 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      x
                  40 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      x
                  50 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      x
$finish called at time : 110 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 58
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3188.480 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      0
                 195 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=4622013
                 205 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=8380413
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3188.480 ; gain = 0.000
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/uut/shift_reg_a[5]}} 
current_wave_config {tb_BU_behav.wcfg}
tb_BU_behav.wcfg
add_wave {{/tb_BU/uut/shift_reg_b[5]}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      x, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      x, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      x, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      x, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=      0
                 195 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=4622013
                 205 a=      1, b=8380416, zeta=      2, out_a=      x, out_b=8380413
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BU_behav xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 175 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 185 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      0
                 195 a=      1, b=8380416, zeta=      2, out_a= 508471, out_b=4622013
                 205 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380413
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3188.480 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.runs/synth_1/BU.dcp to C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 8
[Sat Apr 26 23:14:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3188.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-180] Spawn failed: No error
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3188.480 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.mod_add
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Modular_Reduction
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_sub
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3188.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BU_time_synth -key {Post-Synthesis:sim_1:Timing:tb_BU} -tclbatch {tb_BU.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg
WARNING: Simulation object /tb_BU/uut/sub_in_0 was not found in the design.
WARNING: Simulation object /tb_BU/uut/sub_in_1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mul_in_0 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mul_in_1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/shift_reg_a[5] was not found in the design.
WARNING: Simulation object /tb_BU/uut/shift_reg_b[5] was not found in the design.
source tb_BU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      x
                 104 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 557056, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 688128, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 966656, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=3063808, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=7258112, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8372224, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7815168, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=2088959, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 974847, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 417791, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 294911, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=  16383, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=6307839, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7421951, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7979007, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 191 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=4186112, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=4190208, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      0
                 201 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7858184, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7727114, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7711758, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=3517454, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2469134, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2469135, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2991503, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=3114927, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7309231, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7247551, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7247550, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7255230, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7257278, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=6732862, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4635708, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4631868, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4630844, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 436536, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502072, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 500024, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 492344, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 500536, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 505589, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504561, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504565, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504805, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496613, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496629, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496637, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496605, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496607, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504799, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 506719, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502367, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502359, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 494199, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502391, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506487, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506423, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504375, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504371, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504499, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 496307, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 492467, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 491955, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 496051, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495795, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495667, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495671, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 503863, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 505911, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506935, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 502839, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 500791, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 501303, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 500279, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 492087, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 508471, out_b=4622013
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BU_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 3188.480 ; gain = 0.000
run 10 us
                 211 a=      1, b=8380416, zeta=      2, out_a= 508471, out_b=8380413
                 211 a=      1, b=8380416, zeta=      2, out_a=6799927, out_b=8380413
                 211 a=      1, b=8380416, zeta=      2, out_a=6767159, out_b=8380413
                 211 a=      1, b=8380416, zeta=      2, out_a=6761528, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=6696248, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=6696249, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=6700345, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7222713, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7092121, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7157385, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7190017, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7320577, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7335937, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a=2088961, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a=  16384, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a= 262144, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380413
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      x
                 104 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 557056, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 688128, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 966656, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=3063808, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=7258112, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8372224, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7815168, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=2088959, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 974847, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 417791, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 294911, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=  16383, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=6307839, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7421951, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7979007, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 191 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=4186112, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=4190208, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      0
                 201 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7858184, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7727114, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7711758, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=3517454, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2469134, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2469135, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2991503, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=3114927, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7309231, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7247551, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7247550, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7255230, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7257278, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=6732862, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4635708, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4631868, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4630844, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 436536, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502072, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 500024, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 492344, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 500536, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 505589, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504561, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504565, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504805, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496613, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496629, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496637, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496605, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496607, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504799, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 506719, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502367, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502359, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 494199, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502391, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506487, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506423, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504375, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504371, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504499, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 496307, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 492467, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 491955, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 496051, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495795, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495667, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495671, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 503863, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 505911, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506935, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 502839, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 500791, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 501303, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 500279, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 492087, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 508471, out_b=4622013
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3330.883 ; gain = 12.359
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_syn..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synt..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3330.883 ; gain = 30.738
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/utils_1/imports/synth_1/BU.dcp with file C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.runs/synth_1/BU.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
launch_runs synth_1 -jobs 8
[Sat Apr 26 23:21:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-180] Spawn failed: No error
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.mod_add
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Modular_Reduction
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_sub
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BU_time_synth -key {Post-Synthesis:sim_1:Timing:tb_BU} -tclbatch {tb_BU.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg
WARNING: Simulation object /tb_BU/uut/sub_in_0 was not found in the design.
WARNING: Simulation object /tb_BU/uut/sub_in_1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mul_in_0 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mul_in_1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/shift_reg_a[5] was not found in the design.
WARNING: Simulation object /tb_BU/uut/shift_reg_b[5] was not found in the design.
source tb_BU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      x
                 104 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 557056, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 688128, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 966656, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=3063808, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=7258112, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8372224, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7815168, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=2088959, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 974847, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 417791, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a= 294911, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=  16383, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=6307839, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7421951, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=7979007, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 191 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=4186112, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=4190208, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=      0
                 192 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      0
                 201 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7858184, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7727114, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=7711758, out_b=4622013
                 201 a=      1, b=8380416, zeta=      2, out_a=3517454, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2469134, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2469135, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=2991503, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=3114927, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7309231, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7247551, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7247550, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7255230, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=7257278, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=6732862, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4635708, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4631868, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a=4630844, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 436536, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502072, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 500024, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 492344, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 500536, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 505589, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504561, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504565, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504805, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496613, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496629, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496637, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496605, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 496607, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 504799, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 506719, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502367, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502359, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 494199, out_b=4622013
                 202 a=      1, b=8380416, zeta=      2, out_a= 502391, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506487, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506423, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504375, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504371, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 504499, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 496307, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 492467, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 491955, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 496051, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495795, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495667, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 495671, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 503863, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 505911, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 506935, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 502839, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 500791, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 501303, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 500279, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 492087, out_b=4622013
                 203 a=      1, b=8380416, zeta=      2, out_a= 508471, out_b=4622013
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BU_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.883 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 10 us
                 211 a=      1, b=8380416, zeta=      2, out_a= 508471, out_b=8380413
                 211 a=      1, b=8380416, zeta=      2, out_a=6799927, out_b=8380413
                 211 a=      1, b=8380416, zeta=      2, out_a=6767159, out_b=8380413
                 211 a=      1, b=8380416, zeta=      2, out_a=6761528, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=6696248, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=6696249, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=6700345, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7222713, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7092121, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7157385, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7190017, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7320577, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=7335937, out_b=8380413
                 212 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a=2088961, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a=  16384, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a= 262144, out_b=8380413
                 213 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380413
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_BU'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\BU\BU.srcs\sim_1\new\BU_tb.v:]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-180] Spawn failed: No error
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_BU_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim/tb_BU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_BU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_BU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_BU_time_synth.sdf", for root module "tb_BU/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.mod_add
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Modular_Reduction
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_sub
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.tb_BU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BU_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3330.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BU_time_synth -key {Post-Synthesis:sim_1:Timing:tb_BU} -tclbatch {tb_BU.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/tb_BU_behav.wcfg
WARNING: Simulation object /tb_BU/uut/sub_in_0 was not found in the design.
WARNING: Simulation object /tb_BU/uut/sub_in_1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mul_in_0 was not found in the design.
WARNING: Simulation object /tb_BU/uut/mul_in_1 was not found in the design.
WARNING: Simulation object /tb_BU/uut/shift_reg_a[5] was not found in the design.
WARNING: Simulation object /tb_BU/uut/shift_reg_b[5] was not found in the design.
source tb_BU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      x
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8388600
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8388592
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8388544
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8387776
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8387712
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8387584
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8375296
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8374272
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8372224
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8175616
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=5029888
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=5013504
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=4980736
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=4718592
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=4194304
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 557056, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 688128, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 966656, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=3063808, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=7258112, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8372224, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      1
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=      1
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4194305
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4194309
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4194309
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4202501
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4202503
                 182 a=      1, b=8380416, zeta=      2, out_a= 974846, out_b=4202503
                 182 a=      1, b=8380416, zeta=      2, out_a= 450558, out_b=4202503
                 182 a=      1, b=8380416, zeta=      2, out_a= 450558, out_b=4218887
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4218887
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4218895
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4218943
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=5333055
                 182 a=      1, b=8380416, zeta=      2, out_a=6619134, out_b=5333055
                 182 a=      1, b=8380416, zeta=      2, out_a=6356990, out_b=5333055
                 182 a=      1, b=8380416, zeta=      2, out_a=6356990, out_b=4284479
                 182 a=      1, b=8380416, zeta=      2, out_a=6422526, out_b=6316095
                 182 a=      1, b=8380416, zeta=      2, out_a=6422526, out_b=2121791
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=2121791
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=2122559
                 182 a=      1, b=8380416, zeta=      2, out_a=7995390, out_b=2122559
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=2122559
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=2122623
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2122623
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2122751
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  25599
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  29695
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 553983
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 555007
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 557055
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  32767
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  24575
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  57343
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 253951
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3399679
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3661823
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=4186111
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=2088961, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 278528, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 262144, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380415
                 191 a=      1, b=8380416, zeta=      2, out_a=  32768, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  40960, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6332416, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6397952, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6922240, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6856704, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6873088, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  24576, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a= 155648, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a= 139264, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8374271
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=4202496, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=1122304, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=8357887
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=8357887
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=8374271
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=4163583
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=4032511
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4032511
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=3115007
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7309311
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=5146623
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4589567
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4597758
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4466686
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=5515262
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4466686
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4204542
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4728830
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4745210
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=4745210
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=4220922
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6514682
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7563258
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7366650
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6318074
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6580218
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7104506
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7096315
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7104506
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=7104506
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6842362
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6318074
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6350834
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6334454
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6350834
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6416354
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5367010
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5365986
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5368034
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5499072
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5761152
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285312
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285314
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285312
                 201 a=      1, b=8380416, zeta=      2, out_a=1570816, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a=1439744, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 362497, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 387073, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285872
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2091568
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2091824
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2092848
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2092976
                 202 a=      1, b=8380416, zeta=      2, out_a=2484224, out_b=2092976
                 202 a=      1, b=8380416, zeta=      2, out_a=2482184, out_b=2092976
                 202 a=      1, b=8380416, zeta=      2, out_a=2482184, out_b=2092720
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=2092720
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=2084528
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=1953424
                 202 a=      1, b=8380416, zeta=      2, out_a=2421000, out_b=1953424
                 202 a=      1, b=8380416, zeta=      2, out_a=2945288, out_b=1953424
                 202 a=      1, b=8380416, zeta=      2, out_a=2945288, out_b=1952400
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1952400
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1950360
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1954460
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1954462
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=1954462
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=1954446
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1954446
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1955470
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1955358
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1955422
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=4052574
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=3528286
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=3536470
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=3536470
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1938700, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1687185, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683089, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683153, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 521814
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 521812
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 505428
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 505430
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 472662
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 341590
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 333398
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=2430550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=3610198
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1513046
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1515094
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1252950
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1777238
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1252950
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1252946
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1777234
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 728658
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 745030
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 777798
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 777806
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4972110
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 777806
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785999
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785995
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785993
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785997
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BU_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.883 ; gain = 0.000
run 10 us
                 211 a=      1, b=8380416, zeta=      2, out_a=1650377, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1642185, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1904333, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380045, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380077, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380013, out_b= 785997
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 785997
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 782156
                 212 a=      1, b=8380416, zeta=      2, out_a=1347133, out_b= 782156
                 212 a=      1, b=8380416, zeta=      2, out_a=1347133, out_b= 781900
                 212 a=      1, b=8380416, zeta=      2, out_a=1477695, out_b= 781900
                 212 a=      1, b=8380416, zeta=      2, out_a=1477695, out_b= 780812
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b= 780812
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b= 780940
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b= 780428
                 212 a=      1, b=8380416, zeta=      2, out_a=2002102, out_b= 780428
                 212 a=      1, b=8380416, zeta=      2, out_a=4099764, out_b= 780428
                 212 a=      1, b=8380416, zeta=      2, out_a=4099764, out_b= 781452
                 212 a=      1, b=8380416, zeta=      2, out_a=4115120, out_b= 781452
                 212 a=      1, b=8380416, zeta=      2, out_a=4115120, out_b= 779396
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b= 779396
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b= 778372
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=7266032, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=8380400, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=8380272, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=8380272, out_b= 761860
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b= 761860
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b= 761856
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b= 761858
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b=2859010
                 212 a=      1, b=8380416, zeta=      2, out_a=8378192, out_b=2859010
                 212 a=      1, b=8380416, zeta=      2, out_a=8377680, out_b=2859010
                 212 a=      1, b=8380416, zeta=      2, out_a=8377680, out_b=2727938
                 212 a=      1, b=8380416, zeta=      2, out_a=8377616, out_b=2727938
                 212 a=      1, b=8380416, zeta=      2, out_a=8377600, out_b=2727938
                 212 a=      1, b=8380416, zeta=      2, out_a=8377600, out_b=2727942
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=2727942
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=6922246
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7970822
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=5873670
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7970822
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7905286
                 212 a=      1, b=8380416, zeta=      2, out_a=8384768, out_b=7905286
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=7905286
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=3710982
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=1613830
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=1089542
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=1089542
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=1351686
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=1875974
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924550
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2891782
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924558
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=7118862
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924558
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924554
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924546
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3055618
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3121154
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4169730
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3907586
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3383298
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3907586
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3907584
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4169728
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4136960
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8331264
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8323073
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8126465
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4186112, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4090527, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4090591, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4090623, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=3042303, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=3042303, out_b=4718593
                 213 a=      1, b=8380416, zeta=      2, out_a=3042303, out_b=4194305
                 213 a=      1, b=8380416, zeta=      2, out_a=2518015, out_b=4194305
                 213 a=      1, b=8380416, zeta=      2, out_a=2518015, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6712319, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6713279, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6782911, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6782783, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6815551, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6799167, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=7847743, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=8372159, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      3
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 a=      x, b=      x, zeta=      x, out_a=      x, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      X, out_b=      x
                   5 a=      x, b=      x, zeta=      x, out_a=      0, out_b=      x
                 100 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      x
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 106 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      X
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8388600
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8388592
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8388544
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8387776
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8387712
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8387584
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8375296
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8374272
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8372224
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=8175616
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=5029888
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=5013504
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=4980736
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=4718592
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=4194304
                 107 a=      0, b=      0, zeta=      1, out_a=      0, out_b=      0
                 120 a=8380416, b=8380416, zeta=8380416, out_a=      0, out_b=      0
                 130 a=4190208, b=4190208, zeta=4190208, out_a=      0, out_b=      0
                 140 a=1234567, b=7654321, zeta=5000000, out_a=      0, out_b=      0
                 150 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 557056, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 688128, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a= 966656, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=3063808, out_b=      0
                 181 a=      1, b=8380416, zeta=      2, out_a=7258112, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8372224, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8101887, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      0
                 182 a=      1, b=8380416, zeta=      2, out_a=8380415, out_b=      1
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=      1
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4194305
                 182 a=      1, b=8380416, zeta=      2, out_a=8380414, out_b=4194309
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4194309
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4202501
                 182 a=      1, b=8380416, zeta=      2, out_a=2088958, out_b=4202503
                 182 a=      1, b=8380416, zeta=      2, out_a= 974846, out_b=4202503
                 182 a=      1, b=8380416, zeta=      2, out_a= 450558, out_b=4202503
                 182 a=      1, b=8380416, zeta=      2, out_a= 450558, out_b=4218887
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4218887
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4218895
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=4218943
                 182 a=      1, b=8380416, zeta=      2, out_a= 327678, out_b=5333055
                 182 a=      1, b=8380416, zeta=      2, out_a=6619134, out_b=5333055
                 182 a=      1, b=8380416, zeta=      2, out_a=6356990, out_b=5333055
                 182 a=      1, b=8380416, zeta=      2, out_a=6356990, out_b=4284479
                 182 a=      1, b=8380416, zeta=      2, out_a=6422526, out_b=6316095
                 182 a=      1, b=8380416, zeta=      2, out_a=6422526, out_b=2121791
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=2121791
                 182 a=      1, b=8380416, zeta=      2, out_a=6946814, out_b=2122559
                 182 a=      1, b=8380416, zeta=      2, out_a=7995390, out_b=2122559
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=2122559
                 182 a=      1, b=8380416, zeta=      2, out_a=8126462, out_b=2122623
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2122623
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=2122751
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  25599
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  29695
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 553983
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 555007
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 557055
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  32767
                 182 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  24575
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=  57343
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b= 253951
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3399679
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=3661823
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=4186111
                 183 a=      1, b=8380416, zeta=      2, out_a=8380417, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=2088961, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 278528, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a= 262144, out_b=8380415
                 183 a=      1, b=8380416, zeta=      2, out_a=      0, out_b=8380415
                 191 a=      1, b=8380416, zeta=      2, out_a=  32768, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  40960, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6332416, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6397952, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6922240, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6856704, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=6873088, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=  24576, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a= 155648, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8380415
                 192 a=      1, b=8380416, zeta=      2, out_a=      1, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a= 139264, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8376319
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8374271
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8382463
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=4202496, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=   8192, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=1122304, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=8366079
                 192 a=      1, b=8380416, zeta=      2, out_a=1679360, out_b=8357887
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=8357887
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=8374271
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=4163583
                 192 a=      1, b=8380416, zeta=      2, out_a=1810432, out_b=4032511
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4032511
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=3115007
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=7309311
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=5146623
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4589567
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4597758
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4466686
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=5515262
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4466686
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4204542
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4728830
                 192 a=      1, b=8380416, zeta=      2, out_a=2088960, out_b=4745210
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=4745210
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=4220922
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6514682
                 192 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7563258
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7366650
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6318074
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=6580218
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7104506
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7096315
                 193 a=      1, b=8380416, zeta=      2, out_a=2093056, out_b=7104506
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=7104506
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6842362
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6318074
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6350834
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6334454
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6350834
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6416354
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5367010
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5365986
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5368034
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5499072
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=5761152
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285312
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285314
                 193 a=      1, b=8380416, zeta=      2, out_a=2095104, out_b=6285312
                 201 a=      1, b=8380416, zeta=      2, out_a=1570816, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a=1439744, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 370688, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6285312
                 202 a=      1, b=8380416, zeta=      2, out_a= 362496, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 362497, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 378881, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 387073, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285361
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=6285872
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2091568
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2091824
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2092848
                 202 a=      1, b=8380416, zeta=      2, out_a= 387072, out_b=2092976
                 202 a=      1, b=8380416, zeta=      2, out_a=2484224, out_b=2092976
                 202 a=      1, b=8380416, zeta=      2, out_a=2482184, out_b=2092976
                 202 a=      1, b=8380416, zeta=      2, out_a=2482184, out_b=2092720
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=2092720
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=2084528
                 202 a=      1, b=8380416, zeta=      2, out_a=2486536, out_b=1953424
                 202 a=      1, b=8380416, zeta=      2, out_a=2421000, out_b=1953424
                 202 a=      1, b=8380416, zeta=      2, out_a=2945288, out_b=1953424
                 202 a=      1, b=8380416, zeta=      2, out_a=2945288, out_b=1952400
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1952400
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1950360
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1954460
                 202 a=      1, b=8380416, zeta=      2, out_a= 848136, out_b=1954462
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=1954462
                 202 a=      1, b=8380416, zeta=      2, out_a= 839944, out_b=1954446
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1954446
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1955470
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1955358
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=1955422
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=4052574
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=3528286
                 202 a=      1, b=8380416, zeta=      2, out_a=1954056, out_b=3536470
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=3536470
                 202 a=      1, b=8380416, zeta=      2, out_a=1955084, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1938700, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1687185, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683089, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683153, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=3667542
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 521814
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 521812
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 505428
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 505430
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 472662
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 341590
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 333398
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=2430550
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=3610198
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1513046
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1515094
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1252950
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1777238
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1252950
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1252946
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=1777234
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 728658
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 745030
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 777798
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 777806
                 202 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b=4972110
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 777806
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785999
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785995
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785993
                 203 a=      1, b=8380416, zeta=      2, out_a=1683137, out_b= 785997
$finish called at time : 210 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/BU/BU.srcs/sim_1/new/BU_tb.v" Line 68
run 10 us
                 211 a=      1, b=8380416, zeta=      2, out_a=1650377, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1642185, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1904333, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380045, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380077, out_b= 785997
                 211 a=      1, b=8380416, zeta=      2, out_a=1380013, out_b= 785997
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 785997
                 212 a=      1, b=8380416, zeta=      2, out_a=1314493, out_b= 782156
                 212 a=      1, b=8380416, zeta=      2, out_a=1347133, out_b= 782156
                 212 a=      1, b=8380416, zeta=      2, out_a=1347133, out_b= 781900
                 212 a=      1, b=8380416, zeta=      2, out_a=1477695, out_b= 781900
                 212 a=      1, b=8380416, zeta=      2, out_a=1477695, out_b= 780812
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b= 780812
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b= 780940
                 212 a=      1, b=8380416, zeta=      2, out_a=1477694, out_b= 780428
                 212 a=      1, b=8380416, zeta=      2, out_a=2002102, out_b= 780428
                 212 a=      1, b=8380416, zeta=      2, out_a=4099764, out_b= 780428
                 212 a=      1, b=8380416, zeta=      2, out_a=4099764, out_b= 781452
                 212 a=      1, b=8380416, zeta=      2, out_a=4115120, out_b= 781452
                 212 a=      1, b=8380416, zeta=      2, out_a=4115120, out_b= 779396
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b= 779396
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b= 778372
                 212 a=      1, b=8380416, zeta=      2, out_a=3070640, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=7266032, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=8380400, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=8380272, out_b= 778244
                 212 a=      1, b=8380416, zeta=      2, out_a=8380272, out_b= 761860
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b= 761860
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b= 761856
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b= 761858
                 212 a=      1, b=8380416, zeta=      2, out_a=8380240, out_b=2859010
                 212 a=      1, b=8380416, zeta=      2, out_a=8378192, out_b=2859010
                 212 a=      1, b=8380416, zeta=      2, out_a=8377680, out_b=2859010
                 212 a=      1, b=8380416, zeta=      2, out_a=8377680, out_b=2727938
                 212 a=      1, b=8380416, zeta=      2, out_a=8377616, out_b=2727938
                 212 a=      1, b=8380416, zeta=      2, out_a=8377600, out_b=2727938
                 212 a=      1, b=8380416, zeta=      2, out_a=8377600, out_b=2727942
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=2727942
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=6922246
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7970822
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=5873670
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7970822
                 212 a=      1, b=8380416, zeta=      2, out_a=8385792, out_b=7905286
                 212 a=      1, b=8380416, zeta=      2, out_a=8384768, out_b=7905286
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=7905286
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=3710982
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=1613830
                 212 a=      1, b=8380416, zeta=      2, out_a=8384512, out_b=1089542
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=1089542
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=1351686
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=1875974
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924550
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2891782
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924558
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=7118862
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924558
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924554
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=2924546
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3055618
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3121154
                 212 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4169730
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3907586
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3383298
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3907586
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=3907584
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4169728
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4136960
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8331264
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8323073
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=8126465
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4186112, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4090527, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4090591, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=4090623, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=3042303, out_b=4980737
                 213 a=      1, b=8380416, zeta=      2, out_a=3042303, out_b=4718593
                 213 a=      1, b=8380416, zeta=      2, out_a=3042303, out_b=4194305
                 213 a=      1, b=8380416, zeta=      2, out_a=2518015, out_b=4194305
                 213 a=      1, b=8380416, zeta=      2, out_a=2518015, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6712319, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6713279, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6782911, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6782783, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6815551, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=6799167, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=7847743, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=8372159, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      1
                 213 a=      1, b=8380416, zeta=      2, out_a=8380416, out_b=      3
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 26 23:35:27 2025...
