============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Mar 20 2025  10:36:58 am
  Module:                 single_port_ram
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (50 ps) Setup Check with Pin dout_reg[2]/CK->D
          Group: clk
     Startpoint: (F) addr[0]
          Clock: (R) clk
       Endpoint: (R) dout_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     160                  
       Uncertainty:-      10                  
     Required Time:=    1830                  
      Launch Clock:-       0                  
       Input Delay:-     800                  
         Data Path:-     980                  
             Slack:=      50                  

Exceptions/Constraints:
  input_delay             800             ram_input.sdc_line_7_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  addr[0]        -       -     F     (arrival)      4  6.8   120     0     800    (-,-) 
  g3389__6161/Y  -       B->Y  R     NOR2XL         2  3.2   128   125     925    (-,-) 
  g3382__6131/Y  -       A->Y  F     NAND2XL        4 10.4   269   219    1144    (-,-) 
  g3351__6417/Y  -       A->Y  R     NOR2X1         8 20.8   356   323    1467    (-,-) 
  g3317__5526/Y  -       A0->Y F     AOI22X1        1  1.6   135   125    1592    (-,-) 
  g3139__4733/Y  -       B->Y  R     NAND4XL        1  1.7    84    90    1682    (-,-) 
  g3133__3680/Y  -       A->Y  R     OR2X1          1  1.6    34    99    1780    (-,-) 
  dout_reg[2]/D  <<<     -     R     DFFQX1         1    -     -     0    1780    (-,-) 
#---------------------------------------------------------------------------------------

