Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jan 23 13:57:58 2019
| Host         : timofei-pc running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             714 |          307 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             308 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | display/E[0]               | display/SS[0]               |                3 |             18 |
|  clk_IBUF_BUFG | display/v_count[9]_i_2_n_0 | display/v_count[9]_i_1_n_0  |                3 |             18 |
|  clk_IBUF_BUFG | pix_stb                    | display/h_count[10]_i_1_n_0 |                4 |             20 |
|  clk_IBUF_BUFG |                            | randomY_reg[31]_i_1_n_0     |               11 |             64 |
|  clk_IBUF_BUFG | display/newMark1142_out    | display/randomX             |                8 |             64 |
|  clk_IBUF_BUFG | display/newMark1142_out    | display/slow_clk_reg[31]    |                9 |             64 |
|  clk_IBUF_BUFG | display/snakeheadx_reg[1]  | display/snakeheady_reg[31]  |               31 |            124 |
|  clk_IBUF_BUFG |                            |                             |              307 |            714 |
+----------------+----------------------------+-----------------------------+------------------+----------------+


