library ieee;
use ieee.std_logic_1164.all;

entity mux2to1 is
	port ( A,B,C: in std_logic;
		Y: out std_logic);
end mux2to1;

architecture behavioral of mux2to1 is
begin
	Y <= ((not S) and A) or (S and B);
end behavioral;