{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726892174851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726892174851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 00:16:14 2024 " "Processing started: Sat Sep 21 00:16:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726892174851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892174851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ariane_cyclone -c ariane_cyclone " "Command: quartus_map --read_settings_files=on --write_settings_files=off ariane_cyclone -c ariane_cyclone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892174851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726892175079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 64 " "Parallel compilation is enabled and will use 16 of the 64 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726892175079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cva6_config_pkg (SystemVerilog) " "Found design unit 1: cva6_config_pkg (SystemVerilog)" {  } { { "core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Off OFF riscv_pkg.sv(47) " "Verilog HDL Declaration information at riscv_pkg.sv(47): object \"Off\" differs only in case from object \"OFF\" in the same scope" {  } { { "core/include/riscv_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/riscv_pkg.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726892178890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/include/riscv_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/include/riscv_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv (SystemVerilog) " "Found design unit 1: riscv (SystemVerilog)" {  } { { "core/include/riscv_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/riscv_pkg.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dm_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dm_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dm (SystemVerilog) " "Found design unit 1: dm (SystemVerilog)" {  } { { "corev_apu/riscv-dbg/src/dm_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_pkg.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/cvfpu/src/fpnew_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpnew_pkg (SystemVerilog) " "Found design unit 1: fpnew_pkg (SystemVerilog)" {  } { { "core/cvfpu/src/fpnew_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_pkg.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH ariane_pkg.sv(174) " "Verilog HDL Declaration information at ariane_pkg.sv(174): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "core/include/ariane_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/ariane_pkg.sv" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726892178896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/include/ariane_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/include/ariane_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ariane_pkg (SystemVerilog) " "Found design unit 1: ariane_pkg (SystemVerilog)" {  } { { "core/include/ariane_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/ariane_pkg.sv" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/tb/ariane_soc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file corev_apu/tb/ariane_soc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ariane_soc (SystemVerilog) " "Found design unit 1: ariane_soc (SystemVerilog)" {  } { { "corev_apu/tb/ariane_soc_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/ariane_soc_pkg.sv" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/axi/src/axi_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file vendor/pulp-platform/axi/src/axi_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_pkg (SystemVerilog) " "Found design unit 1: axi_pkg (SystemVerilog)" {  } { { "vendor/pulp-platform/axi/src/axi_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_pkg.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/tb/ariane_axi_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file corev_apu/tb/ariane_axi_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ariane_axi (SystemVerilog) " "Found design unit 1: ariane_axi (SystemVerilog)" {  } { { "corev_apu/tb/ariane_axi_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/ariane_axi_pkg.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/include/wt_cache_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/include/wt_cache_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wt_cache_pkg (SystemVerilog) " "Found design unit 1: wt_cache_pkg (SystemVerilog)" {  } { { "core/include/wt_cache_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/wt_cache_pkg.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/tb/axi_intf.sv 5 5 " "Found 5 design units, including 5 entities, in source file corev_apu/tb/axi_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_BUS " "Found entity 1: AXI_BUS" {  } { { "corev_apu/tb/axi_intf.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178907 ""} { "Info" "ISGN_ENTITY_NAME" "2 AXI_BUS_ASYNC " "Found entity 2: AXI_BUS_ASYNC" {  } { { "corev_apu/tb/axi_intf.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178907 ""} { "Info" "ISGN_ENTITY_NAME" "3 AXI_LITE " "Found entity 3: AXI_LITE" {  } { { "corev_apu/tb/axi_intf.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178907 ""} { "Info" "ISGN_ENTITY_NAME" "4 AXI_ROUTING_RULES " "Found entity 4: AXI_ROUTING_RULES" {  } { { "corev_apu/tb/axi_intf.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178907 ""} { "Info" "ISGN_ENTITY_NAME" "5 AXI_ARBITRATION " "Found entity 5: AXI_ARBITRATION" {  } { { "corev_apu/tb/axi_intf.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/tb/axi_intf.sv" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/cf_math_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/cf_math_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cf_math_pkg (SystemVerilog) " "Found design unit 1: cf_math_pkg (SystemVerilog)" {  } { { "vendor/pulp-platform/common_cells/src/cf_math_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(20) " "Verilog HDL warning at instr_tracer_pkg.sv(20): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(21) " "Verilog HDL warning at instr_tracer_pkg.sv(21): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(22) " "Verilog HDL warning at instr_tracer_pkg.sv(22): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(23) " "Verilog HDL warning at instr_tracer_pkg.sv(23): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(25) " "Verilog HDL warning at instr_tracer_pkg.sv(25): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(26) " "Verilog HDL warning at instr_tracer_pkg.sv(26): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(27) " "Verilog HDL warning at instr_tracer_pkg.sv(27): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(28) " "Verilog HDL warning at instr_tracer_pkg.sv(28): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(29) " "Verilog HDL warning at instr_tracer_pkg.sv(29): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(30) " "Verilog HDL warning at instr_tracer_pkg.sv(30): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(31) " "Verilog HDL warning at instr_tracer_pkg.sv(31): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(32) " "Verilog HDL warning at instr_tracer_pkg.sv(32): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(33) " "Verilog HDL warning at instr_tracer_pkg.sv(33): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(34) " "Verilog HDL warning at instr_tracer_pkg.sv(34): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(37) " "Verilog HDL warning at instr_tracer_pkg.sv(37): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(38) " "Verilog HDL warning at instr_tracer_pkg.sv(38): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(39) " "Verilog HDL warning at instr_tracer_pkg.sv(39): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(40) " "Verilog HDL warning at instr_tracer_pkg.sv(40): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(41) " "Verilog HDL warning at instr_tracer_pkg.sv(41): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(42) " "Verilog HDL warning at instr_tracer_pkg.sv(42): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(43) " "Verilog HDL warning at instr_tracer_pkg.sv(43): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(44) " "Verilog HDL warning at instr_tracer_pkg.sv(44): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(45) " "Verilog HDL warning at instr_tracer_pkg.sv(45): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(46) " "Verilog HDL warning at instr_tracer_pkg.sv(46): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(49) " "Verilog HDL warning at instr_tracer_pkg.sv(49): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(50) " "Verilog HDL warning at instr_tracer_pkg.sv(50): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(51) " "Verilog HDL warning at instr_tracer_pkg.sv(51): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(52) " "Verilog HDL warning at instr_tracer_pkg.sv(52): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(55) " "Verilog HDL warning at instr_tracer_pkg.sv(55): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(56) " "Verilog HDL warning at instr_tracer_pkg.sv(56): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(57) " "Verilog HDL warning at instr_tracer_pkg.sv(57): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(58) " "Verilog HDL warning at instr_tracer_pkg.sv(58): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(59) " "Verilog HDL warning at instr_tracer_pkg.sv(59): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(60) " "Verilog HDL warning at instr_tracer_pkg.sv(60): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(61) " "Verilog HDL warning at instr_tracer_pkg.sv(61): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(62) " "Verilog HDL warning at instr_tracer_pkg.sv(62): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(63) " "Verilog HDL warning at instr_tracer_pkg.sv(63): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(64) " "Verilog HDL warning at instr_tracer_pkg.sv(64): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(65) " "Verilog HDL warning at instr_tracer_pkg.sv(65): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(68) " "Verilog HDL warning at instr_tracer_pkg.sv(68): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(69) " "Verilog HDL warning at instr_tracer_pkg.sv(69): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(70) " "Verilog HDL warning at instr_tracer_pkg.sv(70): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(71) " "Verilog HDL warning at instr_tracer_pkg.sv(71): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(72) " "Verilog HDL warning at instr_tracer_pkg.sv(72): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(73) " "Verilog HDL warning at instr_tracer_pkg.sv(73): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(76) " "Verilog HDL warning at instr_tracer_pkg.sv(76): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(80) " "Verilog HDL warning at instr_tracer_pkg.sv(80): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(81) " "Verilog HDL warning at instr_tracer_pkg.sv(81): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(82) " "Verilog HDL warning at instr_tracer_pkg.sv(82): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(83) " "Verilog HDL warning at instr_tracer_pkg.sv(83): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(84) " "Verilog HDL warning at instr_tracer_pkg.sv(84): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(85) " "Verilog HDL warning at instr_tracer_pkg.sv(85): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(86) " "Verilog HDL warning at instr_tracer_pkg.sv(86): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(88) " "Verilog HDL warning at instr_tracer_pkg.sv(88): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(89) " "Verilog HDL warning at instr_tracer_pkg.sv(89): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(90) " "Verilog HDL warning at instr_tracer_pkg.sv(90): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(91) " "Verilog HDL warning at instr_tracer_pkg.sv(91): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(92) " "Verilog HDL warning at instr_tracer_pkg.sv(92): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(93) " "Verilog HDL warning at instr_tracer_pkg.sv(93): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(101) " "Verilog HDL warning at instr_tracer_pkg.sv(101): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(104) " "Verilog HDL warning at instr_tracer_pkg.sv(104): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(105) " "Verilog HDL warning at instr_tracer_pkg.sv(105): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(106) " "Verilog HDL warning at instr_tracer_pkg.sv(106): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(107) " "Verilog HDL warning at instr_tracer_pkg.sv(107): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(108) " "Verilog HDL warning at instr_tracer_pkg.sv(108): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(111) " "Verilog HDL warning at instr_tracer_pkg.sv(111): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(112) " "Verilog HDL warning at instr_tracer_pkg.sv(112): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(113) " "Verilog HDL warning at instr_tracer_pkg.sv(113): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(114) " "Verilog HDL warning at instr_tracer_pkg.sv(114): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(116) " "Verilog HDL warning at instr_tracer_pkg.sv(116): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(117) " "Verilog HDL warning at instr_tracer_pkg.sv(117): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(118) " "Verilog HDL warning at instr_tracer_pkg.sv(118): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(119) " "Verilog HDL warning at instr_tracer_pkg.sv(119): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(120) " "Verilog HDL warning at instr_tracer_pkg.sv(120): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(121) " "Verilog HDL warning at instr_tracer_pkg.sv(121): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(122) " "Verilog HDL warning at instr_tracer_pkg.sv(122): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(123) " "Verilog HDL warning at instr_tracer_pkg.sv(123): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(124) " "Verilog HDL warning at instr_tracer_pkg.sv(124): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(125) " "Verilog HDL warning at instr_tracer_pkg.sv(125): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(126) " "Verilog HDL warning at instr_tracer_pkg.sv(126): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(127) " "Verilog HDL warning at instr_tracer_pkg.sv(127): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(128) " "Verilog HDL warning at instr_tracer_pkg.sv(128): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(130) " "Verilog HDL warning at instr_tracer_pkg.sv(130): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(131) " "Verilog HDL warning at instr_tracer_pkg.sv(131): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(132) " "Verilog HDL warning at instr_tracer_pkg.sv(132): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(133) " "Verilog HDL warning at instr_tracer_pkg.sv(133): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(134) " "Verilog HDL warning at instr_tracer_pkg.sv(134): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(135) " "Verilog HDL warning at instr_tracer_pkg.sv(135): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_tracer_pkg.sv(138) " "Verilog HDL warning at instr_tracer_pkg.sv(138): extended using \"x\" or \"z\"" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726892178911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/include/instr_tracer_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/include/instr_tracer_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_tracer_pkg (SystemVerilog) " "Found design unit 1: instr_tracer_pkg (SystemVerilog)" {  } { { "core/include/instr_tracer_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/include/instr_tracer_pkg.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvxif_example/include/cvxif_instr_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/cvxif_example/include/cvxif_instr_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvxif_instr_pkg (SystemVerilog) " "Found design unit 1: cvxif_instr_pkg (SystemVerilog)" {  } { { "core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/acc_dispatcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/acc_dispatcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acc_dispatcher " "Found entity 1: acc_dispatcher" {  } { { "core/acc_dispatcher.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv_plic_reg_pkg (SystemVerilog) " "Found design unit 1: rv_plic_reg_pkg (SystemVerilog)" {  } { { "corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178916 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" sram.sv(67) " "Verilog HDL syntax error at sram.sv(67) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "common/local/util/sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/common/local/util/sram.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178917 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or \"(\" sram.sv(67) " "Verilog HDL syntax error at sram.sv(67) near text: \"<\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "common/local/util/sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/common/local/util/sram.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178917 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sram sram.sv(21) " "Ignored design unit \"sram\" at sram.sv(21) due to previous errors" {  } { { "common/local/util/sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/common/local/util/sram.sv" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/local/util/sram.sv 0 0 " "Found 0 design units, including 0 entities, in source file common/local/util/sram.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rrarbiter " "Found entity 1: rrarbiter" {  } { { "vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178919 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fifo_v1.sv(19) " "Verilog HDL syntax error at fifo_v1.sv(19) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178919 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo fifo_v1.sv(14) " "Ignored design unit \"fifo\" at fifo_v1.sv(14) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv" 14 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178919 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fifo_v2.sv(19) " "Verilog HDL syntax error at fifo_v2.sv(19) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" fifo_v2.sv(43) " "Verilog HDL syntax error at fifo_v2.sv(43) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" fifo_v2.sv(46) " "Verilog HDL syntax error at fifo_v2.sv(46) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" fifo_v2.sv(49) " "Verilog HDL syntax error at fifo_v2.sv(49) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178920 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_v2 fifo_v2.sv(13) " "Ignored design unit \"fifo_v2\" at fifo_v2.sv(13) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178921 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fifo_v3.sv(17) " "Verilog HDL syntax error at fifo_v3.sv(17) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178921 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" fifo_v3.sv(51) " "Verilog HDL syntax error at fifo_v3.sv(51) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178921 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" fifo_v3.sv(54) " "Verilog HDL syntax error at fifo_v3.sv(54) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178922 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" fifo_v3.sv(57) " "Verilog HDL syntax error at fifo_v3.sv(57) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178922 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_v3 fifo_v3.sv(13) " "Ignored design unit \"fifo_v3\" at fifo_v3.sv(13) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/fifo_v3.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/fifo_v3.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178922 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) shift_reg.sv(17) " "Verilog HDL syntax error at shift_reg.sv(17) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/shift_reg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178923 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" shift_reg.sv(27) " "Verilog HDL syntax error at shift_reg.sv(27) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/shift_reg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178923 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" shift_reg.sv(51) " "Verilog HDL syntax error at shift_reg.sv(51) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/shift_reg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178923 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift_reg shift_reg.sv(16) " "Ignored design unit \"shift_reg\" at shift_reg.sv(16) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/shift_reg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/shift_reg.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/shift_reg.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/shift_reg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/lfsr_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/lfsr_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_8bit " "Found entity 1: lfsr_8bit" {  } { { "vendor/pulp-platform/common_cells/src/lfsr_8bit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178924 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" lfsr.sv(252) " "Verilog HDL syntax error at lfsr.sv(252) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lfsr.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv" 252 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178925 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" lfsr.sv(266) " "Verilog HDL syntax error at lfsr.sv(266) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lfsr.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv" 266 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178925 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "p_regs lfsr.sv(272) " "Verilog HDL Declaration error at lfsr.sv(272): identifier \"p_regs\" is already declared in the present scope" {  } { { "vendor/pulp-platform/common_cells/src/lfsr.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv" 272 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178925 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" lfsr.sv(280) " "Verilog HDL syntax error at lfsr.sv(280) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lfsr.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv" 280 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178925 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lfsr lfsr.sv(22) " "Ignored design unit \"lfsr\" at lfsr.sv(22) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/lfsr.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lfsr.sv" 22 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/lfsr.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/lfsr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178926 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" lzc.sv(43) " "Verilog HDL syntax error at lzc.sv(43) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178926 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" lzc.sv(48) " "Verilog HDL syntax error at lzc.sv(48) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178926 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" lzc.sv(71) " "Verilog HDL syntax error at lzc.sv(71) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178926 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" lzc.sv(84) " "Verilog HDL syntax error at lzc.sv(84) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178927 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" lzc.sv(89) " "Verilog HDL syntax error at lzc.sv(89) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178927 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" lzc.sv(94) " "Verilog HDL syntax error at lzc.sv(94) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 94 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178927 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" lzc.sv(103) " "Verilog HDL syntax error at lzc.sv(103) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178927 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" lzc.sv(110) " "Verilog HDL syntax error at lzc.sv(110) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/lzc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/lzc.sv" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/lzc.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/lzc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/exp_backoff.sv 1 1 " "Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/exp_backoff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exp_backoff " "Found entity 1: exp_backoff" {  } { { "vendor/pulp-platform/common_cells/src/exp_backoff.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/exp_backoff.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178928 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) rr_arb_tree.sv(53) " "Verilog HDL syntax error at rr_arb_tree.sv(53) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) rr_arb_tree.sv(84) " "Verilog HDL syntax error at rr_arb_tree.sv(84) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" rr_arb_tree.sv(122) " "Verilog HDL syntax error at rr_arb_tree.sv(122) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(128) " "Verilog HDL syntax error at rr_arb_tree.sv(128) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 128 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" rr_arb_tree.sv(145) " "Verilog HDL syntax error at rr_arb_tree.sv(145) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 145 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(148) " "Verilog HDL syntax error at rr_arb_tree.sv(148) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 148 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(199) " "Verilog HDL syntax error at rr_arb_tree.sv(199) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 199 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" rr_arb_tree.sv(208) " "Verilog HDL syntax error at rr_arb_tree.sv(208) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 208 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(211) " "Verilog HDL syntax error at rr_arb_tree.sv(211) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 211 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(234) " "Verilog HDL syntax error at rr_arb_tree.sv(234) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 234 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(250) " "Verilog HDL syntax error at rr_arb_tree.sv(250) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 250 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178929 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" rr_arb_tree.sv(255) " "Verilog HDL syntax error at rr_arb_tree.sv(255) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 255 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" rr_arb_tree.sv(264) " "Verilog HDL syntax error at rr_arb_tree.sv(264) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 264 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(276) " "Verilog HDL syntax error at rr_arb_tree.sv(276) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 276 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(283) " "Verilog HDL syntax error at rr_arb_tree.sv(283) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 283 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(289) " "Verilog HDL syntax error at rr_arb_tree.sv(289) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 289 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rr_arb_tree.sv(305) " "Verilog HDL syntax error at rr_arb_tree.sv(305) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 305 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rr_arb_tree rr_arb_tree.sv(47) " "Ignored design unit \"rr_arb_tree\" at rr_arb_tree.sv(47) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/rstgen_bypass.sv 1 1 " "Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/rstgen_bypass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rstgen_bypass " "Found entity 1: rstgen_bypass" {  } { { "vendor/pulp-platform/common_cells/src/rstgen_bypass.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178931 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cdc_2phase.sv(20) " "Verilog HDL syntax error at cdc_2phase.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vendor/pulp-platform/common_cells/src/cdc_2phase.sv(36) " "Unrecognized synthesis attribute \"dont_touch\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(36)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 36 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vendor/pulp-platform/common_cells/src/cdc_2phase.sv(37) " "Unrecognized synthesis attribute \"dont_touch\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(37)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 37 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vendor/pulp-platform/common_cells/src/cdc_2phase.sv(38) " "Unrecognized synthesis attribute \"dont_touch\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(38)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cdc_2phase cdc_2phase.sv(19) " "Ignored design unit \"cdc_2phase\" at cdc_2phase.sv(19) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cdc_2phase.sv(69) " "Verilog HDL syntax error at cdc_2phase.sv(69) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vendor/pulp-platform/common_cells/src/cdc_2phase.sv(81) " "Unrecognized synthesis attribute \"dont_touch\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(81)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 81 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vendor/pulp-platform/common_cells/src/cdc_2phase.sv(83) " "Unrecognized synthesis attribute \"dont_touch\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(83)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 83 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cdc_2phase_src cdc_2phase.sv(68) " "Ignored design unit \"cdc_2phase_src\" at cdc_2phase.sv(68) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 68 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cdc_2phase.sv(119) " "Verilog HDL syntax error at cdc_2phase.sv(119) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 119 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vendor/pulp-platform/common_cells/src/cdc_2phase.sv(131) " "Unrecognized synthesis attribute \"dont_touch\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(131)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg vendor/pulp-platform/common_cells/src/cdc_2phase.sv(132) " "Unrecognized synthesis attribute \"async_reg\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(132)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vendor/pulp-platform/common_cells/src/cdc_2phase.sv(134) " "Unrecognized synthesis attribute \"dont_touch\" at vendor/pulp-platform/common_cells/src/cdc_2phase.sv(134)" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 134 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cdc_2phase_dst cdc_2phase.sv(118) " "Ignored design unit \"cdc_2phase_dst\" at cdc_2phase.sv(118) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/cdc_2phase.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/cdc_2phase.sv" 118 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/cdc_2phase.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/cdc_2phase.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/unread.sv 1 1 " "Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/unread.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unread " "Found entity 1: unread" {  } { { "vendor/pulp-platform/common_cells/src/unread.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/unread.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178934 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) popcount.sv(21) " "Verilog HDL syntax error at popcount.sv(21) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/popcount.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/popcount.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/popcount.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/popcount.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/axi_mem_if/src/axi2mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/axi_mem_if/src/axi2mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi2mem " "Found entity 1: axi2mem" {  } { { "corev_apu/axi_mem_if/src/axi2mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/axi_mem_if/src/axi2mem.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv 6 6 " "Found 6 design units, including 6 entities, in source file vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_clock_and2 " "Found entity 1: cluster_clock_and2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178938 ""} { "Info" "ISGN_ENTITY_NAME" "2 cluster_clock_buffer " "Found entity 2: cluster_clock_buffer" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178938 ""} { "Info" "ISGN_ENTITY_NAME" "3 cluster_clock_gating " "Found entity 3: cluster_clock_gating" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178938 ""} { "Info" "ISGN_ENTITY_NAME" "4 cluster_clock_inverter " "Found entity 4: cluster_clock_inverter" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178938 ""} { "Info" "ISGN_ENTITY_NAME" "5 cluster_clock_mux2 " "Found entity 5: cluster_clock_mux2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178938 ""} { "Info" "ISGN_ENTITY_NAME" "6 cluster_clock_xor2 " "Found entity 6: cluster_clock_xor2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv 7 7 " "Found 7 design units, including 7 entities, in source file vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulp_clock_and2 " "Found entity 1: pulp_clock_and2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178940 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulp_clock_buffer " "Found entity 2: pulp_clock_buffer" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178940 ""} { "Info" "ISGN_ENTITY_NAME" "3 pulp_clock_gating " "Found entity 3: pulp_clock_gating" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178940 ""} { "Info" "ISGN_ENTITY_NAME" "4 pulp_clock_inverter " "Found entity 4: pulp_clock_inverter" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178940 ""} { "Info" "ISGN_ENTITY_NAME" "5 pulp_clock_mux2 " "Found entity 5: pulp_clock_mux2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178940 ""} { "Info" "ISGN_ENTITY_NAME" "6 pulp_clock_xor2 " "Found entity 6: pulp_clock_xor2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178940 ""} { "Info" "ISGN_ENTITY_NAME" "7 pulp_clock_delay " "Found entity 7: pulp_clock_delay" {  } { { "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178940 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) tc_sram_wrapper.sv(21) " "Verilog HDL syntax error at tc_sram_wrapper.sv(21) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "common/local/util/tc_sram_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/common/local/util/tc_sram_wrapper.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178941 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tc_sram_wrapper tc_sram_wrapper.sv(10) " "Ignored design unit \"tc_sram_wrapper\" at tc_sram_wrapper.sv(10) due to previous errors" {  } { { "common/local/util/tc_sram_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/common/local/util/tc_sram_wrapper.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/local/util/tc_sram_wrapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file common/local/util/tc_sram_wrapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178941 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) tc_sram.sv(68) " "Verilog HDL syntax error at tc_sram.sv(68) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" tc_sram.sv(109) " "Verilog HDL syntax error at tc_sram.sv(109) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 109 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or \"(\" tc_sram.sv(118) " "Verilog HDL syntax error at tc_sram.sv(118) near text: \"<\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 118 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier tc_sram.sv(121) " "Verilog HDL syntax error at tc_sram.sv(121) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 121 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or \"(\" tc_sram.sv(137) " "Verilog HDL syntax error at tc_sram.sv(137) near text: \"<\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i tc_sram.sv(145) " "Verilog HDL Declaration error at tc_sram.sv(145): identifier \"i\" is already declared in the present scope" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 145 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or \"(\" tc_sram.sv(145) " "Verilog HDL syntax error at tc_sram.sv(145) near text: \"<\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 145 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier tc_sram.sv(156) " "Verilog HDL syntax error at tc_sram.sv(156) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" tc_sram.sv(167) " "Verilog HDL syntax error at tc_sram.sv(167) near text: \"foreach\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 167 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" tc_sram.sv(167) " "Verilog HDL syntax error at tc_sram.sv(167) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 167 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" tc_sram.sv(206) " "Verilog HDL syntax error at tc_sram.sv(206) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 206 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tc_sram tc_sram.sv(56) " "Ignored design unit \"tc_sram\" at tc_sram.sv(56) due to previous errors" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 56 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv 8 8 " "Found 8 design units, including 8 entities, in source file vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tc_clk_and2 " "Found entity 1: tc_clk_and2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""} { "Info" "ISGN_ENTITY_NAME" "2 tc_clk_buffer " "Found entity 2: tc_clk_buffer" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""} { "Info" "ISGN_ENTITY_NAME" "3 tc_clk_gating " "Found entity 3: tc_clk_gating" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""} { "Info" "ISGN_ENTITY_NAME" "4 tc_clk_inverter " "Found entity 4: tc_clk_inverter" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""} { "Info" "ISGN_ENTITY_NAME" "5 tc_clk_mux2 " "Found entity 5: tc_clk_mux2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""} { "Info" "ISGN_ENTITY_NAME" "6 tc_clk_xor2 " "Found entity 6: tc_clk_xor2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""} { "Info" "ISGN_ENTITY_NAME" "7 tc_clk_or2 " "Found entity 7: tc_clk_or2" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""} { "Info" "ISGN_ENTITY_NAME" "8 tc_clk_delay " "Found entity 8: tc_clk_delay" {  } { { "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178945 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) axi_adapter.sv(24) " "Verilog HDL syntax error at axi_adapter.sv(24) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/axi_adapter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/axi_adapter.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178945 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "axi_adapter axi_adapter.sv(19) " "Ignored design unit \"axi_adapter\" at axi_adapter.sv(19) due to previous errors" {  } { { "core/cache_subsystem/axi_adapter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/axi_adapter.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/axi_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/axi_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178946 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) alu.sv(25) " "Verilog HDL syntax error at alu.sv(25) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting \"begin\" alu.sv(57) " "Verilog HDL syntax error at alu.sv(57) near text: \"assign\";  expecting \"begin\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"unique\";  expecting \"end\" alu.sv(86) " "Verilog HDL syntax error at alu.sv(86) near text: \"unique\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(87) " "Verilog HDL syntax error at alu.sv(87) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(88) " "Verilog HDL syntax error at alu.sv(88) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(89) " "Verilog HDL syntax error at alu.sv(89) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(90) " "Verilog HDL syntax error at alu.sv(90) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(91) " "Verilog HDL syntax error at alu.sv(91) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"unique\";  expecting \"end\" alu.sv(95) " "Verilog HDL syntax error at alu.sv(95) near text: \"unique\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(96) " "Verilog HDL syntax error at alu.sv(96) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(97) " "Verilog HDL syntax error at alu.sv(97) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(98) " "Verilog HDL syntax error at alu.sv(98) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" alu.sv(99) " "Verilog HDL syntax error at alu.sv(99) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "alu.sv(56) " "Verilog HDL error at alu.sv(56): this block requires a name" {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 56 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endgenerate\" alu.sv(103) " "Verilog HDL syntax error at alu.sv(103) near text: \"end\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"generate\";  expecting \"endgenerate\" alu.sv(173) " "Verilog HDL syntax error at alu.sv(173) near text: \"generate\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 173 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting \"begin\" alu.sv(175) " "Verilog HDL syntax error at alu.sv(175) near text: \"assign\";  expecting \"begin\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"endgenerate\" alu.sv(366) " "Verilog HDL syntax error at alu.sv(366) near text: \"endmodule\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 366 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpu_wrap.sv(20) " "Verilog HDL syntax error at fpu_wrap.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/fpu_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178949 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" fpu_wrap.sv(47) " "Verilog HDL syntax error at fpu_wrap.sv(47) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/fpu_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178949 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" fpu_wrap.sv(47) " "Verilog HDL syntax error at fpu_wrap.sv(47) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/fpu_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178949 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" fpu_wrap.sv(150) " "Verilog HDL syntax error at fpu_wrap.sv(150) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/fpu_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv" 150 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178949 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\" fpu_wrap.sv(534) " "Verilog HDL syntax error at fpu_wrap.sv(534) near text: \"\[\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/fpu_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv" 534 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" fpu_wrap.sv(570) " "Verilog HDL syntax error at fpu_wrap.sv(570) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/fpu_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv" 570 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178950 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fpu_wrap fpu_wrap.sv(16) " "Ignored design unit \"fpu_wrap\" at fpu_wrap.sv(16) due to previous errors" {  } { { "core/fpu_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/fpu_wrap.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fpu_wrap.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/fpu_wrap.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) ariane.sv(19) " "Verilog HDL syntax error at ariane.sv(19) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(24) " "Verilog HDL syntax error at ariane.sv(24) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(30) " "Verilog HDL syntax error at ariane.sv(30) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(31) " "Verilog HDL syntax error at ariane.sv(31) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hartid ariane.sv(32) " "Verilog HDL Declaration error at ariane.sv(32): identifier \"hartid\" is already declared in the present scope" {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 32 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(32) " "Verilog HDL syntax error at ariane.sv(32) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(33) " "Verilog HDL syntax error at ariane.sv(33) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id ariane.sv(34) " "Verilog HDL Declaration error at ariane.sv(34): identifier \"id\" is already declared in the present scope" {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(34) " "Verilog HDL syntax error at ariane.sv(34) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id ariane.sv(35) " "Verilog HDL Declaration error at ariane.sv(35): identifier \"id\" is already declared in the present scope" {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178951 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(35) " "Verilog HDL syntax error at ariane.sv(35) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id ariane.sv(36) " "Verilog HDL Declaration error at ariane.sv(36): identifier \"id\" is already declared in the present scope" {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(36) " "Verilog HDL syntax error at ariane.sv(36) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(37) " "Verilog HDL syntax error at ariane.sv(37) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier ariane.sv(38) " "Verilog HDL syntax error at ariane.sv(38) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) ariane.sv(43) " "Verilog HDL syntax error at ariane.sv(43) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" ariane.sv(111) " "Verilog HDL syntax error at ariane.sv(111) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 111 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" ariane.sv(111) " "Verilog HDL syntax error at ariane.sv(111) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 111 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ariane.sv(141) " "Verilog HDL syntax error at ariane.sv(141) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 141 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/src/ariane.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/src/ariane.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cva6.sv(27) " "Verilog HDL syntax error at cva6.sv(27) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(27) " "Verilog HDL syntax error at cva6.sv(27) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(28) " "Verilog HDL syntax error at cva6.sv(28) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(32) " "Verilog HDL syntax error at cva6.sv(32) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(40) " "Verilog HDL syntax error at cva6.sv(40) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(50) " "Verilog HDL syntax error at cva6.sv(50) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(58) " "Verilog HDL syntax error at cva6.sv(58) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(62) " "Verilog HDL syntax error at cva6.sv(62) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(71) " "Verilog HDL syntax error at cva6.sv(71) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "valid cva6.sv(74) " "Verilog HDL Declaration error at cva6.sv(74): identifier \"valid\" is already declared in the present scope" {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 74 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vaddr cva6.sv(77) " "Verilog HDL Declaration error at cva6.sv(77): identifier \"vaddr\" is already declared in the present scope" {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 77 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(79) " "Verilog HDL syntax error at cva6.sv(79) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178954 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "instruction cva6.sv(85) " "Verilog HDL Declaration error at cva6.sv(85): identifier \"instruction\" is already declared in the present scope" {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 85 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178955 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ex cva6.sv(87) " "Verilog HDL Declaration error at cva6.sv(87): identifier \"ex\" is already declared in the present scope" {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 87 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178955 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(88) " "Verilog HDL syntax error at cva6.sv(88) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178955 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "valid cva6.sv(104) " "Verilog HDL Declaration error at cva6.sv(104): identifier \"valid\" is already declared in the present scope" {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178955 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ex cva6.sv(108) " "Verilog HDL Declaration error at cva6.sv(108): identifier \"ex\" is already declared in the present scope" {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 108 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178955 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "is_compressed cva6.sv(110) " "Verilog HDL Declaration error at cva6.sv(110): identifier \"is_compressed\" is already declared in the present scope" {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 110 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178955 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier cva6.sv(116) " "Verilog HDL syntax error at cva6.sv(116) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 116 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cva6.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cva6.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178957 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) branch_unit.sv(17) " "Verilog HDL syntax error at branch_unit.sv(17) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/branch_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/branch_unit.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178958 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "branch_unit branch_unit.sv(15) " "Ignored design unit \"branch_unit\" at branch_unit.sv(15) due to previous errors" {  } { { "core/branch_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/branch_unit.sv" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/branch_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/branch_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/compressed_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/compressed_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compressed_decoder " "Found entity 1: compressed_decoder" {  } { { "core/compressed_decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/compressed_decoder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178960 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) controller.sv(20) " "Verilog HDL syntax error at controller.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/controller.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/controller.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178961 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controller controller.sv(16) " "Ignored design unit \"controller\" at controller.sv(16) due to previous errors" {  } { { "core/controller.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/controller.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178961 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) csr_buffer.sv(21) " "Verilog HDL syntax error at csr_buffer.sv(21) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_buffer.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178962 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "csr_buffer csr_buffer.sv(17) " "Ignored design unit \"csr_buffer\" at csr_buffer.sv(17) due to previous errors" {  } { { "core/csr_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_buffer.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/csr_buffer.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/csr_buffer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178962 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) csr_regfile.sv(20) " "Verilog HDL syntax error at csr_regfile.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178963 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \".\", or \"(\" csr_regfile.sv(232) " "Verilog HDL syntax error at csr_regfile.sv(232) near text: \"logic\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 232 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178963 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" csr_regfile.sv(320) " "Verilog HDL syntax error at csr_regfile.sv(320) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 320 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178964 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" csr_regfile.sv(320) " "Verilog HDL syntax error at csr_regfile.sv(320) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 320 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178964 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vsstatus_q csr_regfile.sv(324) " "Verilog HDL Declaration error at csr_regfile.sv(324): identifier \"vsstatus_q\" is already declared in the present scope" {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 324 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178964 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" csr_regfile.sv(324) " "Verilog HDL syntax error at csr_regfile.sv(324) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 324 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178964 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" csr_regfile.sv(328) " "Verilog HDL syntax error at csr_regfile.sv(328) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 328 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178964 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" csr_regfile.sv(1861) " "Verilog HDL syntax error at csr_regfile.sv(1861) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1861 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1865) " "Verilog HDL syntax error at csr_regfile.sv(1865) near text: \"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1865 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1865) " "Verilog HDL syntax error at csr_regfile.sv(1865) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1865 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" csr_regfile.sv(1879) " "Verilog HDL syntax error at csr_regfile.sv(1879) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1879 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1885) " "Verilog HDL syntax error at csr_regfile.sv(1885) near text: \"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1885 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1885) " "Verilog HDL syntax error at csr_regfile.sv(1885) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1885 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" csr_regfile.sv(1888) " "Verilog HDL syntax error at csr_regfile.sv(1888) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1888 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1898) " "Verilog HDL syntax error at csr_regfile.sv(1898) near text: \"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1898 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1898) " "Verilog HDL syntax error at csr_regfile.sv(1898) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1898 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1898) " "Verilog HDL syntax error at csr_regfile.sv(1898) near text: \";\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1898 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" csr_regfile.sv(1918) " "Verilog HDL syntax error at csr_regfile.sv(1918) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1918 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" csr_regfile.sv(1924) " "Verilog HDL syntax error at csr_regfile.sv(1924) near text: \"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/csr_regfile.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/csr_regfile.sv" 1924 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/csr_regfile.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/csr_regfile.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178968 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) decoder.sv(26) " "Verilog HDL syntax error at decoder.sv(26) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" decoder.sv(134) " "Verilog HDL syntax error at decoder.sv(134) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" decoder.sv(134) " "Verilog HDL syntax error at decoder.sv(134) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" decoder.sv(156) " "Verilog HDL syntax error at decoder.sv(156) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" decoder.sv(288) " "Verilog HDL syntax error at decoder.sv(288) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 288 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" decoder.sv(288) " "Verilog HDL syntax error at decoder.sv(288) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 288 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" decoder.sv(288) " "Verilog HDL syntax error at decoder.sv(288) near text: \"==\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 288 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" decoder.sv(303) " "Verilog HDL syntax error at decoder.sv(303) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 303 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" decoder.sv(303) " "Verilog HDL syntax error at decoder.sv(303) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 303 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" decoder.sv(312) " "Verilog HDL syntax error at decoder.sv(312) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 312 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" decoder.sv(312) " "Verilog HDL syntax error at decoder.sv(312) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 312 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178969 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand decoder.sv(517) " "Verilog HDL syntax error at decoder.sv(517) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 517 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178970 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand decoder.sv(700) " "Verilog HDL syntax error at decoder.sv(700) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 700 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178970 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \",\" decoder.sv(701) " "Verilog HDL syntax error at decoder.sv(701) near text: \"\]\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 701 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178970 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand decoder.sv(1133) " "Verilog HDL syntax error at decoder.sv(1133) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 1133 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178971 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \",\" decoder.sv(1134) " "Verilog HDL syntax error at decoder.sv(1134) near text: \"\]\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 1134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178971 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand decoder.sv(1137) " "Verilog HDL syntax error at decoder.sv(1137) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 1137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178971 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \",\" decoder.sv(1138) " "Verilog HDL syntax error at decoder.sv(1138) near text: \"\]\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 1138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178971 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand decoder.sv(1144) " "Verilog HDL syntax error at decoder.sv(1144) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/decoder.sv" 1144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178972 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) ex_stage.sv(21) " "Verilog HDL syntax error at ex_stage.sv(21) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178973 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" ex_stage.sv(455) " "Verilog HDL syntax error at ex_stage.sv(455) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 455 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" ex_stage.sv(455) " "Verilog HDL syntax error at ex_stage.sv(455) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 455 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier ex_stage.sv(458) " "Verilog HDL syntax error at ex_stage.sv(458) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 458 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(473) " "Verilog HDL syntax error at ex_stage.sv(473) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 473 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(476) " "Verilog HDL syntax error at ex_stage.sv(476) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 476 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" ex_stage.sv(480) " "Verilog HDL syntax error at ex_stage.sv(480) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 480 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(485) " "Verilog HDL syntax error at ex_stage.sv(485) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 485 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(489) " "Verilog HDL syntax error at ex_stage.sv(489) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 489 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" ex_stage.sv(491) " "Verilog HDL syntax error at ex_stage.sv(491) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 491 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(495) " "Verilog HDL syntax error at ex_stage.sv(495) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 495 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(499) " "Verilog HDL syntax error at ex_stage.sv(499) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 499 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" ex_stage.sv(595) " "Verilog HDL syntax error at ex_stage.sv(595) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 595 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" ex_stage.sv(595) " "Verilog HDL syntax error at ex_stage.sv(595) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 595 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(628) " "Verilog HDL syntax error at ex_stage.sv(628) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 628 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ex_stage.sv(634) " "Verilog HDL syntax error at ex_stage.sv(634) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 634 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" ex_stage.sv(636) " "Verilog HDL syntax error at ex_stage.sv(636) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 636 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or \"(\" ex_stage.sv(649) " "Verilog HDL syntax error at ex_stage.sv(649) near text: \"==\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 649 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or \"(\" ex_stage.sv(651) " "Verilog HDL syntax error at ex_stage.sv(651) near text: \"==\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ex_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ex_stage.sv" 651 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/ex_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/ex_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178975 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) btb.sv(30) " "Verilog HDL syntax error at btb.sv(30) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178975 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" btb.sv(71) " "Verilog HDL syntax error at btb.sv(71) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" btb.sv(71) " "Verilog HDL syntax error at btb.sv(71) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" btb.sv(75) " "Verilog HDL syntax error at btb.sv(75) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" btb.sv(77) " "Verilog HDL syntax error at btb.sv(77) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 77 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" btb.sv(90) " "Verilog HDL syntax error at btb.sv(90) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" btb.sv(96) " "Verilog HDL syntax error at btb.sv(96) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" btb.sv(122) " "Verilog HDL syntax error at btb.sv(122) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i btb.sv(122) " "Verilog HDL Declaration error at btb.sv(122): identifier \"i\" is already declared in the present scope" {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 122 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" btb.sv(156) " "Verilog HDL syntax error at btb.sv(156) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i btb.sv(156) " "Verilog HDL Declaration error at btb.sv(156): identifier \"i\" is already declared in the present scope" {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 156 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "update_branch_predict btb.sv(164) " "Verilog HDL Declaration error at btb.sv(164): identifier \"update_branch_predict\" is already declared in the present scope" {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 164 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" btb.sv(192) " "Verilog HDL syntax error at btb.sv(192) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 192 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "btb btb.sv(28) " "Ignored design unit \"btb\" at btb.sv(28) due to previous errors" {  } { { "core/frontend/btb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/btb.sv" 28 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/frontend/btb.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/frontend/btb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178976 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) bht.sv(23) " "Verilog HDL syntax error at bht.sv(23) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" bht.sv(65) " "Verilog HDL syntax error at bht.sv(65) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" bht.sv(65) " "Verilog HDL syntax error at bht.sv(65) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" bht.sv(69) " "Verilog HDL syntax error at bht.sv(69) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" bht.sv(71) " "Verilog HDL syntax error at bht.sv(71) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" bht.sv(78) " "Verilog HDL syntax error at bht.sv(78) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 78 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" bht.sv(126) " "Verilog HDL syntax error at bht.sv(126) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 126 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" bht.sv(142) " "Verilog HDL syntax error at bht.sv(142) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" bht.sv(142) " "Verilog HDL syntax error at bht.sv(142) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" bht.sv(146) " "Verilog HDL syntax error at bht.sv(146) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 146 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" bht.sv(204) " "Verilog HDL syntax error at bht.sv(204) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 204 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i bht.sv(204) " "Verilog HDL Declaration error at bht.sv(204): identifier \"i\" is already declared in the present scope" {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 204 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bht bht.sv(21) " "Ignored design unit \"bht\" at bht.sv(21) due to previous errors" {  } { { "core/frontend/bht.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/bht.sv" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/frontend/bht.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/frontend/bht.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178978 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) ras.sv(19) " "Verilog HDL syntax error at ras.sv(19) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/ras.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/ras.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178979 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ras ras.sv(17) " "Ignored design unit \"ras\" at ras.sv(17) due to previous errors" {  } { { "core/frontend/ras.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/ras.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/frontend/ras.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/frontend/ras.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/frontend/instr_scan.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/frontend/instr_scan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_scan " "Found entity 1: instr_scan" {  } { { "core/frontend/instr_scan.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_scan.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892178980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) instr_queue.sv(50) " "Verilog HDL syntax error at instr_queue.sv(50) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178981 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" instr_queue.sv(151) " "Verilog HDL syntax error at instr_queue.sv(151) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 151 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178981 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" instr_queue.sv(151) " "Verilog HDL syntax error at instr_queue.sv(151) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 151 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178981 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" instr_queue.sv(206) " "Verilog HDL syntax error at instr_queue.sv(206) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 206 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178981 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" instr_queue.sv(211) " "Verilog HDL syntax error at instr_queue.sv(211) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 211 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178981 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i instr_queue.sv(214) " "Verilog HDL Declaration error at instr_queue.sv(214): identifier \"i\" is already declared in the present scope" {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 214 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178981 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" instr_queue.sv(220) " "Verilog HDL syntax error at instr_queue.sv(220) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 220 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" instr_queue.sv(220) " "Verilog HDL syntax error at instr_queue.sv(220) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 220 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" instr_queue.sv(224) " "Verilog HDL syntax error at instr_queue.sv(224) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 224 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" instr_queue.sv(228) " "Verilog HDL syntax error at instr_queue.sv(228) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 228 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" instr_queue.sv(257) " "Verilog HDL syntax error at instr_queue.sv(257) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 257 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" instr_queue.sv(257) " "Verilog HDL syntax error at instr_queue.sv(257) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 257 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" instr_queue.sv(261) " "Verilog HDL syntax error at instr_queue.sv(261) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 261 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" instr_queue.sv(265) " "Verilog HDL syntax error at instr_queue.sv(265) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 265 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or \"(\" instr_queue.sv(277) " "Verilog HDL syntax error at instr_queue.sv(277) near text: \"==\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 277 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" instr_queue.sv(286) " "Verilog HDL syntax error at instr_queue.sv(286) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 286 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" instr_queue.sv(286) " "Verilog HDL syntax error at instr_queue.sv(286) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 286 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" instr_queue.sv(301) " "Verilog HDL syntax error at instr_queue.sv(301) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 301 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" instr_queue.sv(301) " "Verilog HDL syntax error at instr_queue.sv(301) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 301 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/frontend/instr_queue.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/frontend/instr_queue.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178983 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) frontend.sv(22) " "Verilog HDL syntax error at frontend.sv(22) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) frontend.sv(69) " "Verilog HDL syntax error at frontend.sv(69) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"endmodule\" frontend.sv(73) " "Verilog HDL syntax error at frontend.sv(73) near text: \"\}\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"endmodule\" frontend.sv(78) " "Verilog HDL syntax error at frontend.sv(78) near text: \"\}\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 78 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "pc frontend.sv(82) " "Verilog HDL Declaration error at frontend.sv(82): identifier \"pc\" is already declared in the present scope" {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 82 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "target_address frontend.sv(83) " "Verilog HDL Declaration error at frontend.sv(83): identifier \"target_address\" is already declared in the present scope" {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 83 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"endmodule\" frontend.sv(84) " "Verilog HDL syntax error at frontend.sv(84) near text: \"\}\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"endmodule\" frontend.sv(89) " "Verilog HDL syntax error at frontend.sv(89) near text: \"\}\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" frontend.sv(117) " "Verilog HDL syntax error at frontend.sv(117) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 117 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" frontend.sv(117) " "Verilog HDL syntax error at frontend.sv(117) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 117 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" frontend.sv(121) " "Verilog HDL syntax error at frontend.sv(121) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 121 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" frontend.sv(177) " "Verilog HDL syntax error at frontend.sv(177) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" frontend.sv(177) " "Verilog HDL syntax error at frontend.sv(177) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" frontend.sv(187) " "Verilog HDL syntax error at frontend.sv(187) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 187 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" frontend.sv(190) " "Verilog HDL syntax error at frontend.sv(190) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 190 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" frontend.sv(194) " "Verilog HDL syntax error at frontend.sv(194) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" frontend.sv(207) " "Verilog HDL syntax error at frontend.sv(207) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 207 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178984 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i frontend.sv(207) " "Verilog HDL Declaration error at frontend.sv(207): identifier \"i\" is already declared in the present scope" {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 207 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" frontend.sv(218) " "Verilog HDL syntax error at frontend.sv(218) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 218 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/frontend/frontend.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/frontend/frontend.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) id_stage.sv(18) " "Verilog HDL syntax error at id_stage.sv(18) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) id_stage.sv(25) " "Verilog HDL syntax error at id_stage.sv(25) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" id_stage.sv(118) " "Verilog HDL syntax error at id_stage.sv(118) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 118 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" id_stage.sv(118) " "Verilog HDL syntax error at id_stage.sv(118) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 118 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" id_stage.sv(133) " "Verilog HDL syntax error at id_stage.sv(133) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 133 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" id_stage.sv(152) " "Verilog HDL syntax error at id_stage.sv(152) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" id_stage.sv(156) " "Verilog HDL syntax error at id_stage.sv(156) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" id_stage.sv(178) " "Verilog HDL syntax error at id_stage.sv(178) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 178 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i_cvxif_compressed_if_driver_i id_stage.sv(199) " "Verilog HDL Declaration error at id_stage.sv(199): identifier \"i_cvxif_compressed_if_driver_i\" is already declared in the present scope" {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 199 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" id_stage.sv(202) " "Verilog HDL syntax error at id_stage.sv(202) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 202 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" id_stage.sv(212) " "Verilog HDL syntax error at id_stage.sv(212) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" id_stage.sv(212) " "Verilog HDL syntax error at id_stage.sv(212) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" id_stage.sv(216) " "Verilog HDL syntax error at id_stage.sv(216) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 216 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" id_stage.sv(223) " "Verilog HDL syntax error at id_stage.sv(223) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 223 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i id_stage.sv(223) " "Verilog HDL Declaration error at id_stage.sv(223): identifier \"i\" is already declared in the present scope" {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 223 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i id_stage.sv(267) " "Verilog HDL Declaration error at id_stage.sv(267): identifier \"i\" is already declared in the present scope" {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 267 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" id_stage.sv(272) " "Verilog HDL syntax error at id_stage.sv(272) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 272 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" id_stage.sv(274) " "Verilog HDL syntax error at id_stage.sv(274) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 274 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier id_stage.sv(280) " "Verilog HDL syntax error at id_stage.sv(280) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 280 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/id_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/id_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" instr_realign.sv(51) " "Verilog HDL syntax error at instr_realign.sv(51) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" instr_realign.sv(66) " "Verilog HDL syntax error at instr_realign.sv(66) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or \"(\" instr_realign.sv(66) " "Verilog HDL syntax error at instr_realign.sv(66) near text: \"==\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(72) " "Verilog HDL syntax error at instr_realign.sv(72) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(73) " "Verilog HDL syntax error at instr_realign.sv(73) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "unaligned_instr_q instr_realign.sv(73) " "Verilog HDL Declaration error at instr_realign.sv(73): identifier \"unaligned_instr_q\" is already declared in the present scope" {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 73 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(74) " "Verilog HDL syntax error at instr_realign.sv(74) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"!=\";  expecting \".\", or \"(\" instr_realign.sv(76) " "Verilog HDL syntax error at instr_realign.sv(76) near text: \"!=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(78) " "Verilog HDL syntax error at instr_realign.sv(78) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 78 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(79) " "Verilog HDL syntax error at instr_realign.sv(79) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\|\";  expecting \".\", or an identifier instr_realign.sv(82) " "Verilog HDL syntax error at instr_realign.sv(82) near text: \"\|\|\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(91) " "Verilog HDL syntax error at instr_realign.sv(91) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(92) " "Verilog HDL syntax error at instr_realign.sv(92) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "data_i instr_realign.sv(92) " "Verilog HDL error at instr_realign.sv(92): object data_i declared in a list of port declarations cannot be redeclared within the module body" {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 92 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" instr_realign.sv(92) " "Verilog HDL syntax error at instr_realign.sv(92) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or \"(\" instr_realign.sv(116) " "Verilog HDL syntax error at instr_realign.sv(116) near text: \"==\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 116 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(123) " "Verilog HDL syntax error at instr_realign.sv(123) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 123 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(124) " "Verilog HDL syntax error at instr_realign.sv(124) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 124 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier instr_realign.sv(125) " "Verilog HDL syntax error at instr_realign.sv(125) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/instr_realign.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/instr_realign.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) issue_read_operands.sv(21) " "Verilog HDL syntax error at issue_read_operands.sv(21) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178990 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" issue_read_operands.sv(221) " "Verilog HDL syntax error at issue_read_operands.sv(221) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 221 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178990 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" issue_read_operands.sv(224) " "Verilog HDL syntax error at issue_read_operands.sv(224) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 224 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178990 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" issue_read_operands.sv(227) " "Verilog HDL syntax error at issue_read_operands.sv(227) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 227 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178990 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" issue_read_operands.sv(240) " "Verilog HDL syntax error at issue_read_operands.sv(240) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 240 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" issue_read_operands.sv(243) " "Verilog HDL syntax error at issue_read_operands.sv(243) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 243 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" issue_read_operands.sv(359) " "Verilog HDL syntax error at issue_read_operands.sv(359) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 359 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i issue_read_operands.sv(359) " "Verilog HDL Declaration error at issue_read_operands.sv(359): identifier \"i\" is already declared in the present scope" {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 359 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"assert\" issue_read_operands.sv(363) " "Verilog HDL syntax error at issue_read_operands.sv(363) near text: \"begin\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 363 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting \".\", or \"(\" issue_read_operands.sv(364) " "Verilog HDL syntax error at issue_read_operands.sv(364) near text: \"&&\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 364 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier issue_read_operands.sv(367) " "Verilog HDL syntax error at issue_read_operands.sv(367) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 367 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier issue_read_operands.sv(370) " "Verilog HDL syntax error at issue_read_operands.sv(370) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 370 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"fu_busy\";  expecting \"assert\" issue_read_operands.sv(371) " "Verilog HDL syntax error at issue_read_operands.sv(371) near text: \"fu_busy\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 371 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier issue_read_operands.sv(371) " "Verilog HDL syntax error at issue_read_operands.sv(371) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 371 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"fu_busy\";  expecting \"assert\" issue_read_operands.sv(372) " "Verilog HDL syntax error at issue_read_operands.sv(372) near text: \"fu_busy\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 372 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier issue_read_operands.sv(372) " "Verilog HDL syntax error at issue_read_operands.sv(372) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 372 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"fu_busy\";  expecting \"assert\" issue_read_operands.sv(373) " "Verilog HDL syntax error at issue_read_operands.sv(373) near text: \"fu_busy\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 373 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier issue_read_operands.sv(373) " "Verilog HDL syntax error at issue_read_operands.sv(373) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 373 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"fu_busy\";  expecting \"assert\" issue_read_operands.sv(374) " "Verilog HDL syntax error at issue_read_operands.sv(374) near text: \"fu_busy\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 374 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/issue_read_operands.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/issue_read_operands.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178992 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) issue_stage.sv(21) " "Verilog HDL syntax error at issue_stage.sv(21) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178993 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" issue_stage.sv(182) " "Verilog HDL syntax error at issue_stage.sv(182) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv" 182 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178994 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" issue_stage.sv(185) " "Verilog HDL syntax error at issue_stage.sv(185) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/issue_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv" 185 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178994 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "issue_stage issue_stage.sv(17) " "Ignored design unit \"issue_stage\" at issue_stage.sv(17) due to previous errors" {  } { { "core/issue_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/issue_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/issue_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178994 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) load_unit.sv(25) " "Verilog HDL syntax error at load_unit.sv(25) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \";\" load_unit.sv(495) " "Verilog HDL syntax error at load_unit.sv(495) near text: \"inside\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 495 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"=\" load_unit.sv(495) " "Verilog HDL syntax error at load_unit.sv(495) near text: \",\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 495 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"=\" load_unit.sv(495) " "Verilog HDL syntax error at load_unit.sv(495) near text: \"\}\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 495 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \";\" load_unit.sv(496) " "Verilog HDL syntax error at load_unit.sv(496) near text: \"inside\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 496 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"=\" load_unit.sv(496) " "Verilog HDL syntax error at load_unit.sv(496) near text: \",\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 496 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"=\" load_unit.sv(496) " "Verilog HDL syntax error at load_unit.sv(496) near text: \"\}\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 496 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" load_unit.sv(497) " "Verilog HDL syntax error at load_unit.sv(497) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 497 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"=\" load_unit.sv(497) " "Verilog HDL syntax error at load_unit.sv(497) near text: \",\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 497 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"=\" load_unit.sv(497) " "Verilog HDL syntax error at load_unit.sv(497) near text: \"\}\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 497 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"=\" load_unit.sv(498) " "Verilog HDL syntax error at load_unit.sv(498) near text: \",\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 498 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178996 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"=\" load_unit.sv(498) " "Verilog HDL syntax error at load_unit.sv(498) near text: \"\}\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 498 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178996 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "load_unit load_unit.sv(21) " "Ignored design unit \"load_unit\" at load_unit.sv(21) due to previous errors" {  } { { "core/load_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_unit.sv" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/load_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/load_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178996 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) load_store_unit.sv(20) " "Verilog HDL syntax error at load_store_unit.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" load_store_unit.sv(188) " "Verilog HDL syntax error at load_store_unit.sv(188) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 188 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" load_store_unit.sv(188) " "Verilog HDL syntax error at load_store_unit.sv(188) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 188 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" load_store_unit.sv(243) " "Verilog HDL syntax error at load_store_unit.sv(243) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 243 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" load_store_unit.sv(243) " "Verilog HDL syntax error at load_store_unit.sv(243) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 243 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" load_store_unit.sv(293) " "Verilog HDL syntax error at load_store_unit.sv(293) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 293 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" load_store_unit.sv(298) " "Verilog HDL syntax error at load_store_unit.sv(298) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 298 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" load_store_unit.sv(301) " "Verilog HDL syntax error at load_store_unit.sv(301) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 301 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" load_store_unit.sv(333) " "Verilog HDL syntax error at load_store_unit.sv(333) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 333 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\" load_store_unit.sv(434) " "Verilog HDL syntax error at load_store_unit.sv(434) near text: \"\[\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 434 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ld_trans_id load_store_unit.sv(439) " "Verilog HDL Declaration error at load_store_unit.sv(439): identifier \"ld_trans_id\" is already declared in the present scope" {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 439 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178997 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ld_result load_store_unit.sv(439) " "Verilog HDL Declaration error at load_store_unit.sv(439): identifier \"ld_result\" is already declared in the present scope" {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 439 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ld_ex load_store_unit.sv(439) " "Verilog HDL Declaration error at load_store_unit.sv(439): identifier \"ld_ex\" is already declared in the present scope" {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 439 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" load_store_unit.sv(439) " "Verilog HDL syntax error at load_store_unit.sv(439) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 439 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "load_trans_id_o load_store_unit.sv(440) " "Verilog HDL error at load_store_unit.sv(440): object load_trans_id_o declared in a list of port declarations cannot be redeclared within the module body" {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 440 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "load_result_o load_store_unit.sv(440) " "Verilog HDL error at load_store_unit.sv(440): object load_result_o declared in a list of port declarations cannot be redeclared within the module body" {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 440 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "load_exception_o load_store_unit.sv(440) " "Verilog HDL error at load_store_unit.sv(440): object load_exception_o declared in a list of port declarations cannot be redeclared within the module body" {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 440 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" load_store_unit.sv(440) " "Verilog HDL syntax error at load_store_unit.sv(440) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 440 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\" load_store_unit.sv(444) " "Verilog HDL syntax error at load_store_unit.sv(444) near text: \"\[\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/load_store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/load_store_unit.sv" 444 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/load_store_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/load_store_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178998 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) lsu_bypass.sv(30) " "Verilog HDL syntax error at lsu_bypass.sv(30) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/lsu_bypass.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/lsu_bypass.sv" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892178999 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lsu_bypass lsu_bypass.sv(26) " "Ignored design unit \"lsu_bypass\" at lsu_bypass.sv(26) due to previous errors" {  } { { "core/lsu_bypass.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/lsu_bypass.sv" 26 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892178999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/lsu_bypass.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/lsu_bypass.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892178999 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cva6_mmu.sv(29) " "Verilog HDL syntax error at cva6_mmu.sv(29) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_mmu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cva6_mmu.sv(108) " "Verilog HDL syntax error at cva6_mmu.sv(108) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_mmu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv" 108 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"endmodule\" cva6_mmu.sv(120) " "Verilog HDL syntax error at cva6_mmu.sv(120) near text: \"\}\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_mmu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv" 120 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"endmodule\" cva6_mmu.sv(131) " "Verilog HDL syntax error at cva6_mmu.sv(131) near text: \"\}\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_mmu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv" 131 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cva6_mmu cva6_mmu.sv(25) " "Ignored design unit \"cva6_mmu\" at cva6_mmu.sv(25) due to previous errors" {  } { { "core/cva6_mmu/cva6_mmu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_mmu.sv" 25 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cva6_mmu/cva6_mmu.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_mmu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179002 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cva6_ptw.sv(27) " "Verilog HDL syntax error at cva6_ptw.sv(27) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179002 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "cva6_ptw.sv(180) " "Verilog HDL error at cva6_ptw.sv(180): this block requires a name" {  } { { "core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 180 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179003 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "cva6_ptw.sv(172) " "Verilog HDL error at cva6_ptw.sv(172): this block requires a name" {  } { { "core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 172 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179003 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" cva6_ptw.sv(610) " "Verilog HDL syntax error at cva6_ptw.sv(610) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 610 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179003 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" cva6_ptw.sv(610) " "Verilog HDL syntax error at cva6_ptw.sv(610) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 610 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179003 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cva6_ptw.sv(612) " "Verilog HDL syntax error at cva6_ptw.sv(612) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 612 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179003 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cva6_ptw cva6_ptw.sv(23) " "Ignored design unit \"cva6_ptw\" at cva6_ptw.sv(23) due to previous errors" {  } { { "core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cva6_mmu/cva6_ptw.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_ptw.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179004 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cva6_shared_tlb.sv(25) " "Verilog HDL syntax error at cva6_shared_tlb.sv(25) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179004 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "cva6_shared_tlb.sv(195) " "Verilog HDL error at cva6_shared_tlb.sv(195): this block requires a name" {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 195 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" cva6_shared_tlb.sv(203) " "Verilog HDL syntax error at cva6_shared_tlb.sv(203) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 203 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" cva6_shared_tlb.sv(203) " "Verilog HDL syntax error at cva6_shared_tlb.sv(203) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 203 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" cva6_shared_tlb.sv(458) " "Verilog HDL syntax error at cva6_shared_tlb.sv(458) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 458 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i cva6_shared_tlb.sv(458) " "Verilog HDL Declaration error at cva6_shared_tlb.sv(458): identifier \"i\" is already declared in the present scope" {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 458 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" cva6_shared_tlb.sv(479) " "Verilog HDL syntax error at cva6_shared_tlb.sv(479) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 479 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" cva6_shared_tlb.sv(497) " "Verilog HDL syntax error at cva6_shared_tlb.sv(497) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 497 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cva6_shared_tlb cva6_shared_tlb.sv(23) " "Ignored design unit \"cva6_shared_tlb\" at cva6_shared_tlb.sv(23) due to previous errors" {  } { { "core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cva6_mmu/cva6_shared_tlb.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_shared_tlb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179006 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cva6_tlb.sv(28) " "Verilog HDL syntax error at cva6_tlb.sv(28) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179006 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier cva6_tlb.sv(67) " "Verilog HDL syntax error at cva6_tlb.sv(67) near text: \"\[\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179007 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier cva6_tlb.sv(73) " "Verilog HDL syntax error at cva6_tlb.sv(73) near text: \"\[\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179007 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "cva6_tlb.sv(118) " "Verilog HDL error at cva6_tlb.sv(118): this block requires a name" {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 118 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179007 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "cva6_tlb.sv(100) " "Verilog HDL error at cva6_tlb.sv(100): this block requires a name" {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 100 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179007 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "cva6_tlb.sv(138) " "Verilog HDL error at cva6_tlb.sv(138): this block requires a name" {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 138 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179007 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "cva6_tlb.sv(99) " "Verilog HDL error at cva6_tlb.sv(99): this block requires a name" {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 99 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179007 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cva6_tlb cva6_tlb.sv(24) " "Ignored design unit \"cva6_tlb\" at cva6_tlb.sv(24) due to previous errors" {  } { { "core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 24 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cva6_mmu/cva6_tlb.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cva6_mmu/cva6_tlb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179008 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) mult.sv(7) " "Verilog HDL syntax error at mult.sv(7) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179008 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" mult.sv(40) " "Verilog HDL syntax error at mult.sv(40) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179008 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" mult.sv(42) " "Verilog HDL syntax error at mult.sv(42) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179009 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \";\" mult.sv(87) " "Verilog HDL syntax error at mult.sv(87) near text: \"inside\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179009 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \";\" mult.sv(89) " "Verilog HDL syntax error at mult.sv(89) near text: \"inside\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179009 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" mult.sv(100) " "Verilog HDL syntax error at mult.sv(100) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179009 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" mult.sv(100) " "Verilog HDL syntax error at mult.sv(100) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179009 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mult mult.sv(3) " "Ignored design unit \"mult\" at mult.sv(3) due to previous errors" {  } { { "core/mult.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/mult.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mult.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/mult.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179009 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" multiplier.sv(51) " "Verilog HDL syntax error at multiplier.sv(51) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" multiplier.sv(51) " "Verilog HDL syntax error at multiplier.sv(51) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" multiplier.sv(57) " "Verilog HDL syntax error at multiplier.sv(57) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" multiplier.sv(60) " "Verilog HDL syntax error at multiplier.sv(60) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" multiplier.sv(75) " "Verilog HDL syntax error at multiplier.sv(75) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i multiplier.sv(75) " "Verilog HDL Declaration error at multiplier.sv(75): identifier \"i\" is already declared in the present scope" {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 75 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" multiplier.sv(95) " "Verilog HDL syntax error at multiplier.sv(95) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" multiplier.sv(140) " "Verilog HDL syntax error at multiplier.sv(140) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 140 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" multiplier.sv(140) " "Verilog HDL syntax error at multiplier.sv(140) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 140 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplier multiplier.sv(18) " "Ignored design unit \"multiplier\" at multiplier.sv(18) due to previous errors" {  } { { "core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/multiplier.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/multiplier.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/serdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/serdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serdiv " "Found entity 1: serdiv" {  } { { "core/serdiv.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/serdiv.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179012 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) perf_counters.sv(20) " "Verilog HDL syntax error at perf_counters.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/perf_counters.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/perf_counters.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179012 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "perf_counters perf_counters.sv(16) " "Ignored design unit \"perf_counters\" at perf_counters.sv(16) due to previous errors" {  } { { "core/perf_counters.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/perf_counters.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/perf_counters.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/perf_counters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179013 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ariane_regfile_ff.sv(79) " "Verilog HDL syntax error at ariane_regfile_ff.sv(79) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/ariane_regfile_ff.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ariane_regfile_ff.sv" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179014 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ariane_regfile ariane_regfile_ff.sv(25) " "Ignored design unit \"ariane_regfile\" at ariane_regfile_ff.sv(25) due to previous errors" {  } { { "core/ariane_regfile_ff.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ariane_regfile_ff.sv" 25 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/ariane_regfile_ff.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/ariane_regfile_ff.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179014 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) scoreboard.sv(17) " "Verilog HDL syntax error at scoreboard.sv(17) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179015 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" scoreboard.sv(135) " "Verilog HDL syntax error at scoreboard.sv(135) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179015 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i scoreboard.sv(139) " "Verilog HDL Declaration error at scoreboard.sv(139): identifier \"i\" is already declared in the present scope" {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 139 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179015 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" scoreboard.sv(145) " "Verilog HDL syntax error at scoreboard.sv(145) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 145 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179015 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" scoreboard.sv(145) " "Verilog HDL syntax error at scoreboard.sv(145) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 145 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179015 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" scoreboard.sv(163) " "Verilog HDL syntax error at scoreboard.sv(163) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 163 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179015 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i scoreboard.sv(163) " "Verilog HDL Declaration error at scoreboard.sv(163): identifier \"i\" is already declared in the present scope" {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179015 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" scoreboard.sv(287) " "Verilog HDL syntax error at scoreboard.sv(287) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 287 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or \"(\" scoreboard.sv(287) " "Verilog HDL syntax error at scoreboard.sv(287) near text: \"==\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 287 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" scoreboard.sv(301) " "Verilog HDL syntax error at scoreboard.sv(301) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 301 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" scoreboard.sv(335) " "Verilog HDL syntax error at scoreboard.sv(335) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 335 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "k scoreboard.sv(335) " "Verilog HDL Declaration error at scoreboard.sv(335): identifier \"k\" is already declared in the present scope" {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 335 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" scoreboard.sv(355) " "Verilog HDL syntax error at scoreboard.sv(355) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 355 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" scoreboard.sv(387) " "Verilog HDL syntax error at scoreboard.sv(387) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 387 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i scoreboard.sv(387) " "Verilog HDL Declaration error at scoreboard.sv(387): identifier \"i\" is already declared in the present scope" {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 387 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" scoreboard.sv(399) " "Verilog HDL syntax error at scoreboard.sv(399) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 399 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "k scoreboard.sv(400) " "Verilog HDL Declaration error at scoreboard.sv(400): identifier \"k\" is already declared in the present scope" {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 400 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" scoreboard.sv(411) " "Verilog HDL syntax error at scoreboard.sv(411) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 411 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" scoreboard.sv(485) " "Verilog HDL syntax error at scoreboard.sv(485) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 485 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/scoreboard.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/scoreboard.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179017 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) store_buffer.sv(21) " "Verilog HDL syntax error at store_buffer.sv(21) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/store_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/store_buffer.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179017 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "store_buffer store_buffer.sv(17) " "Ignored design unit \"store_buffer\" at store_buffer.sv(17) due to previous errors" {  } { { "core/store_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/store_buffer.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/store_buffer.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/store_buffer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/amo_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/amo_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amo_buffer " "Found entity 1: amo_buffer" {  } { { "core/amo_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/amo_buffer.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179019 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) store_unit.sv(20) " "Verilog HDL syntax error at store_unit.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179020 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" store_unit.sv(322) " "Verilog HDL syntax error at store_unit.sv(322) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv" 322 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179020 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or \"(\" store_unit.sv(322) " "Verilog HDL syntax error at store_unit.sv(322) near text: \")\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv" 322 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179020 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" store_unit.sv(343) " "Verilog HDL syntax error at store_unit.sv(343) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv" 343 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179020 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "store_unit store_unit.sv(16) " "Ignored design unit \"store_unit\" at store_unit.sv(16) due to previous errors" {  } { { "core/store_unit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/store_unit.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/store_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/store_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179020 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) commit_stage.sv(20) " "Verilog HDL syntax error at commit_stage.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" commit_stage.sv(105) " "Verilog HDL syntax error at commit_stage.sv(105) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" commit_stage.sv(114) " "Verilog HDL syntax error at commit_stage.sv(114) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" commit_stage.sv(114) " "Verilog HDL syntax error at commit_stage.sv(114) near text: \"\|\|\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" commit_stage.sv(114) " "Verilog HDL syntax error at commit_stage.sv(114) near text: \"&&\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" commit_stage.sv(116) " "Verilog HDL syntax error at commit_stage.sv(116) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 116 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" commit_stage.sv(193) " "Verilog HDL syntax error at commit_stage.sv(193) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 193 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" commit_stage.sv(193) " "Verilog HDL syntax error at commit_stage.sv(193) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 193 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" commit_stage.sv(315) " "Verilog HDL syntax error at commit_stage.sv(315) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 315 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" commit_stage.sv(315) " "Verilog HDL syntax error at commit_stage.sv(315) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 315 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" commit_stage.sv(317) " "Verilog HDL syntax error at commit_stage.sv(317) near text: \"&&\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 317 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" commit_stage.sv(322) " "Verilog HDL syntax error at commit_stage.sv(322) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 322 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" commit_stage.sv(322) " "Verilog HDL syntax error at commit_stage.sv(322) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 322 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" commit_stage.sv(338) " "Verilog HDL syntax error at commit_stage.sv(338) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 338 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" commit_stage.sv(338) " "Verilog HDL syntax error at commit_stage.sv(338) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 338 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "commit_stage commit_stage.sv(16) " "Ignored design unit \"commit_stage\" at commit_stage.sv(16) due to previous errors" {  } { { "core/commit_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/commit_stage.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/commit_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/commit_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" wt_dcache_ctrl.sv(18) " "Verilog HDL syntax error at wt_dcache_ctrl.sv(18) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/wt_dcache_ctrl.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_ctrl.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/wt_dcache_ctrl.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_ctrl.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179023 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" wt_dcache_mem.sv(31) " "Verilog HDL syntax error at wt_dcache_mem.sv(31) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/wt_dcache_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_mem.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/wt_dcache_mem.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_mem.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" wt_dcache_missunit.sv(19) " "Verilog HDL syntax error at wt_dcache_missunit.sv(19) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/wt_dcache_missunit.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_missunit.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/wt_dcache_missunit.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_missunit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179025 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" wt_dcache_wbuffer.sv(54) " "Verilog HDL syntax error at wt_dcache_wbuffer.sv(54) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/wt_dcache_wbuffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache_wbuffer.sv" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/wt_dcache_wbuffer.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache_wbuffer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179026 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" wt_dcache.sv(18) " "Verilog HDL syntax error at wt_dcache.sv(18) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/wt_dcache.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_dcache.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/wt_dcache.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_dcache.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179027 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" cva6_icache.sv(30) " "Verilog HDL syntax error at cva6_icache.sv(30) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/cva6_icache.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_icache.sv" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/cva6_icache.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/cva6_icache.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179028 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" cva6_icache_axi_wrapper.sv(18) " "Verilog HDL syntax error at cva6_icache_axi_wrapper.sv(18) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/cva6_icache_axi_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_icache_axi_wrapper.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/cva6_icache_axi_wrapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/cva6_icache_axi_wrapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179029 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" wt_l15_adapter.sv(54) " "Verilog HDL syntax error at wt_l15_adapter.sv(54) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/wt_l15_adapter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_l15_adapter.sv" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/wt_l15_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_l15_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179029 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \";\" wt_cache_subsystem.sv(24) " "Verilog HDL syntax error at wt_cache_subsystem.sv(24) near text: \"import\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cache_subsystem/wt_cache_subsystem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/wt_cache_subsystem.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cache_subsystem/wt_cache_subsystem.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cache_subsystem/wt_cache_subsystem.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179030 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) clint.sv(25) " "Verilog HDL syntax error at clint.sv(25) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand clint.sv(99) " "Verilog HDL syntax error at clint.sv(99) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \",\" clint.sv(100) " "Verilog HDL syntax error at clint.sv(100) near text: \"\]\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" clint.sv(104) " "Verilog HDL syntax error at clint.sv(104) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 104 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \",\" clint.sv(104) " "Verilog HDL syntax error at clint.sv(104) near text: \"\]\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 104 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" clint.sv(116) " "Verilog HDL syntax error at clint.sv(116) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 116 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand clint.sv(138) " "Verilog HDL syntax error at clint.sv(138) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \",\" clint.sv(139) " "Verilog HDL syntax error at clint.sv(139) near text: \"\]\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 139 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179031 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" clint.sv(146) " "Verilog HDL syntax error at clint.sv(146) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 146 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179032 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \",\" clint.sv(146) " "Verilog HDL syntax error at clint.sv(146) near text: \"\]\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 146 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179032 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" clint.sv(160) " "Verilog HDL syntax error at clint.sv(160) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 160 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179032 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clint clint.sv(19) " "Ignored design unit \"clint\" at clint.sv(19) due to previous errors" {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179032 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clint_sync_wedge clint.sv(240) " "Ignored design unit \"clint_sync_wedge\" at clint.sv(240) due to previous errors" {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 240 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179032 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clint_sync clint.sv(274) " "Ignored design unit \"clint_sync\" at clint.sv(274) due to previous errors" {  } { { "corev_apu/clint/clint.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/clint.sv" 274 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/clint/clint.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/clint/clint.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179032 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) axi_lite_interface.sv(20) " "Verilog HDL syntax error at axi_lite_interface.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/clint/axi_lite_interface.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/axi_lite_interface.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179033 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "axi_lite_interface axi_lite_interface.sv(16) " "Ignored design unit \"axi_lite_interface\" at axi_lite_interface.sv(16) due to previous errors" {  } { { "corev_apu/clint/axi_lite_interface.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/clint/axi_lite_interface.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/clint/axi_lite_interface.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/clint/axi_lite_interface.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/debug_rom/debug_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/debug_rom/debug_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_rom " "Found entity 1: debug_rom" {  } { { "corev_apu/riscv-dbg/debug_rom/debug_rom.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/debug_rom/debug_rom.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179034 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand dm_csrs.sv(294) " "Verilog HDL syntax error at dm_csrs.sv(294) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_csrs.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv" 294 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179035 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" dm_csrs.sv(312) " "Verilog HDL syntax error at dm_csrs.sv(312) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_csrs.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv" 312 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179035 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand dm_csrs.sv(360) " "Verilog HDL syntax error at dm_csrs.sv(360) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_csrs.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv" 360 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179036 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" dm_csrs.sv(418) " "Verilog HDL syntax error at dm_csrs.sv(418) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_csrs.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv" 418 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179036 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\" dm_csrs.sv(560) " "Verilog HDL syntax error at dm_csrs.sv(560) near text: \"\[\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_csrs.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv" 560 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179036 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dm_csrs dm_csrs.sv(18) " "Ignored design unit \"dm_csrs\" at dm_csrs.sv(18) due to previous errors" {  } { { "corev_apu/riscv-dbg/src/dm_csrs.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_csrs.sv" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dm_csrs.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dm_csrs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179036 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" dm_mem.sv(210) " "Verilog HDL syntax error at dm_mem.sv(210) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 210 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179037 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand dm_mem.sv(242) " "Verilog HDL syntax error at dm_mem.sv(242) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 242 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179037 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" dm_mem.sv(259) " "Verilog HDL syntax error at dm_mem.sv(259) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 259 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179037 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand dm_mem.sv(272) " "Verilog HDL syntax error at dm_mem.sv(272) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 272 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" dm_mem.sv(294) " "Verilog HDL syntax error at dm_mem.sv(294) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 294 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" dm_mem.sv(303) " "Verilog HDL syntax error at dm_mem.sv(303) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 303 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" dm_mem.sv(309) " "Verilog HDL syntax error at dm_mem.sv(309) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 309 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" dm_mem.sv(315) " "Verilog HDL syntax error at dm_mem.sv(315) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 315 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" dm_mem.sv(476) " "Verilog HDL syntax error at dm_mem.sv(476) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 476 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "go Go dm_mem.sv(88) " "Verilog HDL Declaration information at dm_mem.sv(88): object \"go\" differs only in case from object \"Go\" in the same scope" {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "resume Resume dm_mem.sv(88) " "Verilog HDL Declaration information at dm_mem.sv(88): object \"resume\" differs only in case from object \"Resume\" in the same scope" {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dm_mem dm_mem.sv(19) " "Ignored design unit \"dm_mem\" at dm_mem.sv(19) due to previous errors" {  } { { "corev_apu/riscv-dbg/src/dm_mem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_mem.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dm_mem.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dm_mem.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_top " "Found entity 1: dm_top" {  } { { "corev_apu/riscv-dbg/src/dm_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_top.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dmi_cdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dmi_cdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmi_cdc " "Found entity 1: dmi_cdc" {  } { { "corev_apu/riscv-dbg/src/dmi_cdc.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_cdc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179041 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" dmi_jtag.sv(164) " "Verilog HDL syntax error at dmi_jtag.sv(164) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dmi_jtag.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag.sv" 164 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179042 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" dmi_jtag.sv(164) " "Verilog HDL syntax error at dmi_jtag.sv(164) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/riscv-dbg/src/dmi_jtag.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag.sv" 164 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179042 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dmi_jtag dmi_jtag.sv(19) " "Ignored design unit \"dmi_jtag\" at dmi_jtag.sv(19) due to previous errors" {  } { { "corev_apu/riscv-dbg/src/dmi_jtag.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dmi_jtag.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/riscv-dbg/src/dmi_jtag.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dm_sba.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dm_sba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_sba " "Found entity 1: dm_sba" {  } { { "corev_apu/riscv-dbg/src/dm_sba.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dm_sba.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/riscv-dbg/src/dmi_jtag_tap.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/riscv-dbg/src/dmi_jtag_tap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmi_jtag_tap " "Found entity 1: dmi_jtag_tap" {  } { { "corev_apu/riscv-dbg/src/dmi_jtag_tap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/openpiton/riscv_peripherals.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/openpiton/riscv_peripherals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_peripherals " "Found entity 1: riscv_peripherals" {  } { { "corev_apu/openpiton/riscv_peripherals.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/openpiton/riscv_peripherals.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179047 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ariane_verilog_wrap.sv(129) " "Verilog HDL syntax error at ariane_verilog_wrap.sv(129) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/openpiton/ariane_verilog_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/openpiton/ariane_verilog_wrap.sv" 129 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179048 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ariane_verilog_wrap ariane_verilog_wrap.sv(16) " "Ignored design unit \"ariane_verilog_wrap\" at ariane_verilog_wrap.sv(16) due to previous errors" {  } { { "corev_apu/openpiton/ariane_verilog_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/openpiton/ariane_verilog_wrap.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/openpiton/ariane_verilog_wrap.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/openpiton/ariane_verilog_wrap.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179048 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" rv_plic_target.sv(44) " "Verilog HDL syntax error at rv_plic_target.sv(44) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/rv_plic/rtl/rv_plic_target.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179049 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rv_plic_target.sv(73) " "Verilog HDL syntax error at rv_plic_target.sv(73) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/rv_plic/rtl/rv_plic_target.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179049 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" rv_plic_target.sv(122) " "Verilog HDL syntax error at rv_plic_target.sv(122) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/rv_plic/rtl/rv_plic_target.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179049 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rv_plic_target rv_plic_target.sv(10) " "Ignored design unit \"rv_plic_target\" at rv_plic_target.sv(10) due to previous errors" {  } { { "corev_apu/rv_plic/rtl/rv_plic_target.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_target.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/rv_plic/rtl/rv_plic_target.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/rv_plic_target.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/rv_plic/rtl/rv_plic_gateway.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/rv_plic/rtl/rv_plic_gateway.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rv_plic_gateway " "Found entity 1: rv_plic_gateway" {  } { { "corev_apu/rv_plic/rtl/rv_plic_gateway.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/rv_plic_gateway.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) plic_regmap.sv(3) " "Verilog HDL syntax error at plic_regmap.sv(3) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/rv_plic/rtl/plic_regmap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_regmap.sv" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179051 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "plic_regs plic_regmap.sv(2) " "Ignored design unit \"plic_regs\" at plic_regmap.sv(2) due to previous errors" {  } { { "corev_apu/rv_plic/rtl/plic_regmap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_regmap.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/rv_plic/rtl/plic_regmap.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/plic_regmap.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) plic_top.sv(20) " "Verilog HDL syntax error at plic_top.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179053 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" plic_top.sv(74) " "Verilog HDL syntax error at plic_top.sv(74) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179053 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" plic_top.sv(131) " "Verilog HDL syntax error at plic_top.sv(131) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 131 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179053 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i plic_top.sv(131) " "Verilog HDL Declaration error at plic_top.sv(131): identifier \"i\" is already declared in the present scope" {  } { { "corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179053 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i plic_top.sv(135) " "Verilog HDL Declaration error at plic_top.sv(135): identifier \"i\" is already declared in the present scope" {  } { { "corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 135 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179053 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "plic_top plic_top.sv(15) " "Ignored design unit \"plic_top\" at plic_top.sv(15) due to previous errors" {  } { { "corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/rv_plic/rtl/plic_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file corev_apu/rv_plic/rtl/plic_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi2apb_wrap " "Found entity 1: axi2apb_wrap" {  } { { "corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi2apb/src/axi2apb.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi2apb/src/axi2apb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi2apb " "Found entity 1: axi2apb" {  } { { "corev_apu/fpga/src/axi2apb/src/axi2apb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi2apb/src/axi2apb.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi2apb_64_32 " "Found entity 1: axi2apb_64_32" {  } { { "corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_w_buffer " "Found entity 1: axi_w_buffer" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_b_buffer " "Found entity 1: axi_b_buffer" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_slice_wrap " "Found entity 1: axi_slice_wrap" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_slice " "Found entity 1: axi_slice" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_slice.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_slice.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_single_slice " "Found entity 1: axi_single_slice" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ar_buffer " "Found entity 1: axi_ar_buffer" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_r_buffer " "Found entity 1: axi_r_buffer" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_aw_buffer " "Found entity 1: axi_aw_buffer" {  } { { "corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/register_interface/src/apb_to_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/register_interface/src/apb_to_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_to_reg " "Found entity 1: apb_to_reg" {  } { { "corev_apu/register_interface/src/apb_to_reg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/register_interface/src/apb_to_reg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corev_apu/register_interface/src/reg_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file corev_apu/register_interface/src/reg_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_BUS " "Found entity 1: REG_BUS" {  } { { "corev_apu/register_interface/src/reg_intf.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/register_interface/src/reg_intf.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179070 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "control_mvp.sv(2344) " "Verilog HDL error at control_mvp.sv(2344): this block requires a name" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2344 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179076 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "control_mvp.sv(2342) " "Verilog HDL error at control_mvp.sv(2342): this block requires a name" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2342 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1726892179076 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_mvp control_mvp.sv(43) " "Ignored design unit \"control_mvp\" at control_mvp.sv(43) due to previous errors" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 1 0 " "Found 1 design units, including 0 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 defs_div_sqrt_mvp (SystemVerilog) " "Found design unit 1: defs_div_sqrt_mvp (SystemVerilog)" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sqrt_mvp_wrapper " "Found entity 1: div_sqrt_mvp_wrapper" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sqrt_top_mvp " "Found entity 1: div_sqrt_top_mvp" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iteration_div_sqrt_mvp " "Found entity 1: iteration_div_sqrt_mvp" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norm_div_sqrt_mvp " "Found entity 1: norm_div_sqrt_mvp" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nrbd_nrsc_mvp " "Found entity 1: nrbd_nrsc_mvp" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 preprocess_mvp " "Found entity 1: preprocess_mvp" {  } { { "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179089 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(47) " "Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 47 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179090 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(125) " "Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 125 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179090 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_cast_multi.sv(24) " "Verilog HDL syntax error at fpnew_cast_multi.sv(24) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_cast_multi.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_cast_multi.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_cast_multi.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179090 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) fpnew_classifier.sv(20) " "Verilog HDL syntax error at fpnew_classifier.sv(20) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_classifier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_classifier.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_classifier.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_classifier.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179091 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(47) " "Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 47 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179092 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(125) " "Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 125 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179092 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_divsqrt_multi.sv(23) " "Verilog HDL syntax error at fpnew_divsqrt_multi.sv(23) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_divsqrt_multi.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_divsqrt_multi.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_divsqrt_multi.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179092 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(47) " "Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 47 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179093 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(125) " "Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 125 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179093 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_fma_multi.sv(22) " "Verilog HDL syntax error at fpnew_fma_multi.sv(22) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma_multi.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_fma_multi.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_fma_multi.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179094 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(47) " "Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 47 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179095 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(125) " "Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 125 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179095 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_fma.sv(22) " "Verilog HDL syntax error at fpnew_fma.sv(22) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_fma.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_fma.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_fma.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179095 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(47) " "Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 47 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179096 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(125) " "Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 125 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179096 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_noncomp.sv(22) " "Verilog HDL syntax error at fpnew_noncomp.sv(22) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_noncomp.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_noncomp.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_noncomp.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179096 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_opgroup_block.sv(26) " "Verilog HDL syntax error at fpnew_opgroup_block.sv(26) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_opgroup_block.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_block.sv" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179097 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) fpnew_opgroup_block.sv(29) " "Verilog HDL syntax error at fpnew_opgroup_block.sv(29) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_opgroup_block.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_block.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_opgroup_block.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_opgroup_block.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179097 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_opgroup_fmt_slice.sv(24) " "Verilog HDL syntax error at fpnew_opgroup_fmt_slice.sv(24) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_opgroup_fmt_slice.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179098 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) fpnew_opgroup_fmt_slice.sv(27) " "Verilog HDL syntax error at fpnew_opgroup_fmt_slice.sv(27) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_opgroup_fmt_slice.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_opgroup_fmt_slice.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_opgroup_fmt_slice.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179098 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(47) " "Verilog HDL Macro Definition syntax error at registers.svh(47): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 47 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179099 ""}
{ "Error" "EVRFX_VERI_BAD_CHAR_MACRO_PARM" "= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST) registers.svh(125) " "Verilog HDL Macro Definition syntax error at registers.svh(125): illegal character in macro parameter near \"= `REG_DFLT_CLK, __arst_n = `REG_DFLT_RST)\"" {  } { { "common_cells/registers.svh" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/include/common_cells/registers.svh" 125 0 0 } }  } 0 10115 "Verilog HDL Macro Definition syntax error at %2!s!: illegal character in macro parameter near \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726892179099 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_opgroup_multifmt_slice.sv(27) " "Verilog HDL syntax error at fpnew_opgroup_multifmt_slice.sv(27) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cvfpu/src/fpnew_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpnew_rounding " "Found entity 1: fpnew_rounding" {  } { { "core/cvfpu/src/fpnew_rounding.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_rounding.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179101 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) fpnew_top.sv(20) " "Verilog HDL syntax error at fpnew_top.sv(20) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_top.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179101 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) fpnew_top.sv(24) " "Verilog HDL syntax error at fpnew_top.sv(24) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvfpu/src/fpnew_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_top.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179101 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Features fpnew_top.sv(24) " "Verilog HDL Declaration error at fpnew_top.sv(24): identifier \"Features\" is already declared in the present scope" {  } { { "core/cvfpu/src/fpnew_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_top.sv" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1726892179101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvfpu/src/fpnew_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvfpu/src/fpnew_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179102 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" pmp.sv(32) " "Verilog HDL syntax error at pmp.sv(32) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/pmp/src/pmp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179102 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" pmp.sv(51) " "Verilog HDL syntax error at pmp.sv(51) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/pmp/src/pmp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179102 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" pmp.sv(76) " "Verilog HDL syntax error at pmp.sv(76) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/pmp/src/pmp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179103 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pmp pmp.sv(15) " "Ignored design unit \"pmp\" at pmp.sv(15) due to previous errors" {  } { { "core/pmp/src/pmp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pmp/src/pmp.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/pmp/src/pmp.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pmp/src/pmp_entry.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/pmp/src/pmp_entry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pmp_entry " "Found entity 1: pmp_entry" {  } { { "core/pmp/src/pmp_entry.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp_entry.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/local/util/instr_tracer.sv 0 0 " "Found 0 design units, including 0 entities, in source file common/local/util/instr_tracer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179105 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cvxif_example_coprocessor.sv(16) " "Verilog HDL syntax error at cvxif_example_coprocessor.sv(16) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvxif_example/cvxif_example_coprocessor.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/cvxif_example_coprocessor.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179106 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cvxif_example_coprocessor cvxif_example_coprocessor.sv(10) " "Ignored design unit \"cvxif_example_coprocessor\" at cvxif_example_coprocessor.sv(10) due to previous errors" {  } { { "core/cvxif_example/cvxif_example_coprocessor.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/cvxif_example_coprocessor.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvxif_example/cvxif_example_coprocessor.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvxif_example/cvxif_example_coprocessor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179106 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) instr_decoder.sv(11) " "Verilog HDL syntax error at instr_decoder.sv(11) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvxif_example/instr_decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179107 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) instr_decoder.sv(16) " "Verilog HDL syntax error at instr_decoder.sv(16) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvxif_example/instr_decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179107 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" instr_decoder.sv(43) " "Verilog HDL syntax error at instr_decoder.sv(43) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvxif_example/instr_decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179107 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instr_decoder instr_decoder.sv(10) " "Ignored design unit \"instr_decoder\" at instr_decoder.sv(10) due to previous errors" {  } { { "core/cvxif_example/instr_decoder.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/instr_decoder.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvxif_example/instr_decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvxif_example/instr_decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vendor/pulp-platform/common_cells/src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "vendor/pulp-platform/common_cells/src/counter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/counter.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726892179108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" delta_counter.sv(29) " "Verilog HDL syntax error at delta_counter.sv(29) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/delta_counter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/delta_counter.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" delta_counter.sv(45) " "Verilog HDL syntax error at delta_counter.sv(45) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vendor/pulp-platform/common_cells/src/delta_counter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/delta_counter.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179109 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "delta_counter delta_counter.sv(13) " "Ignored design unit \"delta_counter\" at delta_counter.sv(13) due to previous errors" {  } { { "vendor/pulp-platform/common_cells/src/delta_counter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/common_cells/src/delta_counter.sv" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendor/pulp-platform/common_cells/src/delta_counter.sv 0 0 " "Found 0 design units, including 0 entities, in source file vendor/pulp-platform/common_cells/src/delta_counter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) cvxif_fu.sv(18) " "Verilog HDL syntax error at cvxif_fu.sv(18) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/cvxif_fu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_fu.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1726892179110 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cvxif_fu cvxif_fu.sv(14) " "Ignored design unit \"cvxif_fu\" at cvxif_fu.sv(14) due to previous errors" {  } { { "core/cvxif_fu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_fu.sv" 14 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1726892179110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cvxif_fu.sv 0 0 " "Found 0 design units, including 0 entities, in source file core/cvxif_fu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/tools/C/eegr-463/idris.somoye/test_clone/output_files/ariane_cyclone.map.smsg " "Generated suppressed messages file /tools/C/eegr-463/idris.somoye/test_clone/output_files/ariane_cyclone.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 556 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 556 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726892179199 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 21 00:16:19 2024 " "Processing ended: Sat Sep 21 00:16:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726892179199 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726892179199 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726892179199 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892179199 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 558 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 558 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726892181982 ""}
