INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sources_1/new/CarrySelect16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarrySelect16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sources_1/new/carrySelectaddder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrySelectaddder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sources_1/new/tRipplecarry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripplecarry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sim_1/new/Test16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test16
