Loading plugins phase: Elapsed time ==> 0s.672ms
Initializing data phase: Elapsed time ==> 3s.669ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -d CY8C4245AXI-483 -s C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (BLUE_IntClock's accuracy range '76.677 kHz ? 2.000%, (75.144 kHz - 78.211 kHz)' is not within the specified tolerance range '76.800 kHz ? 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cydwr (BLUE_IntClock)

ADD: sdb.M0061: information: Info from component: ADC_ACCELEROMETER. The actual sample rate (18518 SPS) differs from the desired sample rate (18474 SPS) due to the clock configuration in the DWR.
 * C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\TopDesign\TopDesign.cysch (Instance: ADC_ACCELEROMETER)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 20s.127ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.566ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoc4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSoc4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSoc4_Main.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 22 18:54:16 2013


======================================================================
Compiling:  PSoc4_Main.v
Program  :   vpp
Options  :    -yv2 -q10 PSoc4_Main.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 22 18:54:16 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoc4_Main.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoc4_Main.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 22 18:54:18 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoc4_Main.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 22 18:54:20 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_226
	\PSOC5:Net_427\
	\PSOC5:Net_373\
	\PSOC5:Net_452\
	\ADC_ACCELEROMETER:Net_3093\
	\ADC_ACCELEROMETER:Net_3090\
	\BLUE:BUART:reset_sr\
	Net_507
	\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_503
	\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:xeq\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:xlt\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:xlte\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:xgt\
	\BLUE:BUART:sRX:MODULE_5:g1:a0:xgte\
	\BLUE:BUART:sRX:MODULE_5:lt\
	\BLUE:BUART:sRX:MODULE_5:eq\
	\BLUE:BUART:sRX:MODULE_5:gt\
	\BLUE:BUART:sRX:MODULE_5:gte\
	\BLUE:BUART:sRX:MODULE_5:lte\
	Net_607
	Net_608
	Net_609
	Net_610
	Net_611


Deleted 37 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \PSOC5:tmpOE__rx_net_0\
Aliasing \PSOC5:tmpOE__tx_net_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \PSOC5:Net_436\ to zero
Aliasing \PSOC5:Net_449\ to zero
Aliasing \PSOC5:Net_433\ to zero
Aliasing \PSOC5:Net_459\ to zero
Aliasing tmpOE__Vin_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \ADC_ACCELEROMETER:Net_26\ to zero
Aliasing \ADC_ACCELEROMETER:Net_1963_1\ to zero
Aliasing \ADC_ACCELEROMETER:Net_1963_0\ to zero
Aliasing \ADC_ACCELEROMETER:Net_11\ to zero
Aliasing \ADC_ACCELEROMETER:Net_14\ to zero
Aliasing \ADC_ACCELEROMETER:Net_13\ to zero
Aliasing \ADC_ACCELEROMETER:soc\ to zero
Aliasing \ADC_ACCELEROMETER:Net_15\ to zero
Aliasing tmpOE__Vin_Y_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Vin_Z_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing Net_494 to zero
Aliasing \BLUE:BUART:tx_hd_send_break\ to zero
Aliasing \BLUE:BUART:HalfDuplexSend\ to zero
Aliasing \BLUE:BUART:FinalParityType_1\ to zero
Aliasing \BLUE:BUART:FinalParityType_0\ to zero
Aliasing \BLUE:BUART:FinalAddrMode_2\ to zero
Aliasing \BLUE:BUART:FinalAddrMode_1\ to zero
Aliasing \BLUE:BUART:FinalAddrMode_0\ to zero
Aliasing \BLUE:BUART:tx_ctrl_mark\ to zero
Aliasing \BLUE:BUART:tx_status_6\ to zero
Aliasing \BLUE:BUART:tx_status_5\ to zero
Aliasing \BLUE:BUART:tx_status_4\ to zero
Aliasing \BLUE:BUART:rx_count7_bit8_wire\ to zero
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN2_1\ to \BLUE:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN2_0\ to \BLUE:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN3_1\ to \BLUE:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN3_0\ to \BLUE:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \BLUE:BUART:rx_status_1\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Blue_Rx_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Blue_Tx_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \IDAC_1:Net_3\ to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Buzz_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Pin_RedLED_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \OutStatus:clk\ to zero
Aliasing \OutStatus:rst\ to zero
Aliasing tmpOE__Pin_BlueLED_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Pin_GreenLED_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing Net_504D to zero
Aliasing \BLUE:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire \PSOC5:Net_237\[1] = \PSOC5:Net_284\[27]
Removing Rhs of wire \PSOC5:Net_244\[3] = \PSOC5:Net_379\[21]
Removing Lhs of wire \PSOC5:Net_410\[6] = zero[20]
Removing Lhs of wire \PSOC5:Net_89\[12] = zero[20]
Removing Lhs of wire \PSOC5:Net_430\[14] = zero[20]
Removing Lhs of wire \PSOC5:Net_413\[15] = zero[20]
Removing Rhs of wire one[24] = \PSOC5:tmpOE__rx_net_0\[19]
Removing Lhs of wire \PSOC5:tmpOE__tx_net_0\[31] = one[24]
Removing Lhs of wire \PSOC5:Net_436\[36] = zero[20]
Removing Lhs of wire \PSOC5:Net_449\[37] = zero[20]
Removing Lhs of wire \PSOC5:Net_433\[38] = zero[20]
Removing Lhs of wire \PSOC5:Net_459\[42] = zero[20]
Removing Lhs of wire tmpOE__Vin_net_0[44] = one[24]
Removing Rhs of wire \ADC_ACCELEROMETER:Net_17\[55] = \ADC_ACCELEROMETER:Net_1845\[85]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_26\[77] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_1963_1\[78] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_1963_0\[79] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_11\[80] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_14\[81] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_13\[82] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:soc\[83] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_15\[84] = zero[20]
Removing Lhs of wire tmpOE__Vin_Y_net_0[267] = one[24]
Removing Lhs of wire tmpOE__Vin_Z_net_0[273] = one[24]
Removing Rhs of wire Net_506[279] = \BLUE:BUART:tx_interrupt_out\[300]
Removing Lhs of wire \BLUE:Net_61\[282] = \BLUE:Net_9\[281]
Removing Lhs of wire Net_494[286] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_hd_send_break\[287] = zero[20]
Removing Lhs of wire \BLUE:BUART:HalfDuplexSend\[288] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalParityType_1\[289] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalParityType_0\[290] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalAddrMode_2\[291] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalAddrMode_1\[292] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalAddrMode_0\[293] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_ctrl_mark\[294] = zero[20]
Removing Lhs of wire \BLUE:BUART:reset_reg_dp\[295] = \BLUE:BUART:reset_reg\[285]
Removing Lhs of wire \BLUE:BUART:tx_status_6\[355] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_status_5\[356] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_status_4\[357] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_status_1\[359] = \BLUE:BUART:tx_fifo_empty\[320]
Removing Lhs of wire \BLUE:BUART:tx_status_3\[361] = \BLUE:BUART:tx_fifo_notfull\[319]
Removing Lhs of wire \BLUE:BUART:rx_count7_bit8_wire\[420] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[428] = \BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[439]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[430] = \BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[440]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[431] = \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[456]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[432] = \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[470]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[433] = \BLUE:BUART:sRX:s23Poll:MODIN1_1\[434]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN1_1\[434] = \BLUE:BUART:pollcount_1\[426]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[435] = \BLUE:BUART:sRX:s23Poll:MODIN1_0\[436]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN1_0\[436] = \BLUE:BUART:pollcount_0\[429]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[442] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[443] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[444] = \BLUE:BUART:pollcount_1\[426]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN2_1\[445] = \BLUE:BUART:pollcount_1\[426]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[446] = \BLUE:BUART:pollcount_0\[429]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN2_0\[447] = \BLUE:BUART:pollcount_0\[429]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[448] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[449] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[450] = \BLUE:BUART:pollcount_1\[426]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[451] = \BLUE:BUART:pollcount_0\[429]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[452] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[453] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[458] = \BLUE:BUART:pollcount_1\[426]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN3_1\[459] = \BLUE:BUART:pollcount_1\[426]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[460] = \BLUE:BUART:pollcount_0\[429]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN3_0\[461] = \BLUE:BUART:pollcount_0\[429]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[462] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[463] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[464] = \BLUE:BUART:pollcount_1\[426]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[465] = \BLUE:BUART:pollcount_0\[429]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[466] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[467] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_status_1\[474] = zero[20]
Removing Rhs of wire \BLUE:BUART:rx_status_2\[475] = \BLUE:BUART:rx_parity_error_status\[476]
Removing Rhs of wire \BLUE:BUART:rx_status_3\[477] = \BLUE:BUART:rx_stop_bit_error\[478]
Removing Lhs of wire \BLUE:BUART:sRX:cmp_vv_vv_MODGEN_4\[488] = \BLUE:BUART:sRX:MODULE_4:g2:a0:lta_0\[537]
Removing Lhs of wire \BLUE:BUART:sRX:cmp_vv_vv_MODGEN_5\[492] = \BLUE:BUART:sRX:MODULE_5:g1:a0:xneq\[559]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_6\[493] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_5\[494] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_4\[495] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_3\[496] = \BLUE:BUART:sRX:MODIN4_6\[497]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN4_6\[497] = \BLUE:BUART:rx_count_6\[415]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_2\[498] = \BLUE:BUART:sRX:MODIN4_5\[499]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN4_5\[499] = \BLUE:BUART:rx_count_5\[416]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_1\[500] = \BLUE:BUART:sRX:MODIN4_4\[501]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN4_4\[501] = \BLUE:BUART:rx_count_4\[417]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newa_0\[502] = \BLUE:BUART:sRX:MODIN4_3\[503]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN4_3\[503] = \BLUE:BUART:rx_count_3\[418]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_6\[504] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_5\[505] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_4\[506] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_3\[507] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_2\[508] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_1\[509] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:newb_0\[510] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:dataa_6\[511] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:dataa_5\[512] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:dataa_4\[513] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:dataa_3\[514] = \BLUE:BUART:rx_count_6\[415]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:dataa_2\[515] = \BLUE:BUART:rx_count_5\[416]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:dataa_1\[516] = \BLUE:BUART:rx_count_4\[417]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:dataa_0\[517] = \BLUE:BUART:rx_count_3\[418]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:datab_6\[518] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:datab_5\[519] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:datab_4\[520] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:datab_3\[521] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:datab_2\[522] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:datab_1\[523] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_4:g2:a0:datab_0\[524] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:newa_0\[539] = \BLUE:BUART:rx_postpoll\[374]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:newb_0\[540] = \BLUE:BUART:rx_parity_bit\[491]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:dataa_0\[541] = \BLUE:BUART:rx_postpoll\[374]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:datab_0\[542] = \BLUE:BUART:rx_parity_bit\[491]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[543] = \BLUE:BUART:rx_postpoll\[374]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[544] = \BLUE:BUART:rx_parity_bit\[491]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[546] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[547] = \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[545]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[548] = \BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[545]
Removing Lhs of wire tmpOE__Blue_Rx_net_0[570] = one[24]
Removing Lhs of wire tmpOE__Blue_Tx_net_0[575] = one[24]
Removing Lhs of wire \IDAC_1:Net_3\[582] = one[24]
Removing Lhs of wire tmpOE__Buzz_net_0[584] = one[24]
Removing Lhs of wire tmpOE__Pin_RedLED_net_0[590] = one[24]
Removing Rhs of wire Net_556[591] = \OutStatus:control_out_0\[604]
Removing Rhs of wire Net_556[591] = \OutStatus:control_0\[627]
Removing Lhs of wire \OutStatus:clk\[602] = zero[20]
Removing Lhs of wire \OutStatus:rst\[603] = zero[20]
Removing Rhs of wire Net_577[605] = \OutStatus:control_out_1\[606]
Removing Rhs of wire Net_577[605] = \OutStatus:control_1\[626]
Removing Rhs of wire Net_606[607] = \OutStatus:control_out_2\[608]
Removing Rhs of wire Net_606[607] = \OutStatus:control_2\[625]
Removing Lhs of wire tmpOE__Pin_BlueLED_net_0[635] = one[24]
Removing Lhs of wire tmpOE__Pin_GreenLED_net_0[641] = one[24]
Removing Lhs of wire \BLUE:BUART:reset_reg\\D\[652] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_bitclk\\D\[657] = \BLUE:BUART:tx_bitclk_enable_pre\[306]
Removing Lhs of wire Net_504D[658] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_bitclk\\D\[667] = \BLUE:BUART:rx_bitclk_pre\[409]
Removing Lhs of wire \BLUE:BUART:rx_parity_error_pre\\D\[676] = \BLUE:BUART:rx_parity_error_pre\[486]
Removing Lhs of wire \BLUE:BUART:rx_break_status\\D\[677] = zero[20]

------------------------------------------------------
Aliased 0 equations, 139 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\BLUE:BUART:counter_load\' (cost = 3):
\BLUE:BUART:counter_load\ <= ((not \BLUE:BUART:tx_state_1\ and not \BLUE:BUART:tx_state_0\ and \BLUE:BUART:tx_bitclk\)
	OR (not \BLUE:BUART:tx_state_1\ and not \BLUE:BUART:tx_state_0\ and not \BLUE:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\BLUE:BUART:tx_counter_tc\' (cost = 0):
\BLUE:BUART:tx_counter_tc\ <= (not \BLUE:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\BLUE:BUART:rx_addressmatch\' (cost = 0):
\BLUE:BUART:rx_addressmatch\ <= (\BLUE:BUART:rx_addressmatch2\
	OR \BLUE:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\BLUE:BUART:rx_bitclk_pre\' (cost = 1):
\BLUE:BUART:rx_bitclk_pre\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\ and not \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:rx_bitclk_pre16x\' (cost = 0):
\BLUE:BUART:rx_bitclk_pre16x\ <= ((not \BLUE:BUART:rx_count_2\ and \BLUE:BUART:rx_count_1\ and \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:rx_poll_bit1\' (cost = 1):
\BLUE:BUART:rx_poll_bit1\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\ and \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:rx_poll_bit2\' (cost = 1):
\BLUE:BUART:rx_poll_bit2\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\ and not \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:pollingrange\' (cost = 4):
\BLUE:BUART:pollingrange\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLUE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \BLUE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\BLUE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \BLUE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\BLUE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\BLUE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_4\)
	OR (not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\BLUE:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\BLUE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\BLUE:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_4\)
	OR (not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \BLUE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\BLUE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \BLUE:BUART:pollcount_0\ and \BLUE:BUART:pollcount_1\)
	OR (not \BLUE:BUART:pollcount_1\ and \BLUE:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BLUE:BUART:rx_postpoll\' (cost = 72):
\BLUE:BUART:rx_postpoll\ <= (\BLUE:BUART:pollcount_1\
	OR (Net_472 and \BLUE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \BLUE:BUART:pollcount_1\ and not Net_472 and not \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\ and not \BLUE:BUART:rx_parity_bit\)
	OR (\BLUE:BUART:pollcount_1\ and \BLUE:BUART:rx_parity_bit\)
	OR (Net_472 and \BLUE:BUART:pollcount_0\ and \BLUE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\BLUE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \BLUE:BUART:pollcount_1\ and not Net_472 and not \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\ and not \BLUE:BUART:rx_parity_bit\)
	OR (\BLUE:BUART:pollcount_1\ and \BLUE:BUART:rx_parity_bit\)
	OR (Net_472 and \BLUE:BUART:pollcount_0\ and \BLUE:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BLUE:BUART:rx_status_0\ to zero
Aliasing \BLUE:BUART:rx_status_6\ to zero
Aliasing \BLUE:BUART:rx_markspace_status\\D\ to zero
Aliasing \BLUE:BUART:rx_parity_error_status\\D\ to zero
Aliasing \BLUE:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \BLUE:BUART:rx_bitclk_enable\[373] = \BLUE:BUART:rx_bitclk\[421]
Removing Lhs of wire \BLUE:BUART:rx_status_0\[472] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_status_6\[481] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_ctrl_mark_last\\D\[659] = \BLUE:BUART:tx_ctrl_mark_last\[364]
Removing Lhs of wire \BLUE:BUART:rx_markspace_status\\D\[671] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_parity_error_status\\D\[672] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_addr_match_status\\D\[674] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_markspace_pre\\D\[675] = \BLUE:BUART:rx_markspace_pre\[485]
Removing Lhs of wire \BLUE:BUART:rx_parity_bit\\D\[680] = \BLUE:BUART:rx_parity_bit\[491]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\BLUE:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \BLUE:BUART:rx_parity_bit\ and Net_472 and \BLUE:BUART:pollcount_0\)
	OR (not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\ and \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:pollcount_1\ and not Net_472 and \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:rx_parity_bit\ and \BLUE:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.593ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Sunday, 22 December 2013 18:54:22
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -d CY8C4245AXI-483 PSoc4_Main.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_504 from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_504:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_markspace_status\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_ACCELEROMETER_intClock'. Signal=\ADC_ACCELEROMETER:Net_17_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'PSOC5_SCBCLK'. Signal=\PSOC5:Net_237_ff2\
    Digital Clock 0: Automatic-assigning  clock 'BLUE_IntClock'. Fanout=1, Signal=\BLUE:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \BLUE:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\BLUE:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \BLUE:BUART:tx_parity_bit\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:tx_parity_bit\ (fanout=0)

    Removing \BLUE:BUART:tx_mark\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:tx_mark\ (fanout=0)

    Removing \BLUE:BUART:tx_ctrl_mark_last\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \BLUE:BUART:rx_state_1\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_state_1\ (fanout=8)

    Removing \BLUE:BUART:rx_parity_error_pre\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \BLUE:BUART:rx_parity_bit\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_parity_bit\ (fanout=0)

    Removing \BLUE:BUART:rx_markspace_pre\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Blue_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue_Rx(0)__PA ,
            fb => Net_472 ,
            pad => Blue_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Blue_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue_Tx(0)__PA ,
            input => Net_467 ,
            pad => Blue_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzz(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzz(0)__PA ,
            analog_term => Net_513 ,
            pad => Buzz(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_BlueLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BlueLED(0)__PA ,
            input => Net_577 ,
            annotation => Net_13 ,
            pad => Pin_BlueLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_GreenLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_GreenLED(0)__PA ,
            input => Net_606 ,
            annotation => Net_629 ,
            pad => Pin_GreenLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RedLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RedLED(0)__PA ,
            input => Net_556 ,
            annotation => Net_56 ,
            pad => Pin_RedLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin(0)__PA ,
            analog_term => Net_31 ,
            pad => Vin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_Y(0)__PA ,
            analog_term => \ADC_ACCELEROMETER:mux_bus_plus_1\ ,
            pad => Vin_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_Z(0)__PA ,
            analog_term => \ADC_ACCELEROMETER:mux_bus_plus_2\ ,
            pad => Vin_Z(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \PSOC5:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \PSOC5:rx(0)\__PA ,
            fb => \PSOC5:Net_244\ ,
            pad => \PSOC5:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \PSOC5:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \PSOC5:tx(0)\__PA ,
            input => \PSOC5:Net_151\ ,
            pad => \PSOC5:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_467, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:txn\
        );
        Output = Net_467 (fanout=1)

    MacroCell: Name=\BLUE:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * !Net_472 * 
              \BLUE:BUART:pollcount_0\
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * Net_472 * 
              !\BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\BLUE:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              !\BLUE:BUART:pollcount_1\ * Net_472 * \BLUE:BUART:pollcount_0\
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              \BLUE:BUART:pollcount_1\ * !Net_472
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              \BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\BLUE:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\BLUE:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              !\BLUE:BUART:rx_count_0\
        );
        Output = \BLUE:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\BLUE:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_472
        );
        Output = \BLUE:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * !\BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\BLUE:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLUE:BUART:pollcount_1\
            + Net_472 * \BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              !\BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !Net_472 * 
              !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              !\BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\BLUE:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !Net_472 * 
              !\BLUE:BUART:rx_address_detected\ * \BLUE:BUART:rx_last\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_state_3\ * 
              \BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !Net_472 * 
              !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\ * 
              !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLUE:BUART:rx_load_fifo\ * \BLUE:BUART:rx_fifofull\
        );
        Output = \BLUE:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLUE:BUART:rx_fifonotempty\ * \BLUE:BUART:rx_state_stop1_reg\
        );
        Output = \BLUE:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_bitclk_dp\
        );
        Output = \BLUE:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\BLUE:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_bitclk_dp\
        );
        Output = \BLUE:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_fifo_empty\ * !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_0\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * !\BLUE:BUART:tx_counter_dp\
            + \BLUE:BUART:tx_state_0\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_state_2\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * !\BLUE:BUART:tx_counter_dp\
        );
        Output = \BLUE:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\BLUE:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_fifo_notfull\
        );
        Output = \BLUE:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \BLUE:BUART:txn\ * \BLUE:BUART:tx_state_1\ * 
              !\BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:txn\ * \BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_shift_out\ * !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_state_2\ * !\BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_shift_out\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * \BLUE:BUART:tx_counter_dp\
        );
        Output = \BLUE:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\BLUE:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            cs_addr_2 => \BLUE:BUART:rx_address_detected\ ,
            cs_addr_1 => \BLUE:BUART:rx_state_0\ ,
            cs_addr_0 => \BLUE:BUART:rx_bitclk_enable\ ,
            route_si => \BLUE:BUART:rx_postpoll\ ,
            f0_load => \BLUE:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \BLUE:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \BLUE:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLUE:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            cs_addr_2 => \BLUE:BUART:tx_state_1\ ,
            cs_addr_1 => \BLUE:BUART:tx_state_0\ ,
            cs_addr_0 => \BLUE:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \BLUE:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \BLUE:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \BLUE:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            cs_addr_0 => \BLUE:BUART:counter_load_not\ ,
            cl0_comb => \BLUE:BUART:tx_bitclk_dp\ ,
            cl1_comb => \BLUE:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BLUE:BUART:sRX:RxSts\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            status_5 => \BLUE:BUART:rx_status_5\ ,
            status_4 => \BLUE:BUART:rx_status_4\ ,
            status_3 => \BLUE:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BLUE:BUART:sTX:TxSts\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            status_3 => \BLUE:BUART:tx_fifo_notfull\ ,
            status_2 => \BLUE:BUART:tx_status_2\ ,
            status_1 => \BLUE:BUART:tx_fifo_empty\ ,
            status_0 => \BLUE:BUART:tx_status_0\ ,
            interrupt => Net_506 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OutStatus:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OutStatus:control_7\ ,
            control_6 => \OutStatus:control_6\ ,
            control_5 => \OutStatus:control_5\ ,
            control_4 => \OutStatus:control_4\ ,
            control_3 => \OutStatus:control_3\ ,
            control_2 => Net_606 ,
            control_1 => Net_577 ,
            control_0 => Net_556 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000111"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\BLUE:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            load => \BLUE:BUART:rx_counter_load\ ,
            count_6 => \BLUE:BUART:rx_count_6\ ,
            count_5 => \BLUE:BUART:rx_count_5\ ,
            count_4 => \BLUE:BUART:rx_count_4\ ,
            count_3 => \BLUE:BUART:rx_count_3\ ,
            count_2 => \BLUE:BUART:rx_count_2\ ,
            count_1 => \BLUE:BUART:rx_count_1\ ,
            count_0 => \BLUE:BUART:rx_count_0\ ,
            tc => \BLUE:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_ACCELEROMETER:IRQ\
        PORT MAP (
            interrupt => \ADC_ACCELEROMETER:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BLUE:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_506 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :   13 :   23 :   36 :  36.11%
UDB Macrocells                :   26 :    6 :   32 :  81.25%
UDB Unique Pterms             :   42 :   22 :   64 :  65.63%
UDB Total Pterms              :   52 :      :      : 
UDB Datapath Cells            :    3 :    1 :    4 :  75.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    1 
                 Count7 Cells :    1 
Interrupts                    :    2 :   30 :   32 :   6.25%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.221ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0150868s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0237850 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_31 {
    p2_3
  }
  Net: Net_513 {
    idac0_out
    swhv_1
    amuxbusa
    P2_P45
    p2_5
  }
  Net: \ADC_ACCELEROMETER:Net_2580\ {
  }
  Net: \ADC_ACCELEROMETER:Net_3016\ {
  }
  Net: \ADC_ACCELEROMETER:Net_3046\ {
  }
  Net: \ADC_ACCELEROMETER:Net_8\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_minus_0\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_minus_1\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_minus_2\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_plus_1\ {
    p2_1
  }
  Net: \ADC_ACCELEROMETER:mux_bus_plus_2\ {
    p2_0
  }
  Net: \ADC_ACCELEROMETER:Net_2020\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw3
    SARMUX0_sw1
    SARMUX0_sw0
  }
  Net: \ADC_ACCELEROMETER:Net_124\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_3                                             -> Net_31
  idac0_out                                        -> Net_513
  swhv_1                                           -> Net_513
  amuxbusa                                         -> Net_513
  P2_P45                                           -> Net_513
  p2_5                                             -> Net_513
  p2_1                                             -> \ADC_ACCELEROMETER:mux_bus_plus_1\
  p2_0                                             -> \ADC_ACCELEROMETER:mux_bus_plus_2\
  sarmux_vplus                                     -> \ADC_ACCELEROMETER:Net_2020\
  SARMUX0_sw3                                      -> AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw1                                      -> AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw0                                      -> AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_ACCELEROMETER:Net_124\
}
Mux Info {
  Mux: \ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_ACCELEROMETER:Net_2020\
     Guts:  AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_31
      Outer: SARMUX0_sw3
      Inner: __open__
      Path {
        SARMUX0_sw3
        p2_3
      }
    }
    Arm: 1 {
      Net:   \ADC_ACCELEROMETER:mux_bus_plus_1\
      Outer: SARMUX0_sw1
      Inner: __open__
      Path {
        SARMUX0_sw1
        p2_1
      }
    }
    Arm: 2 {
      Net:   \ADC_ACCELEROMETER:mux_bus_plus_2\
      Outer: SARMUX0_sw0
      Inner: __open__
      Path {
        SARMUX0_sw0
        p2_0
      }
    }
  }
  Mux: \ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_ACCELEROMETER:Net_124\
     Guts:  AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_ACCELEROMETER:mux_bus_minus_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_ACCELEROMETER:mux_bus_minus_1\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_ACCELEROMETER:mux_bus_minus_2\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.29
                   Pterms :            6.71
               Macrocells :            3.71
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.007ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 139, final cost is 139 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.50 :       6.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BLUE:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              !\BLUE:BUART:pollcount_1\ * Net_472 * \BLUE:BUART:pollcount_0\
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              \BLUE:BUART:pollcount_1\ * !Net_472
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              \BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLUE:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLUE:BUART:pollcount_1\
            + Net_472 * \BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLUE:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * !Net_472 * 
              \BLUE:BUART:pollcount_0\
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * Net_472 * 
              !\BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLUE:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              !\BLUE:BUART:rx_count_0\
        );
        Output = \BLUE:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\BLUE:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * !\BLUE:BUART:tx_counter_dp\
            + \BLUE:BUART:tx_state_0\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLUE:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_bitclk_dp\
        );
        Output = \BLUE:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLUE:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_bitclk_dp\
        );
        Output = \BLUE:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLUE:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \BLUE:Net_9_digital\ ,
        cs_addr_0 => \BLUE:BUART:counter_load_not\ ,
        cl0_comb => \BLUE:BUART:tx_bitclk_dp\ ,
        cl1_comb => \BLUE:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BLUE:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              !\BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !Net_472 * 
              !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              !\BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLUE:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * !\BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLUE:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLUE:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !Net_472 * 
              !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\ * 
              !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BLUE:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !Net_472 * 
              !\BLUE:BUART:rx_address_detected\ * \BLUE:BUART:rx_last\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLUE:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLUE:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_state_3\ * 
              \BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLUE:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_472
        );
        Output = \BLUE:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLUE:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \BLUE:Net_9_digital\ ,
        cs_addr_2 => \BLUE:BUART:rx_address_detected\ ,
        cs_addr_1 => \BLUE:BUART:rx_state_0\ ,
        cs_addr_0 => \BLUE:BUART:rx_bitclk_enable\ ,
        route_si => \BLUE:BUART:rx_postpoll\ ,
        f0_load => \BLUE:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \BLUE:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \BLUE:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\BLUE:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \BLUE:Net_9_digital\ ,
        load => \BLUE:BUART:rx_counter_load\ ,
        count_6 => \BLUE:BUART:rx_count_6\ ,
        count_5 => \BLUE:BUART:rx_count_5\ ,
        count_4 => \BLUE:BUART:rx_count_4\ ,
        count_3 => \BLUE:BUART:rx_count_3\ ,
        count_2 => \BLUE:BUART:rx_count_2\ ,
        count_1 => \BLUE:BUART:rx_count_1\ ,
        count_0 => \BLUE:BUART:rx_count_0\ ,
        tc => \BLUE:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BLUE:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \BLUE:BUART:txn\ * \BLUE:BUART:tx_state_1\ * 
              !\BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:txn\ * \BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_shift_out\ * !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_state_2\ * !\BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_shift_out\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * \BLUE:BUART:tx_counter_dp\
        );
        Output = \BLUE:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLUE:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_state_2\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * !\BLUE:BUART:tx_counter_dp\
        );
        Output = \BLUE:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\BLUE:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BLUE:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_fifo_empty\ * !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_0\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLUE:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_fifo_notfull\
        );
        Output = \BLUE:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLUE:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \BLUE:Net_9_digital\ ,
        cs_addr_2 => \BLUE:BUART:tx_state_1\ ,
        cs_addr_1 => \BLUE:BUART:tx_state_0\ ,
        cs_addr_0 => \BLUE:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \BLUE:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \BLUE:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \BLUE:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BLUE:BUART:sTX:TxSts\
    PORT MAP (
        clock => \BLUE:Net_9_digital\ ,
        status_3 => \BLUE:BUART:tx_fifo_notfull\ ,
        status_2 => \BLUE:BUART:tx_status_2\ ,
        status_1 => \BLUE:BUART:tx_fifo_empty\ ,
        status_0 => \BLUE:BUART:tx_status_0\ ,
        interrupt => Net_506 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OutStatus:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OutStatus:control_7\ ,
        control_6 => \OutStatus:control_6\ ,
        control_5 => \OutStatus:control_5\ ,
        control_4 => \OutStatus:control_4\ ,
        control_3 => \OutStatus:control_3\ ,
        control_2 => Net_606 ,
        control_1 => Net_577 ,
        control_0 => Net_556 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000111"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\BLUE:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLUE:BUART:rx_load_fifo\ * \BLUE:BUART:rx_fifofull\
        );
        Output = \BLUE:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLUE:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLUE:BUART:rx_fifonotempty\ * \BLUE:BUART:rx_state_stop1_reg\
        );
        Output = \BLUE:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_467, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:txn\
        );
        Output = Net_467 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLUE:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\BLUE:BUART:sRX:RxSts\
    PORT MAP (
        clock => \BLUE:Net_9_digital\ ,
        status_5 => \BLUE:BUART:rx_status_5\ ,
        status_4 => \BLUE:BUART:rx_status_4\ ,
        status_3 => \BLUE:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\BLUE:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_506 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_ACCELEROMETER:IRQ\
        PORT MAP (
            interrupt => \ADC_ACCELEROMETER:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_GreenLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_GreenLED(0)__PA ,
        input => Net_606 ,
        annotation => Net_629 ,
        pad => Pin_GreenLED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_BlueLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BlueLED(0)__PA ,
        input => Net_577 ,
        annotation => Net_13 ,
        pad => Pin_BlueLED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Blue_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Blue_Rx(0)__PA ,
        fb => Net_472 ,
        pad => Blue_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Blue_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Blue_Tx(0)__PA ,
        input => Net_467 ,
        pad => Blue_Tx(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_RedLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RedLED(0)__PA ,
        input => Net_556 ,
        annotation => Net_56 ,
        pad => Pin_RedLED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vin_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin_Z(0)__PA ,
        analog_term => \ADC_ACCELEROMETER:mux_bus_plus_2\ ,
        pad => Vin_Z(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vin_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin_Y(0)__PA ,
        analog_term => \ADC_ACCELEROMETER:mux_bus_plus_1\ ,
        pad => Vin_Y(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin(0)__PA ,
        analog_term => Net_31 ,
        pad => Vin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Buzz(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzz(0)__PA ,
        analog_term => Net_513 ,
        pad => Buzz(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \PSOC5:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \PSOC5:rx(0)\__PA ,
        fb => \PSOC5:Net_244\ ,
        pad => \PSOC5:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \PSOC5:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \PSOC5:tx(0)\__PA ,
        input => \PSOC5:Net_151\ ,
        pad => \PSOC5:tx(0)_PAD\ );
    Properties:
    {
    }

Port 4 is empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_7 => \ADC_ACCELEROMETER:Net_17_ff7\ ,
            ff_div_2 => \PSOC5:Net_237_ff2\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: 
    Scb Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\PSOC5:SCB\
        PORT MAP (
            clock => \PSOC5:Net_237_ff2\ ,
            interrupt => Net_227 ,
            rx => \PSOC5:Net_244\ ,
            tx => \PSOC5:Net_151\ ,
            mosi_m => \PSOC5:Net_84\ ,
            select_m_3 => \PSOC5:ss_3\ ,
            select_m_2 => \PSOC5:ss_2\ ,
            select_m_1 => \PSOC5:ss_1\ ,
            select_m_0 => \PSOC5:ss_0\ ,
            sclk_m => \PSOC5:Net_88\ ,
            miso_s => \PSOC5:Net_152\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: 
    PSoC4 CSIDAC8 @ <No Location>: 
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: 
    PSoC4 SARADC @ <No Location>: 
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \BLUE:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty

Blocks not positioned by the digital component placer:
    PSoC4 SARMUX @ <No Location>: 
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT | Pin_GreenLED(0) | In(Net_606)
     |   3 |     * |      NONE |         CMOS_OUT |  Pin_BlueLED(0) | In(Net_577)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      Blue_Rx(0) | FB(Net_472)
     |   5 |     * |      NONE |         CMOS_OUT |      Blue_Tx(0) | In(Net_467)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |   Pin_RedLED(0) | In(Net_556)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |        Vin_Z(0) | Analog(\ADC_ACCELEROMETER:mux_bus_plus_2\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |        Vin_Y(0) | Analog(\ADC_ACCELEROMETER:mux_bus_plus_1\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |          Vin(0) | Analog(Net_31)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         Buzz(0) | In(__ONE__), Analog(Net_513)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |   \PSOC5:rx(0)\ | FB(\PSOC5:Net_244\)
     |   1 |     * |      NONE |         CMOS_OUT |   \PSOC5:tx(0)\ | In(\PSOC5:Net_151\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 1s.699ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.917ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.085ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoc4_Main_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.726ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.510ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.034ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.151ms
API generation phase: Elapsed time ==> 3s.263ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.001ms
