

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
================================================================
* Date:           Thu Jan 30 14:34:23 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25449|    25449|  0.509 ms|  0.509 ms|  25449|  25449|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SIGMOID_fu_499  |SIGMOID  |        9|        9|  0.180 us|  0.180 us|    1|    1|      yes|
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    25447|    25447|       123|         25|         25|  1014|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1080|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     59|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    836|    -|
|Register         |        -|    -|    3266|    352|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    3266|   2327|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_3ns_6ns_8_1_1_U14   |mul_3ns_6ns_8_1_1   |        0|   0|  0|  26|    0|
    |mul_4ns_7ns_10_1_1_U13  |mul_4ns_7ns_10_1_1  |        0|   0|  0|  33|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  59|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_8ns_4ns_10_4_1_U15   |mac_muladd_3ns_8ns_4ns_10_4_1   |  i0 * i1 + i2|
    |mac_muladd_4ns_4ns_10ns_10_4_1_U16  |mac_muladd_4ns_4ns_10ns_10_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_650_p2                        |         +|   0|  0|  11|           3|           1|
    |add_ln31_fu_597_p2                          |         +|   0|  0|  13|          10|           1|
    |add_ln32_1_fu_736_p2                        |         +|   0|  0|  15|           8|           1|
    |add_ln32_fu_664_p2                          |         +|   0|  0|  13|           4|           1|
    |add_ln33_fu_730_p2                          |         +|   0|  0|  13|           4|           1|
    |empty_205_fu_1099_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_207_fu_861_p2                         |         +|   0|  0|  15|           8|           2|
    |empty_208_fu_871_p2                         |         +|   0|  0|  15|           8|           2|
    |empty_209_fu_884_p2                         |         +|   0|  0|  15|           8|           3|
    |empty_210_fu_894_p2                         |         +|   0|  0|  15|           8|           3|
    |empty_211_fu_904_p2                         |         +|   0|  0|  15|           8|           3|
    |empty_212_fu_914_p2                         |         +|   0|  0|  15|           8|           3|
    |empty_213_fu_924_p2                         |         +|   0|  0|  15|           8|           4|
    |empty_214_fu_934_p2                         |         +|   0|  0|  15|           8|           4|
    |empty_215_fu_944_p2                         |         +|   0|  0|  15|           8|           4|
    |empty_216_fu_954_p2                         |         +|   0|  0|  15|           8|           4|
    |empty_217_fu_1019_p2                        |         +|   0|  0|  15|           8|           4|
    |empty_218_fu_1029_p2                        |         +|   0|  0|  15|           8|           4|
    |empty_219_fu_1039_p2                        |         +|   0|  0|  15|           8|           4|
    |empty_220_fu_1049_p2                        |         +|   0|  0|  15|           8|           4|
    |empty_221_fu_1059_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_222_fu_1069_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_223_fu_1079_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_224_fu_1089_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_225_fu_1109_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_226_fu_1216_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_227_fu_1226_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_228_fu_1253_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_229_fu_1263_p2                        |         +|   0|  0|  15|           8|           5|
    |empty_232_fu_1135_p2                        |         +|   0|  0|  13|          10|          10|
    |empty_233_fu_1392_p2                        |         +|   0|  0|  71|          64|          64|
    |empty_234_fu_1150_p2                        |         +|   0|  0|  13|          10|          10|
    |empty_235_fu_1311_p2                        |         +|   0|  0|  71|          64|          64|
    |empty_236_fu_1165_p2                        |         +|   0|  0|  13|          10|          10|
    |empty_237_fu_1182_p2                        |         +|   0|  0|  71|          64|          64|
    |empty_238_fu_977_p2                         |         +|   0|  0|  13|          10|          10|
    |empty_239_fu_994_p2                         |         +|   0|  0|  71|          64|          64|
    |empty_240_fu_814_p2                         |         +|   0|  0|  13|          10|          10|
    |empty_241_fu_831_p2                         |         +|   0|  0|  71|          64|          64|
    |tmp1_fu_1125_p2                             |         +|   0|  0|  15|           8|           7|
    |tmp2_fu_1140_p2                             |         +|   0|  0|  14|           7|           7|
    |tmp3_fu_1155_p2                             |         +|   0|  0|  14|           7|           6|
    |tmp4_fu_967_p2                              |         +|   0|  0|  14|           6|           5|
    |and_ln28_fu_644_p2                          |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_696_p2                          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001_ignoreCallOp646  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001_ignoreCallOp647  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001_ignoreCallOp648  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001_ignoreCallOp649  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001_ignoreCallOp650  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001_ignoreCallOp651  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001_ignoreCallOp652  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001_ignoreCallOp653  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001_ignoreCallOp654  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001_ignoreCallOp656  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_00001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_00001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                         |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage1_iter1           |       and|   0|  0|   2|           1|           1|
    |ap_condition_2525                           |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_591_p2                         |      icmp|   0|  0|  13|          10|           5|
    |icmp_ln32_fu_612_p2                         |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln33_fu_638_p2                         |      icmp|   0|  0|  13|           4|           3|
    |ap_block_pp0_stage2_11001                   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001                   |        or|   0|  0|   2|           1|           1|
    |empty_206_fu_789_p2                         |        or|   0|  0|   8|           8|           1|
    |or_ln28_1_fu_670_p2                         |        or|   0|  0|   2|           1|           1|
    |or_ln28_2_fu_676_p2                         |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_626_p2                           |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_702_p2                           |        or|   0|  0|   2|           1|           1|
    |select_ln28_1_fu_682_p3                     |    select|   0|  0|   4|           1|           1|
    |select_ln28_fu_618_p3                       |    select|   0|  0|   4|           1|           1|
    |select_ln31_fu_656_p3                       |    select|   0|  0|   3|           1|           3|
    |select_ln32_1_fu_742_p3                     |    select|   0|  0|   8|           1|           1|
    |select_ln32_fu_708_p3                       |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_fu_632_p2                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_690_p2                          |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|1080|         707|         581|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Layer1_Weights_CPU_Addr_A_orig          |   65|         14|   32|        448|
    |Layer1_Weights_CPU_Addr_B_orig          |   65|         14|   32|        448|
    |ap_NS_fsm                               |  117|         26|    1|         26|
    |ap_done_int                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |    9|          2|    1|          2|
    |ap_phi_mux_first_iter_1_phi_fu_481_p4   |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |    9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten18_load  |    9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |    9|          2|    8|         16|
    |ap_sig_allocacmp_j_load                 |    9|          2|    4|          8|
    |ap_sig_allocacmp_k_load                 |    9|          2|    4|          8|
    |gmem_blk_n_AR                           |    9|          2|    1|          2|
    |gmem_blk_n_R                            |    9|          2|    1|          2|
    |grp_fu_506_p0                           |   31|          6|   32|        192|
    |grp_fu_506_p1                           |  113|         25|   32|        800|
    |grp_fu_510_p0                           |  117|         26|   32|        832|
    |grp_fu_510_p1                           |  117|         26|   32|        832|
    |i_fu_170                                |    9|          2|    3|          6|
    |indvar_flatten18_fu_174                 |    9|          2|   10|         20|
    |indvar_flatten_fu_166                   |    9|          2|    8|         16|
    |j_fu_162                                |    9|          2|    4|          8|
    |k_fu_158                                |    9|          2|    4|          8|
    |m_axi_gmem_ARADDR                       |   31|          6|   64|        384|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  836|        183|  325|       4098|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |Layer1_Weights_CPU_load2_fu_178      |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_10_reg_1852  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_11_reg_1857  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_12_reg_1872  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_13_reg_1877  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_14_reg_1892  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_15_reg_1897  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_16_reg_1912  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_17_reg_1917  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_18_reg_1958  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_19_reg_1963  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_1_reg_1741   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_20_reg_1988  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_21_reg_1993  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_22_reg_2028  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_23_reg_2033  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_24_reg_2053  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_25_reg_2058  |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_2_reg_1756   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_3_reg_1761   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_4_reg_1781   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_5_reg_1786   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_6_reg_1806   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_7_reg_1811   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_8_reg_1832   |  32|   0|   32|          0|
    |Layer1_Weights_CPU_load_9_reg_1837   |  32|   0|   32|          0|
    |add_ln43_reg_1791                    |  10|   0|   10|          0|
    |ap_CS_fsm                            |  25|   0|   25|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |empty_230_reg_1661                   |  10|   0|   10|          0|
    |empty_232_reg_1932                   |  10|   0|   10|          0|
    |empty_234_reg_1937                   |  10|   0|   10|          0|
    |empty_247_reg_1670                   |   8|   0|    8|          0|
    |gmem_addr_1_reg_1826                 |  64|   0|   64|          0|
    |gmem_addr_2_reg_1952                 |  64|   0|   64|          0|
    |gmem_addr_3_reg_2088                 |  64|   0|   64|          0|
    |gmem_addr_4_reg_2169                 |  64|   0|   64|          0|
    |gmem_addr_reg_1720                   |  64|   0|   64|          0|
    |grp_SIGMOID_fu_499_ap_start_reg      |   1|   0|    1|          0|
    |i_fu_170                             |   3|   0|    3|          0|
    |icmp_ln31_reg_1627                   |   1|   0|    1|          0|
    |indvar_flatten18_fu_174              |  10|   0|   10|          0|
    |indvar_flatten_fu_166                |   8|   0|    8|          0|
    |j_fu_162                             |   4|   0|    4|          0|
    |k_fu_158                             |   4|   0|    4|          0|
    |mul27_1_1_reg_2114                   |  32|   0|   32|          0|
    |mul27_1_2_reg_2129                   |  32|   0|   32|          0|
    |mul27_1_3_reg_2144                   |  32|   0|   32|          0|
    |mul27_1_4_reg_2154                   |  32|   0|   32|          0|
    |mul27_1_4_reg_2154_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul27_1_reg_2099                     |  32|   0|   32|          0|
    |mul27_2_1_reg_2195                   |  32|   0|   32|          0|
    |mul27_2_1_reg_2195_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul27_2_2_reg_2210                   |  32|   0|   32|          0|
    |mul27_2_2_reg_2210_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul27_2_3_reg_2225                   |  32|   0|   32|          0|
    |mul27_2_3_reg_2225_pp0_iter2_reg     |  32|   0|   32|          0|
    |mul27_2_4_reg_2235                   |  32|   0|   32|          0|
    |mul27_2_4_reg_2235_pp0_iter2_reg     |  32|   0|   32|          0|
    |mul27_2_reg_2180                     |  32|   0|   32|          0|
    |mul27_2_reg_2180_pp0_iter1_reg       |  32|   0|   32|          0|
    |mul27_3_1_reg_2270                   |  32|   0|   32|          0|
    |mul27_3_2_reg_2285                   |  32|   0|   32|          0|
    |mul27_3_3_reg_2300                   |  32|   0|   32|          0|
    |mul27_3_4_reg_2310                   |  32|   0|   32|          0|
    |mul27_3_reg_2255                     |  32|   0|   32|          0|
    |mul27_3_reg_2255_pp0_iter2_reg       |  32|   0|   32|          0|
    |mul27_4_1_reg_2345                   |  32|   0|   32|          0|
    |mul27_4_2_reg_2360                   |  32|   0|   32|          0|
    |mul27_4_3_reg_2375                   |  32|   0|   32|          0|
    |mul27_4_4_reg_2385                   |  32|   0|   32|          0|
    |mul27_4_reg_2330                     |  32|   0|   32|          0|
    |mul27_5_reg_2043                     |  32|   0|   32|          0|
    |mul27_6_reg_2068                     |  32|   0|   32|          0|
    |mul27_s_reg_2018                     |  32|   0|   32|          0|
    |or_ln28_1_reg_1636                   |   1|   0|    1|          0|
    |or_ln32_reg_1646                     |   1|   0|    1|          0|
    |reg_514                              |  32|   0|   32|          0|
    |reg_518                              |  32|   0|   32|          0|
    |reg_523                              |  32|   0|   32|          0|
    |reg_527                              |  32|   0|   32|          0|
    |reg_532                              |  32|   0|   32|          0|
    |reg_536                              |  32|   0|   32|          0|
    |reg_540                              |  32|   0|   32|          0|
    |reg_544                              |  32|   0|   32|          0|
    |reg_549                              |  32|   0|   32|          0|
    |reg_554                              |  32|   0|   32|          0|
    |select_ln28_1_reg_1640               |   4|   0|    4|          0|
    |select_ln31_reg_1631                 |   3|   0|    3|          0|
    |select_ln32_reg_1651                 |   4|   0|    4|          0|
    |tmp_4_reg_1713                       |   4|   0|    5|          1|
    |add_ln43_reg_1791                    |  64|  32|   10|          0|
    |icmp_ln31_reg_1627                   |  64|  32|    1|          0|
    |mul27_3_1_reg_2270                   |  64|  32|   32|          0|
    |mul27_3_2_reg_2285                   |  64|  32|   32|          0|
    |mul27_3_3_reg_2300                   |  64|  32|   32|          0|
    |mul27_3_4_reg_2310                   |  64|  32|   32|          0|
    |mul27_4_1_reg_2345                   |  64|  32|   32|          0|
    |mul27_4_2_reg_2360                   |  64|  32|   32|          0|
    |mul27_4_3_reg_2375                   |  64|  32|   32|          0|
    |mul27_4_4_reg_2385                   |  64|  32|   32|          0|
    |mul27_4_reg_2330                     |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3266| 352| 2862|          1|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_SIGMOID_fu_171_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_SIGMOID_fu_171_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_SIGMOID_fu_171_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_SIGMOID_fu_171_p_start   |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_SIGMOID_fu_171_p_ready   |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_SIGMOID_fu_171_p_done    |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_SIGMOID_fu_171_p_idle    |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_176_p_din0            |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_176_p_din1            |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_176_p_opcode          |  out|    2|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_176_p_dout0           |   in|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_176_p_ce              |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_180_p_din0            |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_180_p_din1            |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_180_p_dout0           |   in|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|grp_fu_180_p_ce              |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop|  return value|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|   32|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WDATA             |  out|   32|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|   32|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RDATA             |   in|   32|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM          |   in|    9|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|                                                                      gmem|       pointer|
|Layer1_Weights_CPU_Addr_A    |  out|   32|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_EN_A      |  out|    1|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_WEN_A     |  out|    4|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Din_A     |  out|   32|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Dout_A    |   in|   32|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Addr_B    |  out|   32|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_EN_B      |  out|    1|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_WEN_B     |  out|    4|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Din_B     |  out|   32|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Dout_B    |   in|   32|        bram|                                                        Layer1_Weights_CPU|         array|
|Layer1_Neurons_CPU           |   in|   64|     ap_none|                                                        Layer1_Neurons_CPU|        scalar|
|Layer2_Neurons_CPU_address0  |  out|   10|   ap_memory|                                                        Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_ce0       |  out|    1|   ap_memory|                                                        Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_we0       |  out|    1|   ap_memory|                                                        Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_d0        |  out|   32|   ap_memory|                                                        Layer2_Neurons_CPU|         array|
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

