An attempt at implementing the RISCV core in verilog as part of an academic project

- understand the intricacies of RISC-V's modular design pattern
- understand RISC-V core principles
- general understanding of CPU architecture

Wish me good luck ðŸ¤ž
