20:52:33 INFO  : Registering command handlers for SDK TCF services
20:52:37 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
20:52:39 INFO  : XSCT server has started successfully.
20:52:39 INFO  : Successfully done setting XSCT server connection channel  
20:52:39 INFO  : Successfully done setting SDK workspace  
20:52:39 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
20:56:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:57:02 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:57:26 INFO  : 'fpga -state' command is executed.
20:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:26 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:57:26 INFO  : 'jtag frequency' command is executed.
20:57:26 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:26 INFO  : Context for 'APU' is selected.
20:57:26 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:57:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:26 INFO  : Context for 'APU' is selected.
20:57:26 INFO  : 'stop' command is executed.
20:57:26 INFO  : 'ps7_init' command is executed.
20:57:26 INFO  : 'ps7_post_config' command is executed.
20:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:26 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:27 INFO  : 'con' command is executed.
20:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:57:27 INFO  : Disconnected from the channel tcfchan#1.
20:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:58:25 INFO  : 'fpga -state' command is executed.
20:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:32 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:58:32 INFO  : 'jtag frequency' command is executed.
20:58:32 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:32 INFO  : Context for 'APU' is selected.
20:58:32 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:32 INFO  : Context for 'APU' is selected.
20:58:32 INFO  : 'stop' command is executed.
20:58:32 INFO  : 'ps7_init' command is executed.
20:58:32 INFO  : 'ps7_post_config' command is executed.
20:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:32 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:33 INFO  : 'con' command is executed.
20:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:58:33 INFO  : Disconnected from the channel tcfchan#2.
20:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:59:01 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:59:32 INFO  : 'fpga -state' command is executed.
20:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:32 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:59:32 INFO  : 'jtag frequency' command is executed.
20:59:32 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:32 INFO  : Context for 'APU' is selected.
20:59:32 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:59:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:32 INFO  : Context for 'APU' is selected.
20:59:32 INFO  : 'stop' command is executed.
20:59:33 INFO  : 'ps7_init' command is executed.
20:59:33 INFO  : 'ps7_post_config' command is executed.
20:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:33 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:33 INFO  : 'con' command is executed.
20:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:59:33 INFO  : Disconnected from the channel tcfchan#3.
21:05:42 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
21:05:44 INFO  : XSCT server has started successfully.
21:05:44 INFO  : Successfully done setting XSCT server connection channel  
21:05:45 INFO  : Successfully done setting SDK workspace  
21:05:49 INFO  : Registering command handlers for SDK TCF services
21:05:49 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
21:05:50 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:07:59 INFO  : 'fpga -state' command is executed.
21:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:59 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:07:59 INFO  : 'jtag frequency' command is executed.
21:07:59 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:59 INFO  : Context for 'APU' is selected.
21:07:59 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:07:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:59 INFO  : Context for 'APU' is selected.
21:07:59 INFO  : 'stop' command is executed.
21:07:59 INFO  : 'ps7_init' command is executed.
21:07:59 INFO  : 'ps7_post_config' command is executed.
21:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:00 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:00 INFO  : 'con' command is executed.
21:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:08:00 INFO  : Disconnected from the channel tcfchan#1.
21:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:11:57 INFO  : 'fpga -state' command is executed.
21:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:57 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:11:57 INFO  : 'jtag frequency' command is executed.
21:11:57 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:57 INFO  : Context for 'APU' is selected.
21:11:57 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:57 INFO  : Context for 'APU' is selected.
21:11:57 INFO  : 'stop' command is executed.
21:11:57 INFO  : 'ps7_init' command is executed.
21:11:57 INFO  : 'ps7_post_config' command is executed.
21:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:11:57 INFO  : Disconnected from the channel tcfchan#2.
21:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:12:13 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:13:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:13:19 INFO  : 'fpga -state' command is executed.
21:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:13:20 INFO  : 'jtag frequency' command is executed.
21:13:20 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:20 INFO  : Context for 'APU' is selected.
21:13:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:20 INFO  : Context for 'APU' is selected.
21:13:20 INFO  : 'stop' command is executed.
21:13:20 INFO  : 'ps7_init' command is executed.
21:13:20 INFO  : 'ps7_post_config' command is executed.
21:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:13:20 INFO  : Disconnected from the channel tcfchan#3.
21:24:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632097438000,  Project:1632095528000
21:24:26 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:24:42 INFO  : Copied contents of /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
21:24:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:24:45 INFO  : 
21:24:46 INFO  : Updating hardware inferred compiler options for TestApp.
21:24:46 INFO  : Clearing existing target manager status.
21:24:46 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
21:24:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:24:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:25:14 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
21:25:15 INFO  : XSCT server has started successfully.
21:25:15 INFO  : Successfully done setting XSCT server connection channel  
21:25:15 INFO  : Successfully done setting SDK workspace  
21:25:18 INFO  : Registering command handlers for SDK TCF services
21:25:18 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
21:25:19 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:42:07 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:42:22 INFO  : 'fpga -state' command is executed.
21:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:22 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:42:22 INFO  : 'jtag frequency' command is executed.
21:42:22 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:22 INFO  : Context for 'APU' is selected.
21:42:22 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:22 INFO  : Context for 'APU' is selected.
21:42:22 INFO  : 'stop' command is executed.
21:42:22 INFO  : 'ps7_init' command is executed.
21:42:22 INFO  : 'ps7_post_config' command is executed.
21:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:23 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:23 INFO  : 'con' command is executed.
21:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:42:23 INFO  : Disconnected from the channel tcfchan#1.
21:43:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:43:20 INFO  : 'fpga -state' command is executed.
21:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:43:20 INFO  : 'jtag frequency' command is executed.
21:43:20 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:20 INFO  : Context for 'APU' is selected.
21:43:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:20 INFO  : Context for 'APU' is selected.
21:43:20 INFO  : 'stop' command is executed.
21:43:21 INFO  : 'ps7_init' command is executed.
21:43:21 INFO  : 'ps7_post_config' command is executed.
21:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:21 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:21 INFO  : 'con' command is executed.
21:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:43:21 INFO  : Disconnected from the channel tcfchan#2.
21:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:44:54 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:32:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632105148000,  Project:1632097438000
23:32:47 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:32:55 INFO  : Copied contents of /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
23:32:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:32:58 INFO  : 
23:32:59 INFO  : Updating hardware inferred compiler options for TestApp.
23:32:59 INFO  : Clearing existing target manager status.
23:32:59 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
23:32:59 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
23:32:59 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
23:32:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:33:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:33:28 INFO  : Registering command handlers for SDK TCF services
23:33:30 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
23:33:32 INFO  : XSCT server has started successfully.
23:33:32 INFO  : Successfully done setting XSCT server connection channel  
23:33:32 INFO  : Successfully done setting SDK workspace  
23:33:32 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
23:33:32 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
23:39:59 INFO  : Registering command handlers for SDK TCF services
23:40:00 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
23:40:01 INFO  : XSCT server has started successfully.
23:40:01 INFO  : Successfully done setting XSCT server connection channel  
23:40:01 INFO  : Successfully done setting SDK workspace  
23:40:01 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
23:51:24 INFO  : No changes in MSS file content so not generating sources.
23:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
23:58:43 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
23:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
23:58:56 INFO  : 'fpga -state' command is executed.
23:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:56 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
23:58:56 INFO  : 'jtag frequency' command is executed.
23:58:56 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:58:56 INFO  : Context for 'APU' is selected.
23:58:56 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
23:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:56 INFO  : Context for 'APU' is selected.
23:58:56 INFO  : 'stop' command is executed.
23:58:56 INFO  : 'ps7_init' command is executed.
23:58:56 INFO  : 'ps7_post_config' command is executed.
23:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:56 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:56 INFO  : 'con' command is executed.
23:58:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

23:58:56 INFO  : Disconnected from the channel tcfchan#1.
23:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
23:59:43 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
23:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
23:59:52 INFO  : 'fpga -state' command is executed.
23:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:52 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
23:59:52 INFO  : 'jtag frequency' command is executed.
23:59:52 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:59:52 INFO  : Context for 'APU' is selected.
23:59:52 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
23:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:52 INFO  : Context for 'APU' is selected.
23:59:52 INFO  : 'stop' command is executed.
23:59:52 INFO  : 'ps7_init' command is executed.
23:59:52 INFO  : 'ps7_post_config' command is executed.
23:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:53 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:53 INFO  : 'con' command is executed.
23:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

23:59:53 INFO  : Disconnected from the channel tcfchan#2.
00:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:08:22 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
00:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:08:30 INFO  : 'fpga -state' command is executed.
00:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:08:30 INFO  : 'jtag frequency' command is executed.
00:08:30 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:08:30 INFO  : Context for 'APU' is selected.
00:08:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
00:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:30 INFO  : Context for 'APU' is selected.
00:08:30 INFO  : 'stop' command is executed.
00:08:30 INFO  : 'ps7_init' command is executed.
00:08:30 INFO  : 'ps7_post_config' command is executed.
00:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:31 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:31 INFO  : 'con' command is executed.
00:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:08:31 INFO  : Disconnected from the channel tcfchan#3.
00:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:08:56 INFO  : 'fpga -state' command is executed.
00:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:57 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:08:57 INFO  : 'jtag frequency' command is executed.
00:08:57 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:08:57 INFO  : Context for 'APU' is selected.
00:08:57 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
00:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:57 INFO  : Context for 'APU' is selected.
00:08:57 INFO  : 'stop' command is executed.
00:08:57 INFO  : 'ps7_init' command is executed.
00:08:57 INFO  : 'ps7_post_config' command is executed.
00:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:57 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:57 INFO  : 'con' command is executed.
00:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:08:57 INFO  : Disconnected from the channel tcfchan#4.
00:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:09:28 INFO  : 'fpga -state' command is executed.
00:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:28 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:09:28 INFO  : 'jtag frequency' command is executed.
00:09:28 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:09:28 INFO  : Context for 'APU' is selected.
00:09:28 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
00:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:28 INFO  : Context for 'APU' is selected.
00:09:29 INFO  : 'stop' command is executed.
00:09:30 INFO  : 'ps7_init' command is executed.
00:09:30 INFO  : 'ps7_post_config' command is executed.
00:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:33 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

00:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:09:55 ERROR : fpga configuration failed. DONE PIN is not HIGH
00:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:10:20 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
00:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:10:39 INFO  : 'fpga -state' command is executed.
00:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:39 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:10:39 INFO  : 'jtag frequency' command is executed.
00:10:39 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:10:40 INFO  : Context for 'APU' is selected.
00:10:40 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
00:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:40 INFO  : Context for 'APU' is selected.
00:10:40 INFO  : 'stop' command is executed.
00:10:40 INFO  : 'ps7_init' command is executed.
00:10:40 INFO  : 'ps7_post_config' command is executed.
00:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:40 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:40 INFO  : 'con' command is executed.
00:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:10:40 INFO  : Disconnected from the channel tcfchan#5.
00:11:45 INFO  : Inferring section assignments and sizes from elf file: /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
00:12:48 INFO  : Successfully generated /home/pablo/Xilinx/lab3/lab3.sdk/lab4/src/lscript.ld.
00:12:48 INFO  : Applying linker script to all configurations of project lab4.
00:12:48 INFO  : Setting rebuild state to true for all configurations of project lab4.
00:13:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:13:19 INFO  : 'fpga -state' command is executed.
00:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:13:20 INFO  : 'jtag frequency' command is executed.
00:13:20 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:13:20 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
00:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:20 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : 'stop' command is executed.
00:13:20 INFO  : 'ps7_init' command is executed.
00:13:20 INFO  : 'ps7_post_config' command is executed.
00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : 'con' command is executed.
00:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:13:20 INFO  : Disconnected from the channel tcfchan#6.
00:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:13:41 INFO  : 'fpga -state' command is executed.
00:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:13:42 INFO  : 'jtag frequency' command is executed.
00:13:42 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:13:42 INFO  : Context for 'APU' is selected.
00:13:42 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
00:13:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:42 INFO  : Context for 'APU' is selected.
00:13:42 INFO  : 'stop' command is executed.
00:13:42 INFO  : 'ps7_init' command is executed.
00:13:42 INFO  : 'ps7_post_config' command is executed.
00:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:42 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:42 INFO  : 'con' command is executed.
00:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:13:42 INFO  : Disconnected from the channel tcfchan#7.
19:53:50 INFO  : Registering command handlers for SDK TCF services
19:53:51 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
19:53:53 INFO  : XSCT server has started successfully.
19:53:53 INFO  : Successfully done setting XSCT server connection channel  
19:53:53 INFO  : Successfully done setting SDK workspace  
19:53:53 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
19:53:53 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
19:53:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632351135000,  Project:1632105148000
19:53:56 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
19:53:56 INFO  : Copied contents of /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
19:53:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:53:59 INFO  : 
19:54:00 INFO  : Updating hardware inferred compiler options for lab4.
19:54:00 INFO  : Clearing existing target manager status.
19:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:54:20 INFO  : 'fpga -state' command is executed.
19:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:54:20 INFO  : 'jtag frequency' command is executed.
19:54:20 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:54:20 INFO  : Context for 'APU' is selected.
19:54:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:20 INFO  : Context for 'APU' is selected.
19:54:20 INFO  : 'stop' command is executed.
19:54:21 INFO  : 'ps7_init' command is executed.
19:54:21 INFO  : 'ps7_post_config' command is executed.
19:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:21 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:21 INFO  : 'con' command is executed.
19:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:54:21 INFO  : Disconnected from the channel tcfchan#1.
19:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:54:43 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
19:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:54:59 INFO  : 'fpga -state' command is executed.
19:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:59 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:54:59 INFO  : 'jtag frequency' command is executed.
19:54:59 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:54:59 INFO  : Context for 'APU' is selected.
19:54:59 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:59 INFO  : Context for 'APU' is selected.
19:54:59 INFO  : 'stop' command is executed.
19:54:59 INFO  : 'ps7_init' command is executed.
19:54:59 INFO  : 'ps7_post_config' command is executed.
19:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:59 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:59 INFO  : 'con' command is executed.
19:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:54:59 INFO  : Disconnected from the channel tcfchan#2.
19:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:55:49 INFO  : 'fpga -state' command is executed.
19:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:49 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:55:49 INFO  : 'jtag frequency' command is executed.
19:55:49 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:55:49 INFO  : Context for 'APU' is selected.
19:55:49 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:49 INFO  : Context for 'APU' is selected.
19:55:49 INFO  : 'stop' command is executed.
19:55:49 INFO  : 'ps7_init' command is executed.
19:55:49 INFO  : 'ps7_post_config' command is executed.
19:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:49 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:19 INFO  : Disconnected from the channel tcfchan#3.
19:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:56:21 INFO  : 'fpga -state' command is executed.
19:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:21 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:56:21 INFO  : 'jtag frequency' command is executed.
19:56:21 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:56:21 INFO  : Context for 'APU' is selected.
19:56:21 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:56:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:21 INFO  : Context for 'APU' is selected.
19:56:21 INFO  : 'stop' command is executed.
19:56:23 INFO  : 'ps7_init' command is executed.
19:56:23 INFO  : 'ps7_post_config' command is executed.
19:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:25 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

19:57:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632351135000,  Project:1632105148000
19:57:00 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:57:02 INFO  : Copied contents of /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
19:57:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:57:05 INFO  : 
19:57:05 INFO  : Clearing existing target manager status.
19:57:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:57:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:57:16 INFO  : 'fpga -state' command is executed.
19:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:16 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:57:16 INFO  : 'jtag frequency' command is executed.
19:57:16 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:57:16 INFO  : Context for 'APU' is selected.
19:57:16 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:57:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:16 INFO  : Context for 'APU' is selected.
19:57:16 INFO  : 'stop' command is executed.
19:57:16 ERROR : AP transaction error, DAP status f0000021
19:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
----------------End of Script----------------

19:57:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:57:51 INFO  : 'fpga -state' command is executed.
19:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:51 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:57:51 INFO  : 'jtag frequency' command is executed.
19:57:51 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:57:51 INFO  : Context for 'APU' is selected.
19:57:51 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:51 INFO  : Context for 'APU' is selected.
19:57:51 INFO  : 'stop' command is executed.
19:57:51 ERROR : AP transaction error, DAP status f0000021
19:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
----------------End of Script----------------

19:58:15 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
19:58:16 INFO  : XSCT server has started successfully.
19:58:16 INFO  : Successfully done setting XSCT server connection channel  
19:58:19 INFO  : Successfully done setting SDK workspace  
19:58:20 INFO  : Registering command handlers for SDK TCF services
19:58:21 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
19:58:21 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
19:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:58:40 INFO  : 'fpga -state' command is executed.
19:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:41 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:58:41 INFO  : 'jtag frequency' command is executed.
19:58:41 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:58:44 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
19:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
----------------End of Script----------------

19:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:59:17 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
19:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:59:28 INFO  : 'fpga -state' command is executed.
19:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:59:29 INFO  : 'jtag frequency' command is executed.
19:59:29 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:59:29 INFO  : Context for 'APU' is selected.
19:59:29 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:59:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:29 INFO  : Context for 'APU' is selected.
19:59:29 INFO  : 'stop' command is executed.
19:59:29 INFO  : 'ps7_init' command is executed.
19:59:29 INFO  : 'ps7_post_config' command is executed.
19:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:29 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:29 INFO  : 'con' command is executed.
19:59:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:59:29 INFO  : Disconnected from the channel tcfchan#1.
20:05:37 ERROR : (XSDB Server)Terminado

20:46:36 INFO  : Registering command handlers for SDK TCF services
20:46:37 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
20:46:39 INFO  : XSCT server has started successfully.
20:46:39 INFO  : Successfully done setting XSCT server connection channel  
20:46:39 INFO  : Successfully done setting SDK workspace  
20:46:39 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
20:46:39 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
20:04:39 INFO  : Registering command handlers for SDK TCF services
20:04:40 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
20:04:42 INFO  : XSCT server has started successfully.
20:04:42 INFO  : Successfully done setting XSCT server connection channel  
20:04:43 INFO  : Successfully done setting SDK workspace  
20:04:43 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
20:04:43 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
20:04:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632697344000,  Project:1632351135000
20:04:46 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
20:04:52 INFO  : Copied contents of /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
20:04:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:04:55 INFO  : 
20:04:56 INFO  : Updating hardware inferred compiler options for lab4.
20:04:56 INFO  : Clearing existing target manager status.
20:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:05:10 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
20:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:05:39 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
20:06:34 INFO  : Registering command handlers for SDK TCF services
20:06:35 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
20:06:37 INFO  : XSCT server has started successfully.
20:06:37 INFO  : Successfully done setting XSCT server connection channel  
20:06:37 INFO  : Successfully done setting SDK workspace  
20:06:37 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
20:06:37 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
20:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:06:54 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
20:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:07:08 INFO  : 'fpga -state' command is executed.
20:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:08 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:07:08 INFO  : 'jtag frequency' command is executed.
20:07:08 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:07:08 INFO  : Context for 'APU' is selected.
20:07:08 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
20:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:08 INFO  : Context for 'APU' is selected.
20:07:08 INFO  : 'stop' command is executed.
20:07:08 INFO  : 'ps7_init' command is executed.
20:07:08 INFO  : 'ps7_post_config' command is executed.
20:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:08 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:08 INFO  : 'con' command is executed.
20:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:07:08 INFO  : Disconnected from the channel tcfchan#1.
20:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:10:35 INFO  : 'fpga -state' command is executed.
20:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:35 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:10:35 INFO  : 'jtag frequency' command is executed.
20:10:35 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:10:35 INFO  : Context for 'APU' is selected.
20:10:35 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
20:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:36 INFO  : Context for 'APU' is selected.
20:10:36 INFO  : 'stop' command is executed.
20:10:36 INFO  : 'ps7_init' command is executed.
20:10:36 INFO  : 'ps7_post_config' command is executed.
20:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:36 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:36 INFO  : 'con' command is executed.
20:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:10:36 INFO  : Disconnected from the channel tcfchan#2.
20:28:14 INFO  : Registering command handlers for SDK TCF services
20:28:15 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
20:28:17 INFO  : XSCT server has started successfully.
20:28:17 INFO  : Successfully done setting XSCT server connection channel  
20:28:17 INFO  : Successfully done setting SDK workspace  
20:28:17 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
20:28:17 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
20:28:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632698867000,  Project:1632697344000
20:28:19 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
20:28:19 INFO  : Copied contents of /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
20:28:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:28:23 INFO  : 
20:28:23 INFO  : Updating hardware inferred compiler options for lab4.
20:28:23 INFO  : Clearing existing target manager status.
20:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:28:40 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
20:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:29:04 INFO  : 'fpga -state' command is executed.
20:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:04 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:29:04 INFO  : 'jtag frequency' command is executed.
20:29:04 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:29:04 INFO  : Context for 'APU' is selected.
20:29:04 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
20:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:04 INFO  : Context for 'APU' is selected.
20:29:04 INFO  : 'stop' command is executed.
20:29:04 INFO  : 'ps7_init' command is executed.
20:29:04 INFO  : 'ps7_post_config' command is executed.
20:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:04 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:04 INFO  : 'con' command is executed.
20:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:29:04 INFO  : Disconnected from the channel tcfchan#1.
20:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:30:30 INFO  : 'fpga -state' command is executed.
20:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:30:30 INFO  : 'jtag frequency' command is executed.
20:30:30 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:30:30 INFO  : Context for 'APU' is selected.
20:30:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
20:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:31 INFO  : Context for 'APU' is selected.
20:30:31 INFO  : 'stop' command is executed.
20:30:31 INFO  : 'ps7_init' command is executed.
20:30:31 INFO  : 'ps7_post_config' command is executed.
20:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:31 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:31 INFO  : 'con' command is executed.
20:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:30:31 INFO  : Disconnected from the channel tcfchan#2.
23:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
23:40:07 INFO  : 'fpga -state' command is executed.
23:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:08 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
23:40:08 INFO  : 'jtag frequency' command is executed.
23:40:08 INFO  : Sourcing of '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:40:08 INFO  : Context for 'APU' is selected.
23:40:08 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf'.
23:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:08 INFO  : Context for 'APU' is selected.
23:40:08 INFO  : 'stop' command is executed.
23:40:08 INFO  : 'ps7_init' command is executed.
23:40:08 INFO  : 'ps7_post_config' command is executed.
23:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:08 INFO  : The application '/home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/lab3/lab3.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:08 INFO  : 'con' command is executed.
23:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

23:40:08 INFO  : Disconnected from the channel tcfchan#3.
23:42:43 INFO  : Registering command handlers for SDK TCF services
23:42:44 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/lab3/lab3.sdk/temp_xsdb_launch_script.tcl
23:42:46 INFO  : XSCT server has started successfully.
23:42:46 INFO  : Successfully done setting XSCT server connection channel  
23:42:46 INFO  : Successfully done setting SDK workspace  
23:42:46 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/lab3/lab3.sdk/system_wrapper.hdf.
23:42:46 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
00:52:19 INFO  : Registering command handlers for SDK TCF services
00:52:20 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/temp_xsdb_launch_script.tcl
00:52:22 INFO  : XSCT server has started successfully.
00:52:22 INFO  : Successfully done setting XSCT server connection channel  
00:52:22 INFO  : Successfully done setting SDK workspace  
00:52:22 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper.hdf.
01:16:59 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/temp_xsdb_launch_script.tcl
01:17:00 INFO  : XSCT server has started successfully.
01:17:02 INFO  : Successfully done setting XSCT server connection channel  
01:17:02 INFO  : Successfully done setting SDK workspace  
01:17:03 INFO  : Registering command handlers for SDK TCF services
01:17:04 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper.hdf.
01:17:04 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
18:45:01 INFO  : Registering command handlers for SDK TCF services
18:45:02 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/temp_xsdb_launch_script.tcl
18:45:04 INFO  : XSCT server has started successfully.
18:45:05 INFO  : Successfully done setting XSCT server connection channel  
18:45:05 INFO  : Successfully done setting SDK workspace  
18:45:05 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper.hdf.
18:45:05 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
18:45:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632865475000,  Project:1632698867000
18:45:08 INFO  : The hardware specification for project 'system_wrapper_hw_platform_2' is different from /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper.hdf.
18:45:08 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_2/system.hdf.
18:45:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:45:23 INFO  : Clearing existing target manager status.
18:45:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:45:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:45:50 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
18:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:46:12 INFO  : 'fpga -state' command is executed.
18:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:12 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:46:12 INFO  : 'jtag frequency' command is executed.
18:46:12 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:46:12 INFO  : Context for 'APU' is selected.
18:46:13 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_1/system.hdf'.
18:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:13 INFO  : Context for 'APU' is selected.
18:46:13 INFO  : 'stop' command is executed.
18:46:13 INFO  : 'ps7_init' command is executed.
18:46:13 INFO  : 'ps7_post_config' command is executed.
18:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:13 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:13 INFO  : 'con' command is executed.
18:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:46:13 INFO  : Disconnected from the channel tcfchan#1.
18:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:55:01 INFO  : 'fpga -state' command is executed.
18:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:01 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:55:01 INFO  : 'jtag frequency' command is executed.
18:55:01 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
18:55:01 INFO  : Context for 'APU' is selected.
18:55:01 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
18:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:01 INFO  : Context for 'APU' is selected.
18:55:01 INFO  : 'stop' command is executed.
18:55:01 INFO  : 'ps7_init' command is executed.
18:55:01 INFO  : 'ps7_post_config' command is executed.
18:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:01 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:12 INFO  : Disconnected from the channel tcfchan#2.
18:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:55:22 INFO  : 'fpga -state' command is executed.
18:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:22 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:55:22 INFO  : 'jtag frequency' command is executed.
18:55:22 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
18:55:22 INFO  : Context for 'APU' is selected.
18:55:22 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
18:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:22 INFO  : Context for 'APU' is selected.
18:55:22 INFO  : 'stop' command is executed.
18:55:23 INFO  : 'ps7_init' command is executed.
18:55:23 INFO  : 'ps7_post_config' command is executed.
18:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:23 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:23 INFO  : 'con' command is executed.
18:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:55:23 INFO  : Disconnected from the channel tcfchan#3.
18:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:59:27 INFO  : 'fpga -state' command is executed.
18:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:27 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:59:27 INFO  : 'jtag frequency' command is executed.
18:59:27 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
18:59:27 INFO  : Context for 'APU' is selected.
18:59:27 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
18:59:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:27 INFO  : Context for 'APU' is selected.
18:59:27 INFO  : 'stop' command is executed.
18:59:28 INFO  : 'ps7_init' command is executed.
18:59:28 INFO  : 'ps7_post_config' command is executed.
18:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:28 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:28 INFO  : 'con' command is executed.
18:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:59:28 INFO  : Disconnected from the channel tcfchan#4.
18:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:59:46 INFO  : 'fpga -state' command is executed.
18:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:46 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:59:46 INFO  : 'jtag frequency' command is executed.
18:59:46 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
18:59:46 INFO  : Context for 'APU' is selected.
18:59:46 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
18:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:46 INFO  : Context for 'APU' is selected.
18:59:47 INFO  : 'stop' command is executed.
18:59:47 INFO  : 'ps7_init' command is executed.
18:59:47 INFO  : 'ps7_post_config' command is executed.
18:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:47 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:47 INFO  : 'con' command is executed.
18:59:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:59:47 INFO  : Disconnected from the channel tcfchan#5.
19:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:14:49 INFO  : 'fpga -state' command is executed.
19:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:49 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:14:49 INFO  : 'jtag frequency' command is executed.
19:14:49 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
19:14:49 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
19:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:49 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : 'stop' command is executed.
19:14:49 INFO  : 'ps7_init' command is executed.
19:14:49 INFO  : 'ps7_post_config' command is executed.
19:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:50 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:50 INFO  : 'con' command is executed.
19:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:14:50 INFO  : Disconnected from the channel tcfchan#6.
19:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:16:05 INFO  : 'fpga -state' command is executed.
19:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:05 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:16:05 INFO  : 'jtag frequency' command is executed.
19:16:05 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
19:16:05 INFO  : Context for 'APU' is selected.
19:16:05 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
19:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:05 INFO  : Context for 'APU' is selected.
19:16:05 INFO  : 'stop' command is executed.
19:16:05 INFO  : 'ps7_init' command is executed.
19:16:05 INFO  : 'ps7_post_config' command is executed.
19:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:05 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:05 INFO  : 'con' command is executed.
19:16:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:16:05 INFO  : Disconnected from the channel tcfchan#7.
19:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:16:40 INFO  : 'fpga -state' command is executed.
19:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:41 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:16:41 INFO  : 'jtag frequency' command is executed.
19:16:41 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
19:16:41 INFO  : Context for 'APU' is selected.
19:16:41 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
19:16:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:41 INFO  : Context for 'APU' is selected.
19:16:41 INFO  : 'stop' command is executed.
19:16:41 INFO  : 'ps7_init' command is executed.
19:16:41 INFO  : 'ps7_post_config' command is executed.
19:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:42 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:42 INFO  : 'con' command is executed.
19:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:16:42 INFO  : Disconnected from the channel tcfchan#8.
19:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:17:26 INFO  : 'fpga -state' command is executed.
19:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:26 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:17:26 INFO  : 'jtag frequency' command is executed.
19:17:26 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
19:17:26 INFO  : Context for 'APU' is selected.
19:17:26 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf'.
19:17:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:26 INFO  : Context for 'APU' is selected.
19:17:26 INFO  : 'stop' command is executed.
19:17:27 INFO  : 'ps7_init' command is executed.
19:17:27 INFO  : 'ps7_post_config' command is executed.
19:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:27 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/tpfinal/Debug/tpfinal.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:27 INFO  : 'con' command is executed.
19:17:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:17:27 INFO  : Disconnected from the channel tcfchan#9.
18:57:38 INFO  : Registering command handlers for SDK TCF services
18:57:39 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/temp_xsdb_launch_script.tcl
18:57:41 INFO  : XSCT server has started successfully.
18:57:41 INFO  : Successfully done setting XSCT server connection channel  
18:57:42 INFO  : Successfully done setting SDK workspace  
18:57:42 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1/tpfinal_V1.sdk/system_wrapper.hdf.
18:57:42 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
19:46:09 INFO  : Registering command handlers for SDK TCF services
19:46:10 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
19:46:12 INFO  : XSCT server has started successfully.
19:46:12 INFO  : Successfully done setting XSCT server connection channel  
19:46:12 INFO  : Successfully done setting SDK workspace  
19:46:12 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
19:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:49:49 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
19:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:50:09 INFO  : 'fpga -state' command is executed.
19:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:09 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:50:09 INFO  : 'jtag frequency' command is executed.
19:50:09 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:50:09 INFO  : Context for 'APU' is selected.
19:50:09 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:09 INFO  : Context for 'APU' is selected.
19:50:09 INFO  : 'stop' command is executed.
19:50:09 INFO  : 'ps7_init' command is executed.
19:50:09 INFO  : 'ps7_post_config' command is executed.
19:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:50:09 INFO  : Disconnected from the channel tcfchan#1.
19:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:50:29 INFO  : 'fpga -state' command is executed.
19:50:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:50:29 INFO  : 'jtag frequency' command is executed.
19:50:29 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:50:29 INFO  : Context for 'APU' is selected.
19:50:29 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:29 INFO  : Context for 'APU' is selected.
19:50:29 INFO  : 'stop' command is executed.
19:50:30 INFO  : 'ps7_init' command is executed.
19:50:30 INFO  : 'ps7_post_config' command is executed.
19:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:30 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:30 INFO  : 'con' command is executed.
19:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:50:30 INFO  : Disconnected from the channel tcfchan#2.
19:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:54:12 INFO  : 'fpga -state' command is executed.
19:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:12 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:54:12 INFO  : 'jtag frequency' command is executed.
19:54:12 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:54:12 INFO  : Context for 'APU' is selected.
19:54:12 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:12 INFO  : Context for 'APU' is selected.
19:54:12 INFO  : 'stop' command is executed.
19:54:12 INFO  : 'ps7_init' command is executed.
19:54:12 INFO  : 'ps7_post_config' command is executed.
19:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:12 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:12 INFO  : 'con' command is executed.
19:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:54:12 INFO  : Disconnected from the channel tcfchan#3.
19:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:55:34 INFO  : 'fpga -state' command is executed.
19:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:34 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:55:34 INFO  : 'jtag frequency' command is executed.
19:55:34 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:55:34 INFO  : Context for 'APU' is selected.
19:55:34 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:34 INFO  : Context for 'APU' is selected.
19:55:34 INFO  : 'stop' command is executed.
19:55:34 INFO  : 'ps7_init' command is executed.
19:55:34 INFO  : 'ps7_post_config' command is executed.
19:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:34 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:35 INFO  : 'con' command is executed.
19:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:55:35 INFO  : Disconnected from the channel tcfchan#4.
19:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:58:10 INFO  : 'fpga -state' command is executed.
19:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:10 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:58:10 INFO  : 'jtag frequency' command is executed.
19:58:10 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:58:10 INFO  : Context for 'APU' is selected.
19:58:10 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:10 INFO  : Context for 'APU' is selected.
19:58:10 INFO  : 'stop' command is executed.
19:58:11 INFO  : 'ps7_init' command is executed.
19:58:11 INFO  : 'ps7_post_config' command is executed.
19:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:11 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:11 INFO  : 'con' command is executed.
19:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:58:11 INFO  : Disconnected from the channel tcfchan#5.
19:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:58:30 INFO  : 'fpga -state' command is executed.
19:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:58:30 INFO  : 'jtag frequency' command is executed.
19:58:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:58:30 INFO  : Context for 'APU' is selected.
19:58:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:30 INFO  : Context for 'APU' is selected.
19:58:30 INFO  : 'stop' command is executed.
19:58:31 INFO  : 'ps7_init' command is executed.
19:58:31 INFO  : 'ps7_post_config' command is executed.
19:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:31 INFO  : 'con' command is executed.
19:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:58:31 INFO  : Disconnected from the channel tcfchan#6.
19:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:59:30 INFO  : 'fpga -state' command is executed.
19:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:59:30 INFO  : 'jtag frequency' command is executed.
19:59:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:59:30 INFO  : Context for 'APU' is selected.
19:59:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:30 INFO  : Context for 'APU' is selected.
19:59:30 INFO  : 'stop' command is executed.
19:59:31 INFO  : 'ps7_init' command is executed.
19:59:31 INFO  : 'ps7_post_config' command is executed.
19:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:31 INFO  : 'con' command is executed.
19:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:59:31 INFO  : Disconnected from the channel tcfchan#7.
20:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:03:17 INFO  : 'fpga -state' command is executed.
20:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:17 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:03:17 INFO  : 'jtag frequency' command is executed.
20:03:17 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:03:17 INFO  : Context for 'APU' is selected.
20:03:17 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:03:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:17 INFO  : Context for 'APU' is selected.
20:03:17 INFO  : 'stop' command is executed.
20:03:18 INFO  : 'ps7_init' command is executed.
20:03:18 INFO  : 'ps7_post_config' command is executed.
20:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:18 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:18 INFO  : 'con' command is executed.
20:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:03:18 INFO  : Disconnected from the channel tcfchan#8.
20:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:04:44 INFO  : 'fpga -state' command is executed.
20:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:04:44 INFO  : 'jtag frequency' command is executed.
20:04:44 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:04:44 INFO  : Context for 'APU' is selected.
20:04:44 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:04:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:44 INFO  : Context for 'APU' is selected.
20:04:44 INFO  : 'stop' command is executed.
20:04:44 INFO  : 'ps7_init' command is executed.
20:04:44 INFO  : 'ps7_post_config' command is executed.
20:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : 'con' command is executed.
20:04:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:04:44 INFO  : Disconnected from the channel tcfchan#9.
20:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:05:35 INFO  : 'fpga -state' command is executed.
20:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:35 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:05:35 INFO  : 'jtag frequency' command is executed.
20:05:35 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:05:35 INFO  : Context for 'APU' is selected.
20:05:35 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:05:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:35 INFO  : Context for 'APU' is selected.
20:05:35 INFO  : 'stop' command is executed.
20:05:36 INFO  : 'ps7_init' command is executed.
20:05:36 INFO  : 'ps7_post_config' command is executed.
20:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:36 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:36 INFO  : 'con' command is executed.
20:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:05:36 INFO  : Disconnected from the channel tcfchan#10.
20:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:10:33 INFO  : 'fpga -state' command is executed.
20:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:33 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:10:33 INFO  : 'jtag frequency' command is executed.
20:10:33 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:10:33 INFO  : Context for 'APU' is selected.
20:10:33 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:33 INFO  : Context for 'APU' is selected.
20:10:33 INFO  : 'stop' command is executed.
20:10:33 INFO  : 'ps7_init' command is executed.
20:10:33 INFO  : 'ps7_post_config' command is executed.
20:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:34 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:34 INFO  : 'con' command is executed.
20:10:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:10:34 INFO  : Disconnected from the channel tcfchan#11.
20:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:10:47 INFO  : 'fpga -state' command is executed.
20:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:48 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:10:48 INFO  : 'jtag frequency' command is executed.
20:10:48 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:10:48 INFO  : Context for 'APU' is selected.
20:10:48 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:48 INFO  : Context for 'APU' is selected.
20:10:48 INFO  : 'stop' command is executed.
20:10:48 INFO  : 'ps7_init' command is executed.
20:10:48 INFO  : 'ps7_post_config' command is executed.
20:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:48 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:48 INFO  : 'con' command is executed.
20:10:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:10:48 INFO  : Disconnected from the channel tcfchan#12.
20:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:11:15 INFO  : 'fpga -state' command is executed.
20:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:15 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:11:15 INFO  : 'jtag frequency' command is executed.
20:11:15 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:11:15 INFO  : Context for 'APU' is selected.
20:11:15 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:15 INFO  : Context for 'APU' is selected.
20:11:15 INFO  : 'stop' command is executed.
20:11:16 INFO  : 'ps7_init' command is executed.
20:11:16 INFO  : 'ps7_post_config' command is executed.
20:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:16 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:16 INFO  : 'con' command is executed.
20:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:11:16 INFO  : Disconnected from the channel tcfchan#13.
20:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:12:17 INFO  : 'fpga -state' command is executed.
20:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:17 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:12:17 INFO  : 'jtag frequency' command is executed.
20:12:17 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:12:17 INFO  : Context for 'APU' is selected.
20:12:17 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:17 INFO  : Context for 'APU' is selected.
20:12:17 INFO  : 'stop' command is executed.
20:12:18 INFO  : 'ps7_init' command is executed.
20:12:18 INFO  : 'ps7_post_config' command is executed.
20:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:18 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:18 INFO  : 'con' command is executed.
20:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:12:18 INFO  : Disconnected from the channel tcfchan#14.
20:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:19:45 INFO  : 'fpga -state' command is executed.
20:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:45 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:19:45 INFO  : 'jtag frequency' command is executed.
20:19:45 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:19:45 INFO  : Context for 'APU' is selected.
20:19:45 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:19:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:45 INFO  : Context for 'APU' is selected.
20:19:45 INFO  : 'stop' command is executed.
20:19:45 INFO  : 'ps7_init' command is executed.
20:19:45 INFO  : 'ps7_post_config' command is executed.
20:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:45 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:45 INFO  : 'con' command is executed.
20:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:19:45 INFO  : Disconnected from the channel tcfchan#15.
20:27:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632958022000,  Project:1632955540000
20:27:20 INFO  : Project system_wrapper_hw_platform_3's source hardware specification located at /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:27:37 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
20:27:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:27:40 INFO  : 
20:27:41 INFO  : Updating hardware inferred compiler options for tpfinalv2.
20:27:41 INFO  : Clearing existing target manager status.
20:27:41 INFO  : Closing and re-opening the MSS file of ther project tpfinalv2_bsp
20:27:41 INFO  : Closing and re-opening the MSS file of ther project tpfinalv2_bsp
20:27:41 INFO  : Closing and re-opening the MSS file of ther project tpfinalv2_bsp
20:27:41 INFO  : Closing and re-opening the MSS file of ther project tpfinalv2_bsp
20:27:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:27:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:28:13 INFO  : Registering command handlers for SDK TCF services
20:28:14 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
20:28:16 INFO  : XSCT server has started successfully.
20:28:16 INFO  : Successfully done setting XSCT server connection channel  
20:28:16 INFO  : Successfully done setting SDK workspace  
20:28:16 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
20:28:16 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
20:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:28:57 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
20:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:29:12 INFO  : 'fpga -state' command is executed.
20:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:12 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:29:12 INFO  : 'jtag frequency' command is executed.
20:29:12 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:29:12 INFO  : Context for 'APU' is selected.
20:29:12 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:29:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:12 INFO  : Context for 'APU' is selected.
20:29:12 INFO  : 'stop' command is executed.
20:29:13 INFO  : 'ps7_init' command is executed.
20:29:13 INFO  : 'ps7_post_config' command is executed.
20:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:13 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:13 INFO  : 'con' command is executed.
20:29:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:29:13 INFO  : Disconnected from the channel tcfchan#1.
20:45:01 INFO  : Registering command handlers for SDK TCF services
20:45:02 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
20:45:04 INFO  : XSCT server has started successfully.
20:45:04 INFO  : Successfully done setting XSCT server connection channel  
20:45:04 INFO  : Successfully done setting SDK workspace  
20:45:04 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
20:45:04 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
20:45:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632959074000,  Project:1632958022000
20:45:06 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
20:45:06 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
20:45:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:45:10 INFO  : 
20:45:11 INFO  : Updating hardware inferred compiler options for tpfinalv2.
20:45:15 INFO  : Clearing existing target manager status.
20:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:45:48 INFO  : 'fpga -state' command is executed.
20:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:48 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:45:48 INFO  : 'jtag frequency' command is executed.
20:45:48 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:45:48 INFO  : Context for 'APU' is selected.
20:45:48 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:48 INFO  : Context for 'APU' is selected.
20:45:48 INFO  : 'stop' command is executed.
20:45:49 INFO  : 'ps7_init' command is executed.
20:45:49 INFO  : 'ps7_post_config' command is executed.
20:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:49 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:49 INFO  : 'con' command is executed.
20:45:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:45:49 INFO  : Disconnected from the channel tcfchan#1.
20:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:46:29 INFO  : 'fpga -state' command is executed.
20:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:46:29 INFO  : 'jtag frequency' command is executed.
20:46:29 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:46:29 INFO  : Context for 'APU' is selected.
20:46:29 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:29 INFO  : Context for 'APU' is selected.
20:46:29 INFO  : 'stop' command is executed.
20:46:30 INFO  : 'ps7_init' command is executed.
20:46:30 INFO  : 'ps7_post_config' command is executed.
20:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:30 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:30 INFO  : 'con' command is executed.
20:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:46:30 INFO  : Disconnected from the channel tcfchan#2.
21:04:54 INFO  : Registering command handlers for SDK TCF services
21:04:55 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
21:04:57 INFO  : XSCT server has started successfully.
21:04:57 INFO  : Successfully done setting XSCT server connection channel  
21:04:57 INFO  : Successfully done setting SDK workspace  
21:04:57 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
21:04:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
21:05:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632960270000,  Project:1632959074000
21:05:00 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
21:05:00 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
21:05:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:05:03 INFO  : 
21:05:04 INFO  : Updating hardware inferred compiler options for tpfinalv2.
21:05:04 INFO  : Clearing existing target manager status.
21:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:05:20 INFO  : 'fpga -state' command is executed.
21:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:05:20 INFO  : 'jtag frequency' command is executed.
21:05:20 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:05:20 INFO  : Context for 'APU' is selected.
21:05:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:20 INFO  : Context for 'APU' is selected.
21:05:20 INFO  : 'stop' command is executed.
21:05:20 INFO  : 'ps7_init' command is executed.
21:05:20 INFO  : 'ps7_post_config' command is executed.
21:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:20 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:20 INFO  : 'con' command is executed.
21:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:05:20 INFO  : Disconnected from the channel tcfchan#1.
21:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:08:04 INFO  : 'fpga -state' command is executed.
21:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:04 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:08:04 INFO  : 'jtag frequency' command is executed.
21:08:04 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:08:04 INFO  : Context for 'APU' is selected.
21:08:04 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:04 INFO  : Context for 'APU' is selected.
21:08:04 INFO  : 'stop' command is executed.
21:08:04 INFO  : 'ps7_init' command is executed.
21:08:04 INFO  : 'ps7_post_config' command is executed.
21:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:04 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:04 INFO  : 'con' command is executed.
21:08:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:08:04 INFO  : Disconnected from the channel tcfchan#2.
21:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:08:30 INFO  : 'fpga -state' command is executed.
21:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:08:30 INFO  : 'jtag frequency' command is executed.
21:08:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:08:30 INFO  : Context for 'APU' is selected.
21:08:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:30 INFO  : Context for 'APU' is selected.
21:08:30 INFO  : 'stop' command is executed.
21:08:31 INFO  : 'ps7_init' command is executed.
21:08:31 INFO  : 'ps7_post_config' command is executed.
21:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:31 INFO  : 'con' command is executed.
21:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:08:31 INFO  : Disconnected from the channel tcfchan#3.
21:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:08:46 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
21:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:09:03 INFO  : 'fpga -state' command is executed.
21:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:03 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:09:03 INFO  : 'jtag frequency' command is executed.
21:09:03 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:09:03 INFO  : Context for 'APU' is selected.
21:09:03 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:03 INFO  : Context for 'APU' is selected.
21:09:03 INFO  : 'stop' command is executed.
21:09:03 INFO  : 'ps7_init' command is executed.
21:09:03 INFO  : 'ps7_post_config' command is executed.
21:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:04 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:04 INFO  : 'con' command is executed.
21:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:09:04 INFO  : Disconnected from the channel tcfchan#4.
21:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:09:59 INFO  : 'fpga -state' command is executed.
21:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:59 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:09:59 INFO  : 'jtag frequency' command is executed.
21:09:59 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:09:59 INFO  : Context for 'APU' is selected.
21:09:59 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:09:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:59 INFO  : Context for 'APU' is selected.
21:09:59 INFO  : 'stop' command is executed.
21:09:59 INFO  : 'ps7_init' command is executed.
21:09:59 INFO  : 'ps7_post_config' command is executed.
21:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:59 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:59 INFO  : 'con' command is executed.
21:09:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:09:59 INFO  : Disconnected from the channel tcfchan#5.
21:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:10:18 INFO  : 'fpga -state' command is executed.
21:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:18 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:10:18 INFO  : 'jtag frequency' command is executed.
21:10:18 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:10:18 INFO  : Context for 'APU' is selected.
21:10:18 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:18 INFO  : Context for 'APU' is selected.
21:10:18 INFO  : 'stop' command is executed.
21:10:18 INFO  : 'ps7_init' command is executed.
21:10:18 INFO  : 'ps7_post_config' command is executed.
21:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:19 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:19 INFO  : 'con' command is executed.
21:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:10:19 INFO  : Disconnected from the channel tcfchan#6.
21:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:10:38 INFO  : 'fpga -state' command is executed.
21:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:38 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:10:38 INFO  : 'jtag frequency' command is executed.
21:10:38 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:10:38 INFO  : Context for 'APU' is selected.
21:10:38 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:10:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:38 INFO  : Context for 'APU' is selected.
21:10:38 INFO  : 'stop' command is executed.
21:10:38 INFO  : 'ps7_init' command is executed.
21:10:38 INFO  : 'ps7_post_config' command is executed.
21:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:39 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:39 INFO  : 'con' command is executed.
21:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:10:39 INFO  : Disconnected from the channel tcfchan#7.
21:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:11:07 INFO  : 'fpga -state' command is executed.
21:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:08 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:11:08 INFO  : 'jtag frequency' command is executed.
21:11:08 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:11:08 INFO  : Context for 'APU' is selected.
21:11:08 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:08 INFO  : Context for 'APU' is selected.
21:11:08 INFO  : 'stop' command is executed.
21:11:08 INFO  : 'ps7_init' command is executed.
21:11:08 INFO  : 'ps7_post_config' command is executed.
21:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:08 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:08 INFO  : 'con' command is executed.
21:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:11:08 INFO  : Disconnected from the channel tcfchan#8.
21:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:11:38 INFO  : 'fpga -state' command is executed.
21:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:38 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:11:38 INFO  : 'jtag frequency' command is executed.
21:11:38 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:11:38 INFO  : Context for 'APU' is selected.
21:11:38 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:38 INFO  : Context for 'APU' is selected.
21:11:38 INFO  : 'stop' command is executed.
21:11:39 INFO  : 'ps7_init' command is executed.
21:11:39 INFO  : 'ps7_post_config' command is executed.
21:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:39 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:39 INFO  : 'con' command is executed.
21:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:11:39 INFO  : Disconnected from the channel tcfchan#9.
21:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:11:56 INFO  : 'fpga -state' command is executed.
21:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:56 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:11:56 INFO  : 'jtag frequency' command is executed.
21:11:56 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:11:56 INFO  : Context for 'APU' is selected.
21:11:56 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
21:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:56 INFO  : Context for 'APU' is selected.
21:11:56 INFO  : 'stop' command is executed.
21:11:57 INFO  : 'ps7_init' command is executed.
21:11:57 INFO  : 'ps7_post_config' command is executed.
21:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:57 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:57 INFO  : 'con' command is executed.
21:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:11:57 INFO  : Disconnected from the channel tcfchan#10.
22:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
22:03:46 INFO  : 'fpga -state' command is executed.
22:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:46 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
22:03:46 INFO  : 'jtag frequency' command is executed.
22:03:46 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:03:46 INFO  : Context for 'APU' is selected.
22:03:46 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
22:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:46 INFO  : Context for 'APU' is selected.
22:03:46 INFO  : 'stop' command is executed.
22:03:46 INFO  : 'ps7_init' command is executed.
22:03:46 INFO  : 'ps7_post_config' command is executed.
22:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:47 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:47 INFO  : 'con' command is executed.
22:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

22:03:47 INFO  : Disconnected from the channel tcfchan#11.
22:08:20 INFO  : Registering command handlers for SDK TCF services
22:08:21 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
22:08:23 INFO  : XSCT server has started successfully.
22:08:23 INFO  : Successfully done setting XSCT server connection channel  
22:08:23 INFO  : Successfully done setting SDK workspace  
22:08:23 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
22:08:23 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
22:08:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1632964077000,  Project:1632960270000
22:08:25 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
22:08:25 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
22:08:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:08:29 INFO  : 
22:08:29 INFO  : Updating hardware inferred compiler options for tpfinalv2.
22:08:29 INFO  : Clearing existing target manager status.
18:49:58 INFO  : Registering command handlers for SDK TCF services
18:49:59 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
18:50:01 INFO  : XSCT server has started successfully.
18:50:01 INFO  : Successfully done setting XSCT server connection channel  
18:50:01 INFO  : Successfully done setting SDK workspace  
18:50:01 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
18:50:01 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
19:25:12 INFO  : Registering command handlers for SDK TCF services
19:25:13 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
19:25:15 INFO  : XSCT server has started successfully.
19:25:15 INFO  : Successfully done setting XSCT server connection channel  
19:25:15 INFO  : Successfully done setting SDK workspace  
19:25:15 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
19:25:15 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
19:25:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633299880000,  Project:1632964077000
19:25:17 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
19:25:17 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
19:25:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:25:20 INFO  : 
19:25:21 INFO  : Updating hardware inferred compiler options for tpfinalv2.
19:25:21 INFO  : Clearing existing target manager status.
19:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:25:40 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
19:25:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:25:53 INFO  : 'fpga -state' command is executed.
19:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:53 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:25:53 INFO  : 'jtag frequency' command is executed.
19:25:53 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:25:53 INFO  : Context for 'APU' is selected.
19:25:53 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:53 INFO  : Context for 'APU' is selected.
19:25:53 INFO  : 'stop' command is executed.
19:25:54 INFO  : 'ps7_init' command is executed.
19:25:54 INFO  : 'ps7_post_config' command is executed.
19:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:54 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:54 INFO  : 'con' command is executed.
19:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:25:54 INFO  : Disconnected from the channel tcfchan#1.
19:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:26:36 INFO  : 'fpga -state' command is executed.
19:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:36 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:26:36 INFO  : 'jtag frequency' command is executed.
19:26:36 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:26:36 INFO  : Context for 'APU' is selected.
19:26:36 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:26:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:36 INFO  : Context for 'APU' is selected.
19:26:36 INFO  : 'stop' command is executed.
19:26:37 INFO  : 'ps7_init' command is executed.
19:26:37 INFO  : 'ps7_post_config' command is executed.
19:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:37 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:37 INFO  : 'con' command is executed.
19:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:26:37 INFO  : Disconnected from the channel tcfchan#2.
19:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:31:05 INFO  : 'fpga -state' command is executed.
19:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:05 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:31:05 INFO  : 'jtag frequency' command is executed.
19:31:05 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:31:05 INFO  : Context for 'APU' is selected.
19:31:05 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
19:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:05 INFO  : Context for 'APU' is selected.
19:31:05 INFO  : 'stop' command is executed.
19:31:06 INFO  : 'ps7_init' command is executed.
19:31:06 INFO  : 'ps7_post_config' command is executed.
19:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:06 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:06 INFO  : 'con' command is executed.
19:31:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:31:06 INFO  : Disconnected from the channel tcfchan#3.
20:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:27:13 INFO  : 'fpga -state' command is executed.
20:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:13 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:27:13 INFO  : 'jtag frequency' command is executed.
20:27:13 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:27:13 INFO  : Context for 'APU' is selected.
20:27:13 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:13 INFO  : Context for 'APU' is selected.
20:27:13 INFO  : 'stop' command is executed.
20:27:14 INFO  : 'ps7_init' command is executed.
20:27:14 INFO  : 'ps7_post_config' command is executed.
20:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:14 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:14 INFO  : 'con' command is executed.
20:27:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:27:14 INFO  : Disconnected from the channel tcfchan#4.
20:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:28:25 INFO  : 'fpga -state' command is executed.
20:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:28:25 INFO  : 'jtag frequency' command is executed.
20:28:25 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:28:25 INFO  : Context for 'APU' is selected.
20:28:25 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:28:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:25 INFO  : Context for 'APU' is selected.
20:28:25 INFO  : 'stop' command is executed.
20:28:25 INFO  : 'ps7_init' command is executed.
20:28:25 INFO  : 'ps7_post_config' command is executed.
20:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:25 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:26 INFO  : 'con' command is executed.
20:28:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:28:26 INFO  : Disconnected from the channel tcfchan#5.
20:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:29:20 INFO  : 'fpga -state' command is executed.
20:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:29:20 INFO  : 'jtag frequency' command is executed.
20:29:20 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:29:20 INFO  : Context for 'APU' is selected.
20:29:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
20:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:20 INFO  : Context for 'APU' is selected.
20:29:20 INFO  : 'stop' command is executed.
20:29:21 INFO  : 'ps7_init' command is executed.
20:29:21 INFO  : 'ps7_post_config' command is executed.
20:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:21 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:21 INFO  : 'con' command is executed.
20:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:29:21 INFO  : Disconnected from the channel tcfchan#6.
21:20:42 ERROR : (XSDB Server)Terminado

22:54:12 INFO  : Registering command handlers for SDK TCF services
22:54:13 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
22:54:15 INFO  : XSCT server has started successfully.
22:54:15 INFO  : Successfully done setting XSCT server connection channel  
22:54:16 INFO  : Successfully done setting SDK workspace  
22:54:16 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
22:54:16 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
22:54:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633312423000,  Project:1633299880000
22:54:19 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
22:54:19 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
22:54:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:54:22 INFO  : 
22:54:23 INFO  : Updating hardware inferred compiler options for tpfinalv2.
22:54:23 INFO  : Clearing existing target manager status.
22:56:10 INFO  : Registering command handlers for SDK TCF services
22:56:11 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
22:56:13 INFO  : XSCT server has started successfully.
22:56:13 INFO  : Successfully done setting XSCT server connection channel  
22:56:13 INFO  : Successfully done setting SDK workspace  
22:56:13 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
22:56:13 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
22:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
22:57:01 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
22:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
22:57:12 INFO  : 'fpga -state' command is executed.
22:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:13 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
22:57:13 INFO  : 'jtag frequency' command is executed.
22:57:13 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:57:13 INFO  : Context for 'APU' is selected.
22:57:13 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
22:57:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:13 INFO  : Context for 'APU' is selected.
22:57:13 INFO  : 'stop' command is executed.
22:57:13 INFO  : 'ps7_init' command is executed.
22:57:13 INFO  : 'ps7_post_config' command is executed.
22:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:13 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:13 INFO  : 'con' command is executed.
22:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

22:57:13 INFO  : Disconnected from the channel tcfchan#1.
00:17:12 INFO  : Registering command handlers for SDK TCF services
00:17:12 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
00:17:14 INFO  : XSCT server has started successfully.
00:17:14 INFO  : Successfully done setting XSCT server connection channel  
00:17:15 INFO  : Successfully done setting SDK workspace  
00:17:15 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
00:17:15 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
00:17:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633317408000,  Project:1633312423000
00:17:17 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
00:17:17 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
00:17:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:17:21 INFO  : 
00:17:22 INFO  : Updating hardware inferred compiler options for tpfinalv2.
00:17:22 INFO  : Clearing existing target manager status.
00:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:18:07 INFO  : 'fpga -state' command is executed.
00:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:07 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:18:07 INFO  : 'jtag frequency' command is executed.
00:18:07 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
00:18:07 INFO  : Context for 'APU' is selected.
00:18:08 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
00:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:08 INFO  : Context for 'APU' is selected.
00:18:08 INFO  : 'stop' command is executed.
00:18:08 INFO  : 'ps7_init' command is executed.
00:18:08 INFO  : 'ps7_post_config' command is executed.
00:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:08 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:08 INFO  : 'con' command is executed.
00:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:18:08 INFO  : Disconnected from the channel tcfchan#1.
00:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:19:58 INFO  : 'fpga -state' command is executed.
00:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:58 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:19:58 INFO  : 'jtag frequency' command is executed.
00:19:58 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
00:19:58 INFO  : Context for 'APU' is selected.
00:19:58 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
00:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:58 INFO  : Context for 'APU' is selected.
00:19:58 INFO  : 'stop' command is executed.
00:19:58 INFO  : 'ps7_init' command is executed.
00:19:58 INFO  : 'ps7_post_config' command is executed.
00:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:58 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:58 INFO  : 'con' command is executed.
00:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:19:58 INFO  : Disconnected from the channel tcfchan#2.
00:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:28:37 INFO  : 'fpga -state' command is executed.
00:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:37 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:28:37 INFO  : 'jtag frequency' command is executed.
00:28:37 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
00:28:37 INFO  : Context for 'APU' is selected.
00:28:37 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
00:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:37 INFO  : Context for 'APU' is selected.
00:28:37 INFO  : 'stop' command is executed.
00:28:38 INFO  : 'ps7_init' command is executed.
00:28:38 INFO  : 'ps7_post_config' command is executed.
00:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:38 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:38 INFO  : 'con' command is executed.
00:28:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:28:38 INFO  : Disconnected from the channel tcfchan#3.
00:35:30 INFO  : Registering command handlers for SDK TCF services
00:35:31 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
00:35:33 INFO  : XSCT server has started successfully.
00:35:33 INFO  : Successfully done setting XSCT server connection channel  
00:35:33 INFO  : Successfully done setting SDK workspace  
00:35:33 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
00:35:33 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
00:35:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633318508000,  Project:1633317408000
00:35:35 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
00:35:35 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
00:35:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:35:38 INFO  : 
00:35:39 INFO  : Updating hardware inferred compiler options for tpfinalv2.
00:35:39 INFO  : Clearing existing target manager status.
00:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:35:52 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
00:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:36:04 INFO  : 'fpga -state' command is executed.
00:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:05 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
00:36:05 INFO  : 'jtag frequency' command is executed.
00:36:05 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
00:36:05 INFO  : Context for 'APU' is selected.
00:36:05 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
00:36:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:05 INFO  : Context for 'APU' is selected.
00:36:05 INFO  : 'stop' command is executed.
00:36:05 INFO  : 'ps7_init' command is executed.
00:36:05 INFO  : 'ps7_post_config' command is executed.
00:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:05 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:05 INFO  : 'con' command is executed.
00:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

00:36:05 INFO  : Disconnected from the channel tcfchan#1.
00:52:39 INFO  : Registering command handlers for SDK TCF services
00:52:40 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
00:52:42 INFO  : XSCT server has started successfully.
00:52:43 INFO  : Successfully done setting XSCT server connection channel  
00:52:43 INFO  : Successfully done setting SDK workspace  
00:52:43 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
00:52:43 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
00:52:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633319533000,  Project:1633318508000
00:52:45 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
00:52:45 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
00:52:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:52:48 INFO  : 
00:52:49 INFO  : Updating hardware inferred compiler options for tpfinalv2.
00:52:49 INFO  : Clearing existing target manager status.
00:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
00:53:02 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
01:16:12 INFO  : Registering command handlers for SDK TCF services
01:16:13 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
01:16:15 INFO  : XSCT server has started successfully.
01:16:15 INFO  : Successfully done setting XSCT server connection channel  
01:16:15 INFO  : Successfully done setting SDK workspace  
01:16:15 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
01:16:16 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
01:16:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633320940000,  Project:1633319533000
01:16:18 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
01:16:18 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
01:16:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:16:28 INFO  : 
01:16:29 INFO  : Updating hardware inferred compiler options for tpfinalv2.
01:16:29 INFO  : Clearing existing target manager status.
01:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:16:36 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
01:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:17:57 INFO  : 'fpga -state' command is executed.
01:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:57 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:17:57 INFO  : 'jtag frequency' command is executed.
01:17:57 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:17:57 INFO  : Context for 'APU' is selected.
01:17:57 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:17:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:57 INFO  : Context for 'APU' is selected.
01:17:57 INFO  : 'stop' command is executed.
01:17:57 INFO  : 'ps7_init' command is executed.
01:17:57 INFO  : 'ps7_post_config' command is executed.
01:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:57 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:57 INFO  : 'con' command is executed.
01:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:17:57 INFO  : Disconnected from the channel tcfchan#1.
01:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:18:20 INFO  : 'fpga -state' command is executed.
01:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:18:20 INFO  : 'jtag frequency' command is executed.
01:18:20 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:18:20 INFO  : Context for 'APU' is selected.
01:18:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:18:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:20 INFO  : Context for 'APU' is selected.
01:18:20 INFO  : 'stop' command is executed.
01:18:20 INFO  : 'ps7_init' command is executed.
01:18:20 INFO  : 'ps7_post_config' command is executed.
01:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:20 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:20 INFO  : 'con' command is executed.
01:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:18:20 INFO  : Disconnected from the channel tcfchan#2.
01:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:18:38 INFO  : 'fpga -state' command is executed.
01:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:38 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:18:38 INFO  : 'jtag frequency' command is executed.
01:18:38 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:18:38 INFO  : Context for 'APU' is selected.
01:18:38 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:38 INFO  : Context for 'APU' is selected.
01:18:38 INFO  : 'stop' command is executed.
01:18:38 INFO  : 'ps7_init' command is executed.
01:18:38 INFO  : 'ps7_post_config' command is executed.
01:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:38 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:38 INFO  : 'con' command is executed.
01:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:18:38 INFO  : Disconnected from the channel tcfchan#3.
01:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:19:01 INFO  : 'fpga -state' command is executed.
01:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:01 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:19:01 INFO  : 'jtag frequency' command is executed.
01:19:01 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:19:01 INFO  : Context for 'APU' is selected.
01:19:01 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:19:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:01 INFO  : Context for 'APU' is selected.
01:19:01 INFO  : 'stop' command is executed.
01:19:02 INFO  : 'ps7_init' command is executed.
01:19:02 INFO  : 'ps7_post_config' command is executed.
01:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:02 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:02 INFO  : 'con' command is executed.
01:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:19:02 INFO  : Disconnected from the channel tcfchan#4.
01:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:19:19 INFO  : 'fpga -state' command is executed.
01:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:19:20 INFO  : 'jtag frequency' command is executed.
01:19:20 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:19:20 INFO  : Context for 'APU' is selected.
01:19:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:20 INFO  : Context for 'APU' is selected.
01:19:20 INFO  : 'stop' command is executed.
01:19:20 INFO  : 'ps7_init' command is executed.
01:19:20 INFO  : 'ps7_post_config' command is executed.
01:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:20 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:20 INFO  : 'con' command is executed.
01:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:19:20 INFO  : Disconnected from the channel tcfchan#5.
01:19:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:19:43 INFO  : 'fpga -state' command is executed.
01:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:19:44 INFO  : 'jtag frequency' command is executed.
01:19:44 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:19:44 INFO  : Context for 'APU' is selected.
01:19:44 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:44 INFO  : Context for 'APU' is selected.
01:19:44 INFO  : 'stop' command is executed.
01:19:44 INFO  : 'ps7_init' command is executed.
01:19:44 INFO  : 'ps7_post_config' command is executed.
01:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:44 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:44 INFO  : 'con' command is executed.
01:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:19:44 INFO  : Disconnected from the channel tcfchan#6.
01:22:17 INFO  : Registering command handlers for SDK TCF services
01:22:18 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
01:22:20 INFO  : XSCT server has started successfully.
01:22:20 INFO  : Successfully done setting XSCT server connection channel  
01:22:20 INFO  : Successfully done setting SDK workspace  
01:22:20 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
01:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:22:35 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
01:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:22:48 INFO  : 'fpga -state' command is executed.
01:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:48 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:22:48 INFO  : 'jtag frequency' command is executed.
01:22:48 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:22:48 INFO  : Context for 'APU' is selected.
01:22:48 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:48 INFO  : Context for 'APU' is selected.
01:22:48 INFO  : 'stop' command is executed.
01:22:48 INFO  : 'ps7_init' command is executed.
01:22:48 INFO  : 'ps7_post_config' command is executed.
01:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:48 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:48 INFO  : 'con' command is executed.
01:22:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:22:48 INFO  : Disconnected from the channel tcfchan#1.
01:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:24:54 INFO  : 'fpga -state' command is executed.
01:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:54 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:24:54 INFO  : 'jtag frequency' command is executed.
01:24:54 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:24:54 INFO  : Context for 'APU' is selected.
01:24:54 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:54 INFO  : Context for 'APU' is selected.
01:24:54 INFO  : 'stop' command is executed.
01:24:54 INFO  : 'ps7_init' command is executed.
01:24:54 INFO  : 'ps7_post_config' command is executed.
01:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:55 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:55 INFO  : 'con' command is executed.
01:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:24:55 INFO  : Disconnected from the channel tcfchan#2.
01:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:25:23 INFO  : 'fpga -state' command is executed.
01:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:23 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:25:23 INFO  : 'jtag frequency' command is executed.
01:25:23 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:25:23 INFO  : Context for 'APU' is selected.
01:25:23 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:25:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:23 INFO  : Context for 'APU' is selected.
01:25:23 INFO  : 'stop' command is executed.
01:25:23 INFO  : 'ps7_init' command is executed.
01:25:23 INFO  : 'ps7_post_config' command is executed.
01:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:23 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:23 INFO  : 'con' command is executed.
01:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:25:23 INFO  : Disconnected from the channel tcfchan#3.
01:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:25:40 INFO  : 'fpga -state' command is executed.
01:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:25:40 INFO  : 'jtag frequency' command is executed.
01:25:40 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:25:40 INFO  : Context for 'APU' is selected.
01:25:41 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:41 INFO  : Context for 'APU' is selected.
01:25:41 INFO  : 'stop' command is executed.
01:25:41 INFO  : 'ps7_init' command is executed.
01:25:41 INFO  : 'ps7_post_config' command is executed.
01:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:41 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:41 INFO  : 'con' command is executed.
01:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:25:41 INFO  : Disconnected from the channel tcfchan#4.
01:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:25:57 INFO  : 'fpga -state' command is executed.
01:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:58 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:25:58 INFO  : 'jtag frequency' command is executed.
01:25:58 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:25:58 INFO  : Context for 'APU' is selected.
01:25:58 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:58 INFO  : Context for 'APU' is selected.
01:25:58 INFO  : 'stop' command is executed.
01:25:58 INFO  : 'ps7_init' command is executed.
01:25:58 INFO  : 'ps7_post_config' command is executed.
01:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:58 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:58 INFO  : 'con' command is executed.
01:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:25:58 INFO  : Disconnected from the channel tcfchan#5.
01:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
01:26:37 INFO  : 'fpga -state' command is executed.
01:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:26:38 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
01:26:38 INFO  : 'jtag frequency' command is executed.
01:26:38 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
01:26:38 INFO  : Context for 'APU' is selected.
01:26:38 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
01:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:26:38 INFO  : Context for 'APU' is selected.
01:26:38 INFO  : 'stop' command is executed.
01:26:38 INFO  : 'ps7_init' command is executed.
01:26:38 INFO  : 'ps7_post_config' command is executed.
01:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:38 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:38 INFO  : 'con' command is executed.
01:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

01:26:38 INFO  : Disconnected from the channel tcfchan#6.
10:39:25 INFO  : Registering command handlers for SDK TCF services
10:39:26 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
10:39:28 INFO  : XSCT server has started successfully.
10:39:29 INFO  : Successfully done setting XSCT server connection channel  
10:39:29 INFO  : Successfully done setting SDK workspace  
10:39:29 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
10:39:29 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
10:39:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633354731000,  Project:1633320940000
10:39:31 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
10:39:31 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
10:39:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:39:34 INFO  : 
10:39:35 INFO  : Updating hardware inferred compiler options for tpfinalv2.
10:39:35 INFO  : Clearing existing target manager status.
10:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:39:44 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
10:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:39:59 INFO  : 'fpga -state' command is executed.
10:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:59 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:39:59 INFO  : 'jtag frequency' command is executed.
10:39:59 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:39:59 INFO  : Context for 'APU' is selected.
10:39:59 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:59 INFO  : Context for 'APU' is selected.
10:39:59 INFO  : 'stop' command is executed.
10:40:00 INFO  : 'ps7_init' command is executed.
10:40:00 INFO  : 'ps7_post_config' command is executed.
10:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:00 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:00 INFO  : 'con' command is executed.
10:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:40:00 INFO  : Disconnected from the channel tcfchan#1.
10:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:40:44 INFO  : 'fpga -state' command is executed.
10:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:40:44 INFO  : 'jtag frequency' command is executed.
10:40:44 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:40:44 INFO  : Context for 'APU' is selected.
10:40:44 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:44 INFO  : Context for 'APU' is selected.
10:40:44 INFO  : 'stop' command is executed.
10:40:45 INFO  : 'ps7_init' command is executed.
10:40:45 INFO  : 'ps7_post_config' command is executed.
10:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:45 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:45 INFO  : 'con' command is executed.
10:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:40:45 INFO  : Disconnected from the channel tcfchan#2.
10:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:41:06 INFO  : 'fpga -state' command is executed.
10:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:06 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:41:06 INFO  : 'jtag frequency' command is executed.
10:41:06 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:41:06 INFO  : Context for 'APU' is selected.
10:41:06 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:06 INFO  : Context for 'APU' is selected.
10:41:06 INFO  : 'stop' command is executed.
10:41:07 INFO  : 'ps7_init' command is executed.
10:41:07 INFO  : 'ps7_post_config' command is executed.
10:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:07 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:07 INFO  : 'con' command is executed.
10:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:41:07 INFO  : Disconnected from the channel tcfchan#3.
10:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:41:27 INFO  : 'fpga -state' command is executed.
10:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:27 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:41:27 INFO  : 'jtag frequency' command is executed.
10:41:27 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:41:27 INFO  : Context for 'APU' is selected.
10:41:27 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:41:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:27 INFO  : Context for 'APU' is selected.
10:41:27 INFO  : 'stop' command is executed.
10:41:27 INFO  : 'ps7_init' command is executed.
10:41:27 INFO  : 'ps7_post_config' command is executed.
10:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:27 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:27 INFO  : 'con' command is executed.
10:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:41:27 INFO  : Disconnected from the channel tcfchan#4.
10:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:43:00 INFO  : 'fpga -state' command is executed.
10:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:01 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:43:01 INFO  : 'jtag frequency' command is executed.
10:43:01 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:43:01 INFO  : Context for 'APU' is selected.
10:43:01 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:01 INFO  : Context for 'APU' is selected.
10:43:01 INFO  : 'stop' command is executed.
10:43:01 INFO  : 'ps7_init' command is executed.
10:43:01 INFO  : 'ps7_post_config' command is executed.
10:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:01 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:01 INFO  : 'con' command is executed.
10:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:43:01 INFO  : Disconnected from the channel tcfchan#5.
10:45:24 INFO  : Registering command handlers for SDK TCF services
10:45:25 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
10:45:27 INFO  : XSCT server has started successfully.
10:45:27 INFO  : Successfully done setting XSCT server connection channel  
10:45:27 INFO  : Successfully done setting SDK workspace  
10:45:27 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
10:45:27 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
10:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:45:51 INFO  : 'fpga -state' command is executed.
10:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:51 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:45:51 INFO  : 'jtag frequency' command is executed.
10:45:51 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:45:51 INFO  : Context for 'APU' is selected.
10:45:51 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:45:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:51 INFO  : Context for 'APU' is selected.
10:45:51 INFO  : 'stop' command is executed.
10:45:51 INFO  : 'ps7_init' command is executed.
10:45:51 INFO  : 'ps7_post_config' command is executed.
10:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:51 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:51 INFO  : 'con' command is executed.
10:45:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:45:51 INFO  : Disconnected from the channel tcfchan#1.
10:46:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:46:05 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
10:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:46:27 INFO  : 'fpga -state' command is executed.
10:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:27 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:46:27 INFO  : 'jtag frequency' command is executed.
10:46:27 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:46:27 INFO  : Context for 'APU' is selected.
10:46:27 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:27 INFO  : Context for 'APU' is selected.
10:46:27 INFO  : 'stop' command is executed.
10:46:27 INFO  : 'ps7_init' command is executed.
10:46:27 INFO  : 'ps7_post_config' command is executed.
10:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:27 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:27 INFO  : 'con' command is executed.
10:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:46:28 INFO  : Disconnected from the channel tcfchan#2.
10:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:46:40 INFO  : 'fpga -state' command is executed.
10:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:46:40 INFO  : 'jtag frequency' command is executed.
10:46:40 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:46:40 INFO  : Context for 'APU' is selected.
10:46:40 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:46:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:40 INFO  : Context for 'APU' is selected.
10:46:40 INFO  : 'stop' command is executed.
10:46:41 INFO  : 'ps7_init' command is executed.
10:46:41 INFO  : 'ps7_post_config' command is executed.
10:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:41 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:41 INFO  : 'con' command is executed.
10:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:46:41 INFO  : Disconnected from the channel tcfchan#3.
10:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:47:00 INFO  : 'fpga -state' command is executed.
10:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:00 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:47:00 INFO  : 'jtag frequency' command is executed.
10:47:00 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:47:00 INFO  : Context for 'APU' is selected.
10:47:00 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
10:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:00 INFO  : Context for 'APU' is selected.
10:47:00 INFO  : 'stop' command is executed.
10:47:01 INFO  : 'ps7_init' command is executed.
10:47:01 INFO  : 'ps7_post_config' command is executed.
10:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:01 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:01 INFO  : 'con' command is executed.
10:47:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:47:01 INFO  : Disconnected from the channel tcfchan#4.
17:29:31 INFO  : Registering command handlers for SDK TCF services
17:29:32 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/temp_xsdb_launch_script.tcl
17:29:34 INFO  : XSCT server has started successfully.
17:29:35 INFO  : Successfully done setting XSCT server connection channel  
17:29:35 INFO  : Successfully done setting SDK workspace  
17:29:35 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
17:29:35 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
17:29:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633465262000,  Project:1633354731000
17:29:37 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf.
17:29:37 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_3/system.hdf.
17:29:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:29:40 INFO  : 
17:29:41 INFO  : Updating hardware inferred compiler options for tpfinalv2.
17:29:41 INFO  : Clearing existing target manager status.
17:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:30:19 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
17:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:30:50 INFO  : 'fpga -state' command is executed.
17:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:50 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:30:50 INFO  : 'jtag frequency' command is executed.
17:30:50 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
17:30:50 INFO  : Context for 'APU' is selected.
17:30:50 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf'.
17:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:50 INFO  : Context for 'APU' is selected.
17:30:50 INFO  : 'stop' command is executed.
17:30:50 INFO  : 'ps7_init' command is executed.
17:30:50 INFO  : 'ps7_post_config' command is executed.
17:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:50 INFO  : The application '/home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V1.2/tpfinal_V1.2.sdk/tpfinalv2/Debug/tpfinalv2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:50 INFO  : 'con' command is executed.
17:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:30:50 INFO  : Disconnected from the channel tcfchan#1.
18:19:28 INFO  : Registering command handlers for SDK TCF services
18:19:29 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:19:31 INFO  : XSCT server has started successfully.
18:19:31 INFO  : Successfully done setting XSCT server connection channel  
18:19:31 INFO  : Successfully done setting SDK workspace  
18:19:31 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:21:29 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:21:36 INFO  : 'fpga -state' command is executed.
18:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:36 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:21:36 INFO  : 'jtag frequency' command is executed.
18:21:36 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:21:36 INFO  : Context for 'APU' is selected.
18:21:36 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:36 INFO  : Context for 'APU' is selected.
18:21:36 INFO  : 'stop' command is executed.
18:21:37 INFO  : 'ps7_init' command is executed.
18:21:37 INFO  : 'ps7_post_config' command is executed.
18:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:37 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:37 INFO  : 'con' command is executed.
18:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:21:37 INFO  : Disconnected from the channel tcfchan#1.
18:15:54 INFO  : Registering command handlers for SDK TCF services
18:15:55 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:15:57 INFO  : XSCT server has started successfully.
18:15:57 INFO  : Successfully done setting XSCT server connection channel  
18:15:57 INFO  : Successfully done setting SDK workspace  
18:15:57 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:15:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
18:16:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633554920000,  Project:1633468709000
18:16:00 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:16:00 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
18:16:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:16:03 INFO  : 
18:16:04 INFO  : Updating hardware inferred compiler options for tpfinalv3.
18:16:04 INFO  : Clearing existing target manager status.
18:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:16:14 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:16:40 INFO  : 'fpga -state' command is executed.
18:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:16:40 INFO  : 'jtag frequency' command is executed.
18:16:40 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:16:40 INFO  : Context for 'APU' is selected.
18:16:40 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:40 INFO  : Context for 'APU' is selected.
18:16:40 INFO  : 'stop' command is executed.
18:16:40 INFO  : 'ps7_init' command is executed.
18:16:40 INFO  : 'ps7_post_config' command is executed.
18:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:16:40 INFO  : Disconnected from the channel tcfchan#1.
18:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:18:18 INFO  : 'fpga -state' command is executed.
18:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:18 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:18:18 INFO  : 'jtag frequency' command is executed.
18:18:18 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : 'stop' command is executed.
18:18:19 INFO  : 'ps7_init' command is executed.
18:18:19 INFO  : 'ps7_post_config' command is executed.
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : 'con' command is executed.
18:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:18:19 INFO  : Disconnected from the channel tcfchan#2.
18:48:43 INFO  : Registering command handlers for SDK TCF services
18:48:44 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:48:46 INFO  : XSCT server has started successfully.
18:48:46 INFO  : Successfully done setting XSCT server connection channel  
18:48:46 INFO  : Successfully done setting SDK workspace  
18:48:46 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:48:46 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
18:48:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633556898000,  Project:1633554920000
18:48:48 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:48:48 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
18:48:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:48:51 INFO  : 
18:48:52 INFO  : Updating hardware inferred compiler options for tpfinalv3.
18:48:52 INFO  : Clearing existing target manager status.
18:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:49:00 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:49:14 INFO  : 'fpga -state' command is executed.
18:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:14 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:49:14 INFO  : 'jtag frequency' command is executed.
18:49:14 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:49:14 INFO  : Context for 'APU' is selected.
18:49:14 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:14 INFO  : Context for 'APU' is selected.
18:49:14 INFO  : 'stop' command is executed.
18:49:14 INFO  : 'ps7_init' command is executed.
18:49:14 INFO  : 'ps7_post_config' command is executed.
18:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:14 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:31 INFO  : Disconnected from the channel tcfchan#1.
18:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:49:33 INFO  : 'fpga -state' command is executed.
18:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:33 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:49:33 INFO  : 'jtag frequency' command is executed.
18:49:33 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:49:33 INFO  : Context for 'APU' is selected.
18:49:34 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:34 INFO  : Context for 'APU' is selected.
18:49:34 INFO  : 'stop' command is executed.
18:49:34 INFO  : 'ps7_init' command is executed.
18:49:34 INFO  : 'ps7_post_config' command is executed.
18:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:34 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:35 INFO  : 'con' command is executed.
18:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:49:35 INFO  : Disconnected from the channel tcfchan#2.
18:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:49:50 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:50:05 INFO  : 'fpga -state' command is executed.
18:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:06 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:50:06 INFO  : 'jtag frequency' command is executed.
18:50:06 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:50:06 INFO  : Context for 'APU' is selected.
18:50:06 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:06 INFO  : Context for 'APU' is selected.
18:50:06 INFO  : 'stop' command is executed.
18:50:06 INFO  : 'ps7_init' command is executed.
18:50:06 INFO  : 'ps7_post_config' command is executed.
18:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:06 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:06 INFO  : 'con' command is executed.
18:50:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:50:06 INFO  : Disconnected from the channel tcfchan#3.
18:50:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:50:38 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:51:11 INFO  : 'fpga -state' command is executed.
18:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:11 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:51:11 INFO  : 'jtag frequency' command is executed.
18:51:11 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:51:11 INFO  : Context for 'APU' is selected.
18:51:11 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:11 INFO  : Context for 'APU' is selected.
18:51:11 INFO  : 'stop' command is executed.
18:51:12 INFO  : 'ps7_init' command is executed.
18:51:12 INFO  : 'ps7_post_config' command is executed.
18:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:12 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:12 INFO  : 'con' command is executed.
18:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:51:12 INFO  : Disconnected from the channel tcfchan#4.
18:51:58 INFO  : Registering command handlers for SDK TCF services
18:51:58 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:51:59 INFO  : XSCT server has started successfully.
18:51:59 INFO  : Successfully done setting XSCT server connection channel  
18:52:00 INFO  : Successfully done setting SDK workspace  
18:52:00 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:52:00 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
18:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:52:58 INFO  : 'fpga -state' command is executed.
18:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:58 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:52:58 INFO  : 'jtag frequency' command is executed.
18:52:58 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:52:58 INFO  : Context for 'APU' is selected.
18:52:58 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:58 INFO  : Context for 'APU' is selected.
18:52:58 INFO  : 'stop' command is executed.
18:52:58 INFO  : 'ps7_init' command is executed.
18:52:58 INFO  : 'ps7_post_config' command is executed.
18:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:58 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:58 INFO  : 'con' command is executed.
18:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:52:58 INFO  : Disconnected from the channel tcfchan#1.
18:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:53:57 INFO  : 'fpga -state' command is executed.
18:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:57 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:53:57 INFO  : 'jtag frequency' command is executed.
18:53:57 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : 'stop' command is executed.
18:53:57 INFO  : 'ps7_init' command is executed.
18:53:57 INFO  : 'ps7_post_config' command is executed.
18:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:57 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:57 INFO  : 'con' command is executed.
18:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:53:57 INFO  : Disconnected from the channel tcfchan#2.
18:56:54 INFO  : Registering command handlers for SDK TCF services
18:56:55 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:56:57 INFO  : XSCT server has started successfully.
18:56:57 INFO  : Successfully done setting XSCT server connection channel  
18:56:57 INFO  : Successfully done setting SDK workspace  
18:56:57 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:58:12 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:58:30 INFO  : 'fpga -state' command is executed.
18:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:58:30 INFO  : 'jtag frequency' command is executed.
18:58:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:58:31 INFO  : Context for 'APU' is selected.
18:58:31 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:58:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:31 INFO  : Context for 'APU' is selected.
18:58:31 INFO  : 'stop' command is executed.
18:58:31 INFO  : 'ps7_init' command is executed.
18:58:31 INFO  : 'ps7_post_config' command is executed.
18:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:31 INFO  : 'con' command is executed.
18:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:58:31 INFO  : Disconnected from the channel tcfchan#1.
19:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:00:30 INFO  : 'fpga -state' command is executed.
19:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:00:30 INFO  : 'jtag frequency' command is executed.
19:00:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:00:30 INFO  : Context for 'APU' is selected.
19:00:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:30 INFO  : Context for 'APU' is selected.
19:00:30 INFO  : 'stop' command is executed.
19:00:31 INFO  : 'ps7_init' command is executed.
19:00:31 INFO  : 'ps7_post_config' command is executed.
19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : 'con' command is executed.
19:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:00:31 INFO  : Disconnected from the channel tcfchan#2.
19:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:04:50 INFO  : 'fpga -state' command is executed.
19:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:50 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:04:50 INFO  : 'jtag frequency' command is executed.
19:04:50 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:04:50 INFO  : Context for 'APU' is selected.
19:04:50 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:50 INFO  : Context for 'APU' is selected.
19:04:50 INFO  : 'stop' command is executed.
19:04:51 INFO  : 'ps7_init' command is executed.
19:04:51 INFO  : 'ps7_post_config' command is executed.
19:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:51 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:51 INFO  : 'con' command is executed.
19:04:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:04:51 INFO  : Disconnected from the channel tcfchan#3.
19:29:21 INFO  : Registering command handlers for SDK TCF services
19:29:22 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
19:29:24 INFO  : XSCT server has started successfully.
19:29:24 INFO  : Successfully done setting XSCT server connection channel  
19:29:24 INFO  : Successfully done setting SDK workspace  
19:29:24 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:29:24 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
19:29:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633559231000,  Project:1633556898000
19:29:27 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:29:27 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
19:29:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:29:30 INFO  : 
19:29:31 INFO  : Updating hardware inferred compiler options for tpfinalv3.
19:29:31 INFO  : Clearing existing target manager status.
19:30:09 INFO  : Registering command handlers for SDK TCF services
19:30:10 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
19:30:12 INFO  : XSCT server has started successfully.
19:30:12 INFO  : Successfully done setting XSCT server connection channel  
19:30:12 INFO  : Successfully done setting SDK workspace  
19:30:12 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:31:01 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:31:41 INFO  : 'fpga -state' command is executed.
19:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:41 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:31:41 INFO  : 'jtag frequency' command is executed.
19:31:41 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:31:41 INFO  : Context for 'APU' is selected.
19:31:41 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:41 INFO  : Context for 'APU' is selected.
19:31:41 INFO  : 'stop' command is executed.
19:31:41 INFO  : 'ps7_init' command is executed.
19:31:42 INFO  : 'ps7_post_config' command is executed.
19:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:42 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:42 INFO  : 'con' command is executed.
19:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:31:42 INFO  : Disconnected from the channel tcfchan#1.
20:13:03 ERROR : Failed to closehw "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf"
Reason: Cannot close hw design '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
Design is not opened in the current session.

20:13:27 INFO  : Registering command handlers for SDK TCF services
20:13:28 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
20:13:30 INFO  : XSCT server has started successfully.
20:13:30 INFO  : Successfully done setting XSCT server connection channel  
20:13:30 INFO  : Successfully done setting SDK workspace  
20:13:30 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:14:01 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:14:29 INFO  : 'fpga -state' command is executed.
20:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:14:30 INFO  : 'jtag frequency' command is executed.
20:14:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:14:30 INFO  : Context for 'APU' is selected.
20:14:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:30 INFO  : Context for 'APU' is selected.
20:14:30 INFO  : 'stop' command is executed.
20:14:30 INFO  : 'ps7_init' command is executed.
20:14:30 INFO  : 'ps7_post_config' command is executed.
20:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:30 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:30 INFO  : 'con' command is executed.
20:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:14:30 INFO  : Disconnected from the channel tcfchan#1.
21:13:10 INFO  : Registering command handlers for SDK TCF services
21:13:11 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
21:13:13 INFO  : XSCT server has started successfully.
21:13:13 INFO  : Successfully done setting XSCT server connection channel  
21:13:13 INFO  : Successfully done setting SDK workspace  
21:13:13 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
21:13:13 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
21:13:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633565567000,  Project:1633561961000
21:13:15 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
21:13:15 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
21:13:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:13:18 INFO  : 
21:13:19 INFO  : Updating hardware inferred compiler options for tpfinalv3.
21:13:19 INFO  : Clearing existing target manager status.
21:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:13:30 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
21:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:13:58 INFO  : 'fpga -state' command is executed.
21:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:58 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:13:58 INFO  : 'jtag frequency' command is executed.
21:13:58 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:13:58 INFO  : Context for 'APU' is selected.
21:13:58 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:58 INFO  : Context for 'APU' is selected.
21:13:58 INFO  : 'stop' command is executed.
21:13:59 INFO  : 'ps7_init' command is executed.
21:13:59 INFO  : 'ps7_post_config' command is executed.
21:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:59 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:59 INFO  : 'con' command is executed.
21:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:13:59 INFO  : Disconnected from the channel tcfchan#1.
21:47:28 INFO  : Registering command handlers for SDK TCF services
21:47:28 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
21:47:30 INFO  : XSCT server has started successfully.
21:47:30 INFO  : Successfully done setting XSCT server connection channel  
21:47:30 INFO  : Successfully done setting SDK workspace  
21:47:30 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
21:47:30 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
21:47:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633567606000,  Project:1633565567000
21:47:33 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
21:47:33 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
21:47:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:47:42 INFO  : 
21:47:43 INFO  : Updating hardware inferred compiler options for tpfinalv3.
21:47:43 INFO  : Clearing existing target manager status.
21:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:47:52 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
21:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:48:20 INFO  : 'fpga -state' command is executed.
21:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:48:20 INFO  : 'jtag frequency' command is executed.
21:48:20 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:48:20 INFO  : Context for 'APU' is selected.
21:48:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:20 INFO  : Context for 'APU' is selected.
21:48:20 INFO  : 'stop' command is executed.
21:48:21 INFO  : 'ps7_init' command is executed.
21:48:21 INFO  : 'ps7_post_config' command is executed.
21:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:21 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:21 INFO  : 'con' command is executed.
21:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:48:21 INFO  : Disconnected from the channel tcfchan#1.
21:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:48:58 INFO  : 'fpga -state' command is executed.
21:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:58 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:48:58 INFO  : 'jtag frequency' command is executed.
21:48:58 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:48:58 INFO  : Context for 'APU' is selected.
21:48:58 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:58 INFO  : Context for 'APU' is selected.
21:48:58 INFO  : 'stop' command is executed.
21:48:58 INFO  : 'ps7_init' command is executed.
21:48:58 INFO  : 'ps7_post_config' command is executed.
21:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:58 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:58 INFO  : 'con' command is executed.
21:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:48:58 INFO  : Disconnected from the channel tcfchan#2.
21:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:49:34 INFO  : 'fpga -state' command is executed.
21:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:34 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:49:34 INFO  : 'jtag frequency' command is executed.
21:49:34 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:49:34 INFO  : Context for 'APU' is selected.
21:49:34 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:34 INFO  : Context for 'APU' is selected.
21:49:34 INFO  : 'stop' command is executed.
21:49:34 INFO  : 'ps7_init' command is executed.
21:49:34 INFO  : 'ps7_post_config' command is executed.
21:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:34 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:34 INFO  : 'con' command is executed.
21:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:49:34 INFO  : Disconnected from the channel tcfchan#3.
21:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:50:16 INFO  : 'fpga -state' command is executed.
21:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:16 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:50:16 INFO  : 'jtag frequency' command is executed.
21:50:16 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:50:16 INFO  : Context for 'APU' is selected.
21:50:16 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:16 INFO  : Context for 'APU' is selected.
21:50:16 INFO  : 'stop' command is executed.
21:50:16 INFO  : 'ps7_init' command is executed.
21:50:16 INFO  : 'ps7_post_config' command is executed.
21:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:17 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:17 INFO  : 'con' command is executed.
21:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:50:17 INFO  : Disconnected from the channel tcfchan#4.
21:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:50:35 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
21:51:42 INFO  : Registering command handlers for SDK TCF services
21:51:43 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
21:51:45 INFO  : XSCT server has started successfully.
21:51:45 INFO  : Successfully done setting XSCT server connection channel  
21:51:45 INFO  : Successfully done setting SDK workspace  
21:51:45 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
21:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:52:16 INFO  : 'fpga -state' command is executed.
21:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:16 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:52:16 INFO  : 'jtag frequency' command is executed.
21:52:16 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:52:16 INFO  : Context for 'APU' is selected.
21:52:16 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:16 INFO  : Context for 'APU' is selected.
21:52:16 INFO  : 'stop' command is executed.
21:52:16 INFO  : 'ps7_init' command is executed.
21:52:16 INFO  : 'ps7_post_config' command is executed.
21:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:17 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:17 INFO  : 'con' command is executed.
21:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:52:17 INFO  : Disconnected from the channel tcfchan#1.
21:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:52:36 INFO  : 'fpga -state' command is executed.
21:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:36 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:52:36 INFO  : 'jtag frequency' command is executed.
21:52:36 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:52:36 INFO  : Context for 'APU' is selected.
21:52:36 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:36 INFO  : Context for 'APU' is selected.
21:52:36 INFO  : 'stop' command is executed.
21:52:36 INFO  : 'ps7_init' command is executed.
21:52:36 INFO  : 'ps7_post_config' command is executed.
21:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:36 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:36 INFO  : 'con' command is executed.
21:52:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:52:36 INFO  : Disconnected from the channel tcfchan#2.
21:53:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:53:31 INFO  : 'fpga -state' command is executed.
21:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:31 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:53:31 INFO  : 'jtag frequency' command is executed.
21:53:31 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:53:31 INFO  : Context for 'APU' is selected.
21:53:31 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:31 INFO  : Context for 'APU' is selected.
21:53:31 INFO  : 'stop' command is executed.
21:53:31 INFO  : 'ps7_init' command is executed.
21:53:31 INFO  : 'ps7_post_config' command is executed.
21:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:31 INFO  : 'con' command is executed.
21:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:53:31 INFO  : Disconnected from the channel tcfchan#3.
21:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:56:07 INFO  : 'fpga -state' command is executed.
21:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:07 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:56:07 INFO  : 'jtag frequency' command is executed.
21:56:07 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:56:07 INFO  : Context for 'APU' is selected.
21:56:07 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:07 INFO  : Context for 'APU' is selected.
21:56:07 INFO  : 'stop' command is executed.
21:56:07 INFO  : 'ps7_init' command is executed.
21:56:07 INFO  : 'ps7_post_config' command is executed.
21:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:07 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:07 INFO  : 'con' command is executed.
21:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:56:07 INFO  : Disconnected from the channel tcfchan#4.
21:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:58:22 INFO  : 'fpga -state' command is executed.
21:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:22 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:58:22 INFO  : 'jtag frequency' command is executed.
21:58:22 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:58:22 INFO  : Context for 'APU' is selected.
21:58:22 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:22 INFO  : Context for 'APU' is selected.
21:58:22 INFO  : 'stop' command is executed.
21:58:23 INFO  : 'ps7_init' command is executed.
21:58:23 INFO  : 'ps7_post_config' command is executed.
21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : 'con' command is executed.
21:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:58:23 INFO  : Disconnected from the channel tcfchan#5.
15:55:03 INFO  : Registering command handlers for SDK TCF services
15:55:04 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
15:55:06 INFO  : XSCT server has started successfully.
15:55:06 INFO  : Successfully done setting XSCT server connection channel  
15:55:07 INFO  : Successfully done setting SDK workspace  
15:55:07 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
15:55:07 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
15:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:55:25 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
15:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:55:59 INFO  : 'fpga -state' command is executed.
15:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:59 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
15:55:59 INFO  : 'jtag frequency' command is executed.
15:55:59 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:55:59 INFO  : Context for 'APU' is selected.
15:55:59 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
15:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:59 INFO  : Context for 'APU' is selected.
15:55:59 INFO  : 'stop' command is executed.
15:56:00 INFO  : 'ps7_init' command is executed.
15:56:00 INFO  : 'ps7_post_config' command is executed.
15:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:00 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:00 INFO  : 'con' command is executed.
15:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

15:56:00 INFO  : Disconnected from the channel tcfchan#1.
15:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:56:49 INFO  : 'fpga -state' command is executed.
15:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:49 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
15:56:49 INFO  : 'jtag frequency' command is executed.
15:56:49 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:56:49 INFO  : Context for 'APU' is selected.
15:56:49 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
15:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:49 INFO  : Context for 'APU' is selected.
15:56:49 INFO  : 'stop' command is executed.
15:56:50 INFO  : 'ps7_init' command is executed.
15:56:50 INFO  : 'ps7_post_config' command is executed.
15:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:50 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:50 INFO  : 'con' command is executed.
15:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

15:56:50 INFO  : Disconnected from the channel tcfchan#2.
15:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:57:18 INFO  : 'fpga -state' command is executed.
15:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:18 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
15:57:18 INFO  : 'jtag frequency' command is executed.
15:57:18 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:57:18 INFO  : Context for 'APU' is selected.
15:57:18 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
15:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:18 INFO  : Context for 'APU' is selected.
15:57:18 INFO  : 'stop' command is executed.
15:57:19 INFO  : 'ps7_init' command is executed.
15:57:19 INFO  : 'ps7_post_config' command is executed.
15:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:19 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:19 INFO  : 'con' command is executed.
15:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

15:57:19 INFO  : Disconnected from the channel tcfchan#3.
15:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:58:06 INFO  : 'fpga -state' command is executed.
15:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:06 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
15:58:06 INFO  : 'jtag frequency' command is executed.
15:58:06 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:58:06 INFO  : Context for 'APU' is selected.
15:58:06 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
15:58:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:06 INFO  : Context for 'APU' is selected.
15:58:06 INFO  : 'stop' command is executed.
15:58:06 INFO  : 'ps7_init' command is executed.
15:58:06 INFO  : 'ps7_post_config' command is executed.
15:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:06 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:06 INFO  : 'con' command is executed.
15:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

15:58:06 INFO  : Disconnected from the channel tcfchan#4.
16:26:52 INFO  : Registering command handlers for SDK TCF services
16:26:53 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
16:26:55 INFO  : XSCT server has started successfully.
16:26:55 INFO  : Successfully done setting XSCT server connection channel  
16:26:55 INFO  : Successfully done setting SDK workspace  
16:26:55 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
16:26:55 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
16:26:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633893983000,  Project:1633567606000
16:26:57 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
16:26:57 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
16:27:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:27:01 INFO  : 
16:27:02 INFO  : Updating hardware inferred compiler options for tpfinalv3.
16:27:02 INFO  : Clearing existing target manager status.
16:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:27:23 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
16:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:28:28 INFO  : 'fpga -state' command is executed.
16:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:28 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:28:28 INFO  : 'jtag frequency' command is executed.
16:28:28 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:28:28 INFO  : Context for 'APU' is selected.
16:28:28 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:28 INFO  : Context for 'APU' is selected.
16:28:28 INFO  : 'stop' command is executed.
16:28:28 INFO  : 'ps7_init' command is executed.
16:28:28 INFO  : 'ps7_post_config' command is executed.
16:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : 'con' command is executed.
16:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:28:28 INFO  : Disconnected from the channel tcfchan#1.
16:40:15 INFO  : Registering command handlers for SDK TCF services
16:40:16 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
16:40:18 INFO  : XSCT server has started successfully.
16:40:18 INFO  : Successfully done setting XSCT server connection channel  
16:40:18 INFO  : Successfully done setting SDK workspace  
16:40:18 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
16:40:18 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
16:40:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633894789000,  Project:1633893983000
16:40:20 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
16:40:20 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
16:40:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:40:30 INFO  : 
16:40:31 INFO  : Updating hardware inferred compiler options for tpfinalv3.
16:40:31 INFO  : Clearing existing target manager status.
16:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:40:42 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
16:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:40:55 INFO  : 'fpga -state' command is executed.
16:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:40:55 INFO  : 'jtag frequency' command is executed.
16:40:55 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:40:55 INFO  : Context for 'APU' is selected.
16:40:55 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:56 INFO  : Context for 'APU' is selected.
16:40:56 INFO  : 'stop' command is executed.
16:40:56 INFO  : 'ps7_init' command is executed.
16:40:56 INFO  : 'ps7_post_config' command is executed.
16:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:56 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:56 INFO  : 'con' command is executed.
16:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:40:56 INFO  : Disconnected from the channel tcfchan#1.
17:06:18 INFO  : Registering command handlers for SDK TCF services
17:06:19 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
17:06:21 INFO  : XSCT server has started successfully.
17:06:21 INFO  : Successfully done setting XSCT server connection channel  
17:06:21 INFO  : Successfully done setting SDK workspace  
17:06:21 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:06:21 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
17:06:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633896351000,  Project:1633894789000
17:06:24 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:06:24 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
17:06:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:06:33 INFO  : 
17:06:34 INFO  : Updating hardware inferred compiler options for tpfinalv3.
17:06:34 INFO  : Clearing existing target manager status.
17:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:06:46 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:07:02 INFO  : 'fpga -state' command is executed.
17:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:02 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:07:02 INFO  : 'jtag frequency' command is executed.
17:07:02 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:07:02 INFO  : Context for 'APU' is selected.
17:07:02 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:02 INFO  : Context for 'APU' is selected.
17:07:02 INFO  : 'stop' command is executed.
17:07:03 INFO  : 'ps7_init' command is executed.
17:07:03 INFO  : 'ps7_post_config' command is executed.
17:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:03 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:03 INFO  : 'con' command is executed.
17:07:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:07:03 INFO  : Disconnected from the channel tcfchan#1.
17:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:09:11 INFO  : 'fpga -state' command is executed.
17:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:11 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:09:11 INFO  : 'jtag frequency' command is executed.
17:09:11 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:09:11 INFO  : Context for 'APU' is selected.
17:09:11 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:11 INFO  : Context for 'APU' is selected.
17:09:11 INFO  : 'stop' command is executed.
17:09:12 INFO  : 'ps7_init' command is executed.
17:09:12 INFO  : 'ps7_post_config' command is executed.
17:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:12 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:12 INFO  : 'con' command is executed.
17:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:09:12 INFO  : Disconnected from the channel tcfchan#2.
17:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:09:23 INFO  : 'fpga -state' command is executed.
17:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:23 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:09:23 INFO  : 'jtag frequency' command is executed.
17:09:23 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:09:23 INFO  : Context for 'APU' is selected.
17:09:24 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:24 INFO  : Context for 'APU' is selected.
17:09:24 INFO  : 'stop' command is executed.
17:09:24 INFO  : 'ps7_init' command is executed.
17:09:24 INFO  : 'ps7_post_config' command is executed.
17:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:24 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:24 INFO  : 'con' command is executed.
17:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:09:24 INFO  : Disconnected from the channel tcfchan#3.
17:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:10:08 INFO  : 'fpga -state' command is executed.
17:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:08 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:10:08 INFO  : 'jtag frequency' command is executed.
17:10:08 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:10:08 INFO  : Context for 'APU' is selected.
17:10:08 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:09 INFO  : Context for 'APU' is selected.
17:10:09 INFO  : 'stop' command is executed.
17:10:09 INFO  : 'ps7_init' command is executed.
17:10:09 INFO  : 'ps7_post_config' command is executed.
17:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:09 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:09 INFO  : 'con' command is executed.
17:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:10:09 INFO  : Disconnected from the channel tcfchan#4.
17:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:10:23 INFO  : 'fpga -state' command is executed.
17:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:23 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:10:23 INFO  : 'jtag frequency' command is executed.
17:10:23 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:10:23 INFO  : Context for 'APU' is selected.
17:10:23 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:10:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:23 INFO  : Context for 'APU' is selected.
17:10:23 INFO  : 'stop' command is executed.
17:10:24 INFO  : 'ps7_init' command is executed.
17:10:24 INFO  : 'ps7_post_config' command is executed.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : 'con' command is executed.
17:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:10:24 INFO  : Disconnected from the channel tcfchan#5.
17:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:15:25 INFO  : 'fpga -state' command is executed.
17:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:15:25 INFO  : 'jtag frequency' command is executed.
17:15:25 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:15:25 INFO  : Context for 'APU' is selected.
17:15:25 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:25 INFO  : Context for 'APU' is selected.
17:15:25 INFO  : 'stop' command is executed.
17:15:26 INFO  : 'ps7_init' command is executed.
17:15:26 INFO  : 'ps7_post_config' command is executed.
17:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:26 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:26 INFO  : 'con' command is executed.
17:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:15:26 INFO  : Disconnected from the channel tcfchan#6.
17:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:18:32 INFO  : 'fpga -state' command is executed.
17:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:33 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:18:33 INFO  : 'jtag frequency' command is executed.
17:18:33 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:18:33 INFO  : Context for 'APU' is selected.
17:18:33 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:33 INFO  : Context for 'APU' is selected.
17:18:33 INFO  : 'stop' command is executed.
17:18:33 INFO  : 'ps7_init' command is executed.
17:18:33 INFO  : 'ps7_post_config' command is executed.
17:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:33 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:33 INFO  : 'con' command is executed.
17:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:18:33 INFO  : Disconnected from the channel tcfchan#7.
17:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:18:54 INFO  : 'fpga -state' command is executed.
17:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:18:55 INFO  : 'jtag frequency' command is executed.
17:18:55 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:18:55 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:55 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : 'stop' command is executed.
17:18:55 INFO  : 'ps7_init' command is executed.
17:18:55 INFO  : 'ps7_post_config' command is executed.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:55 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:55 INFO  : 'con' command is executed.
17:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:18:55 INFO  : Disconnected from the channel tcfchan#8.
17:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:19:19 INFO  : 'fpga -state' command is executed.
17:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:19:20 INFO  : 'jtag frequency' command is executed.
17:19:20 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:19:20 INFO  : Context for 'APU' is selected.
17:19:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:20 INFO  : Context for 'APU' is selected.
17:19:20 INFO  : 'stop' command is executed.
17:19:20 INFO  : 'ps7_init' command is executed.
17:19:20 INFO  : 'ps7_post_config' command is executed.
17:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:20 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:20 INFO  : 'con' command is executed.
17:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:19:20 INFO  : Disconnected from the channel tcfchan#9.
17:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:20:16 INFO  : 'fpga -state' command is executed.
17:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:16 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:20:16 INFO  : 'jtag frequency' command is executed.
17:20:16 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:20:16 INFO  : Context for 'APU' is selected.
17:20:16 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:16 INFO  : Context for 'APU' is selected.
17:20:16 INFO  : 'stop' command is executed.
17:20:19 INFO  : 'ps7_init' command is executed.
17:20:19 INFO  : 'ps7_post_config' command is executed.
17:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:21 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
----------------End of Script----------------

17:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:20:43 INFO  : 'fpga -state' command is executed.
17:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:43 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:20:43 INFO  : 'jtag frequency' command is executed.
17:20:43 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:20:43 INFO  : Context for 'APU' is selected.
17:20:43 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:43 INFO  : Context for 'APU' is selected.
17:20:43 INFO  : 'stop' command is executed.
17:20:43 ERROR : AP transaction error, DAP status f0000021
17:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
----------------End of Script----------------

17:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:21:03 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:21:18 INFO  : 'fpga -state' command is executed.
17:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:19 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:21:19 INFO  : 'jtag frequency' command is executed.
17:21:19 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:21:19 INFO  : Context for 'APU' is selected.
17:21:19 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:19 INFO  : Context for 'APU' is selected.
17:21:19 INFO  : 'stop' command is executed.
17:21:19 INFO  : 'ps7_init' command is executed.
17:21:19 INFO  : 'ps7_post_config' command is executed.
17:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:19 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:19 INFO  : 'con' command is executed.
17:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:21:19 INFO  : Disconnected from the channel tcfchan#10.
17:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:21:47 INFO  : 'fpga -state' command is executed.
17:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:47 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:21:47 INFO  : 'jtag frequency' command is executed.
17:21:47 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:21:47 INFO  : Context for 'APU' is selected.
17:21:47 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:47 INFO  : Context for 'APU' is selected.
17:21:47 INFO  : 'stop' command is executed.
17:21:47 INFO  : 'ps7_init' command is executed.
17:21:47 INFO  : 'ps7_post_config' command is executed.
17:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : 'con' command is executed.
17:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:21:48 INFO  : Disconnected from the channel tcfchan#11.
17:36:40 INFO  : Registering command handlers for SDK TCF services
17:36:40 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
17:36:42 INFO  : XSCT server has started successfully.
17:36:42 INFO  : Successfully done setting XSCT server connection channel  
17:36:42 INFO  : Successfully done setting SDK workspace  
17:36:42 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:36:42 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
17:36:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633898176000,  Project:1633896351000
17:36:45 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:36:45 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
17:36:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:36:48 INFO  : 
17:36:49 INFO  : Updating hardware inferred compiler options for tpfinalv3.
17:36:49 INFO  : Clearing existing target manager status.
17:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:37:04 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:37:18 INFO  : 'fpga -state' command is executed.
17:37:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:19 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:37:19 INFO  : 'jtag frequency' command is executed.
17:37:19 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:37:19 INFO  : Context for 'APU' is selected.
17:37:19 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:19 INFO  : Context for 'APU' is selected.
17:37:19 INFO  : 'stop' command is executed.
17:37:19 INFO  : 'ps7_init' command is executed.
17:37:19 INFO  : 'ps7_post_config' command is executed.
17:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:19 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:19 INFO  : 'con' command is executed.
17:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:37:19 INFO  : Disconnected from the channel tcfchan#1.
17:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:37:40 INFO  : 'fpga -state' command is executed.
17:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:37:40 INFO  : 'jtag frequency' command is executed.
17:37:40 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:37:40 INFO  : Context for 'APU' is selected.
17:37:40 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:40 INFO  : Context for 'APU' is selected.
17:37:40 INFO  : 'stop' command is executed.
17:37:41 INFO  : 'ps7_init' command is executed.
17:37:41 INFO  : 'ps7_post_config' command is executed.
17:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:41 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:41 INFO  : 'con' command is executed.
17:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:37:41 INFO  : Disconnected from the channel tcfchan#2.
17:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:37:57 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:38:10 INFO  : 'fpga -state' command is executed.
17:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:10 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:38:10 INFO  : 'jtag frequency' command is executed.
17:38:10 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:38:10 INFO  : Context for 'APU' is selected.
17:38:10 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:38:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:10 INFO  : Context for 'APU' is selected.
17:38:10 INFO  : 'stop' command is executed.
17:38:10 INFO  : 'ps7_init' command is executed.
17:38:10 INFO  : 'ps7_post_config' command is executed.
17:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:10 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:10 INFO  : 'con' command is executed.
17:38:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:38:10 INFO  : Disconnected from the channel tcfchan#3.
17:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:38:33 INFO  : 'fpga -state' command is executed.
17:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:33 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:38:33 INFO  : 'jtag frequency' command is executed.
17:38:33 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:38:33 INFO  : Context for 'APU' is selected.
17:38:33 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:33 INFO  : Context for 'APU' is selected.
17:38:33 INFO  : 'stop' command is executed.
17:38:33 INFO  : 'ps7_init' command is executed.
17:38:33 INFO  : 'ps7_post_config' command is executed.
17:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:33 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:33 INFO  : 'con' command is executed.
17:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:38:33 INFO  : Disconnected from the channel tcfchan#4.
17:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:38:58 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:40:08 INFO  : Registering command handlers for SDK TCF services
17:40:09 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
17:40:11 INFO  : XSCT server has started successfully.
17:40:11 INFO  : Successfully done setting XSCT server connection channel  
17:40:11 INFO  : Successfully done setting SDK workspace  
17:40:11 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:40:11 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
17:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:40:25 INFO  : 'fpga -state' command is executed.
17:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:40:25 INFO  : 'jtag frequency' command is executed.
17:40:25 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:40:25 INFO  : Context for 'APU' is selected.
17:40:25 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:25 INFO  : Context for 'APU' is selected.
17:40:25 INFO  : 'stop' command is executed.
17:40:26 INFO  : 'ps7_init' command is executed.
17:40:26 INFO  : 'ps7_post_config' command is executed.
17:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:26 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:26 INFO  : 'con' command is executed.
17:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:40:26 INFO  : Disconnected from the channel tcfchan#1.
17:52:00 INFO  : Registering command handlers for SDK TCF services
17:52:01 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
17:52:03 INFO  : XSCT server has started successfully.
17:52:03 INFO  : Successfully done setting XSCT server connection channel  
17:52:03 INFO  : Successfully done setting SDK workspace  
17:52:03 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:52:03 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
17:52:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633899090000,  Project:1633898176000
17:52:05 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:52:05 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
17:52:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:52:08 INFO  : 
17:52:09 INFO  : Updating hardware inferred compiler options for tpfinalv3.
17:52:09 INFO  : Clearing existing target manager status.
17:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:52:19 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:52:34 INFO  : 'fpga -state' command is executed.
17:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:34 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:52:34 INFO  : 'jtag frequency' command is executed.
17:52:34 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:52:34 INFO  : Context for 'APU' is selected.
17:52:34 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:34 INFO  : Context for 'APU' is selected.
17:52:34 INFO  : 'stop' command is executed.
17:52:35 INFO  : 'ps7_init' command is executed.
17:52:35 INFO  : 'ps7_post_config' command is executed.
17:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:35 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:35 INFO  : 'con' command is executed.
17:52:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:52:35 INFO  : Disconnected from the channel tcfchan#1.
17:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:52:50 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:53:05 INFO  : 'fpga -state' command is executed.
17:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:05 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:53:05 INFO  : 'jtag frequency' command is executed.
17:53:05 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:53:05 INFO  : Context for 'APU' is selected.
17:53:05 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:05 INFO  : Context for 'APU' is selected.
17:53:05 INFO  : 'stop' command is executed.
17:53:06 INFO  : 'ps7_init' command is executed.
17:53:06 INFO  : 'ps7_post_config' command is executed.
17:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:06 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:06 INFO  : 'con' command is executed.
17:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:53:06 INFO  : Disconnected from the channel tcfchan#2.
18:14:47 INFO  : Registering command handlers for SDK TCF services
18:14:48 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:14:50 INFO  : XSCT server has started successfully.
18:14:50 INFO  : Successfully done setting XSCT server connection channel  
18:14:50 INFO  : Successfully done setting SDK workspace  
18:14:50 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:14:50 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
18:14:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633900460000,  Project:1633899090000
18:14:53 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:14:53 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
18:15:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:15:03 INFO  : 
18:15:03 INFO  : Updating hardware inferred compiler options for tpfinalv3.
18:15:03 INFO  : Clearing existing target manager status.
18:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:15:18 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:15:36 INFO  : 'fpga -state' command is executed.
18:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:37 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:15:37 INFO  : 'jtag frequency' command is executed.
18:15:37 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:15:37 INFO  : Context for 'APU' is selected.
18:15:37 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:37 INFO  : Context for 'APU' is selected.
18:15:37 INFO  : 'stop' command is executed.
18:15:37 INFO  : 'ps7_init' command is executed.
18:15:37 INFO  : 'ps7_post_config' command is executed.
18:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:37 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:37 INFO  : 'con' command is executed.
18:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:15:37 INFO  : Disconnected from the channel tcfchan#1.
18:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:16:08 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:16:32 INFO  : 'fpga -state' command is executed.
18:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:32 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:16:32 INFO  : 'jtag frequency' command is executed.
18:16:32 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:16:32 INFO  : Context for 'APU' is selected.
18:16:32 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:32 INFO  : Context for 'APU' is selected.
18:16:32 INFO  : 'stop' command is executed.
18:16:32 INFO  : 'ps7_init' command is executed.
18:16:32 INFO  : 'ps7_post_config' command is executed.
18:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:33 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:33 INFO  : 'con' command is executed.
18:16:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:16:33 INFO  : Disconnected from the channel tcfchan#2.
18:40:11 INFO  : Registering command handlers for SDK TCF services
18:40:11 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:40:13 INFO  : XSCT server has started successfully.
18:40:13 INFO  : Successfully done setting XSCT server connection channel  
18:40:14 INFO  : Successfully done setting SDK workspace  
18:40:14 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:40:14 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
18:40:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633901991000,  Project:1633900460000
18:40:16 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:40:16 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
18:40:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:40:25 INFO  : 
18:40:26 INFO  : Updating hardware inferred compiler options for tpfinalv3.
18:40:26 INFO  : Clearing existing target manager status.
18:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:40:36 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:41:21 INFO  : 'fpga -state' command is executed.
18:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:21 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:41:21 INFO  : 'jtag frequency' command is executed.
18:41:21 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:41:21 INFO  : Context for 'APU' is selected.
18:41:21 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:22 INFO  : Context for 'APU' is selected.
18:41:22 INFO  : 'stop' command is executed.
18:41:22 INFO  : 'ps7_init' command is executed.
18:41:22 INFO  : 'ps7_post_config' command is executed.
18:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:22 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:22 INFO  : 'con' command is executed.
18:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:41:22 INFO  : Disconnected from the channel tcfchan#1.
18:54:11 INFO  : Registering command handlers for SDK TCF services
18:54:12 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:54:14 INFO  : XSCT server has started successfully.
18:54:14 INFO  : Successfully done setting XSCT server connection channel  
18:54:14 INFO  : Successfully done setting SDK workspace  
18:54:14 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:54:14 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
18:54:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633902823000,  Project:1633901991000
18:54:17 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:54:17 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
18:54:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:54:20 INFO  : 
18:54:20 INFO  : Updating hardware inferred compiler options for tpfinalv3.
18:54:20 INFO  : Clearing existing target manager status.
18:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:54:31 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:58:36 INFO  : 'fpga -state' command is executed.
18:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:36 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:58:36 INFO  : 'jtag frequency' command is executed.
18:58:36 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:58:36 INFO  : Context for 'APU' is selected.
18:58:36 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:36 INFO  : Context for 'APU' is selected.
18:58:36 INFO  : 'stop' command is executed.
18:58:36 INFO  : 'ps7_init' command is executed.
18:58:36 INFO  : 'ps7_post_config' command is executed.
18:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:36 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:37 INFO  : 'con' command is executed.
18:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:58:37 INFO  : Disconnected from the channel tcfchan#1.
18:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:59:10 INFO  : 'fpga -state' command is executed.
18:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:11 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:59:11 INFO  : 'jtag frequency' command is executed.
18:59:11 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:59:11 INFO  : Context for 'APU' is selected.
18:59:11 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:11 INFO  : Context for 'APU' is selected.
18:59:11 INFO  : 'stop' command is executed.
18:59:11 INFO  : 'ps7_init' command is executed.
18:59:11 INFO  : 'ps7_post_config' command is executed.
18:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:11 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:11 INFO  : 'con' command is executed.
18:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:59:11 INFO  : Disconnected from the channel tcfchan#2.
18:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:59:36 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:59:46 INFO  : 'fpga -state' command is executed.
18:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:46 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:59:46 INFO  : 'jtag frequency' command is executed.
18:59:46 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:59:46 INFO  : Context for 'APU' is selected.
18:59:46 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:46 INFO  : Context for 'APU' is selected.
18:59:46 INFO  : 'stop' command is executed.
18:59:46 INFO  : 'ps7_init' command is executed.
18:59:46 INFO  : 'ps7_post_config' command is executed.
18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : 'con' command is executed.
18:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:59:46 INFO  : Disconnected from the channel tcfchan#3.
19:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:00:04 INFO  : 'fpga -state' command is executed.
19:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:04 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:00:04 INFO  : 'jtag frequency' command is executed.
19:00:04 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:00:04 INFO  : Context for 'APU' is selected.
19:00:04 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:04 INFO  : Context for 'APU' is selected.
19:00:04 INFO  : 'stop' command is executed.
19:00:04 INFO  : 'ps7_init' command is executed.
19:00:04 INFO  : 'ps7_post_config' command is executed.
19:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:04 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:04 INFO  : 'con' command is executed.
19:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:00:04 INFO  : Disconnected from the channel tcfchan#4.
19:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:00:14 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:00:49 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:01:06 INFO  : 'fpga -state' command is executed.
19:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:06 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:01:06 INFO  : 'jtag frequency' command is executed.
19:01:06 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:01:06 INFO  : Context for 'APU' is selected.
19:01:06 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:06 INFO  : Context for 'APU' is selected.
19:01:06 INFO  : 'stop' command is executed.
19:01:07 INFO  : 'ps7_init' command is executed.
19:01:07 INFO  : 'ps7_post_config' command is executed.
19:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:07 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:07 INFO  : 'con' command is executed.
19:01:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:01:07 INFO  : Disconnected from the channel tcfchan#5.
19:07:04 INFO  : Registering command handlers for SDK TCF services
19:07:05 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
19:07:07 INFO  : XSCT server has started successfully.
19:07:07 INFO  : Successfully done setting XSCT server connection channel  
19:07:07 INFO  : Successfully done setting SDK workspace  
19:07:07 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:07:07 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
19:07:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633903599000,  Project:1633902823000
19:07:10 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:07:10 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
19:07:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:07:19 INFO  : 
19:07:20 INFO  : Updating hardware inferred compiler options for tpfinalv3.
19:07:20 INFO  : Clearing existing target manager status.
19:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:07:38 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:31:55 INFO  : Registering command handlers for SDK TCF services
19:31:56 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
19:31:58 INFO  : XSCT server has started successfully.
19:31:58 INFO  : Successfully done setting XSCT server connection channel  
19:31:58 INFO  : Successfully done setting SDK workspace  
19:31:58 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:31:58 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
19:32:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633905091000,  Project:1633903599000
19:32:00 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:32:00 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
19:32:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:32:04 INFO  : 
19:32:05 INFO  : Updating hardware inferred compiler options for tpfinalv3.
19:32:05 INFO  : Clearing existing target manager status.
19:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:32:21 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:32:42 INFO  : 'fpga -state' command is executed.
19:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:32:42 INFO  : 'jtag frequency' command is executed.
19:32:42 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:32:42 INFO  : Context for 'APU' is selected.
19:32:42 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:42 INFO  : Context for 'APU' is selected.
19:32:42 INFO  : 'stop' command is executed.
19:32:42 INFO  : 'ps7_init' command is executed.
19:32:42 INFO  : 'ps7_post_config' command is executed.
19:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:43 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:43 INFO  : 'con' command is executed.
19:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:32:43 INFO  : Disconnected from the channel tcfchan#1.
19:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:34:34 INFO  : 'fpga -state' command is executed.
19:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:34 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:34:34 INFO  : 'jtag frequency' command is executed.
19:34:34 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:34:34 INFO  : Context for 'APU' is selected.
19:34:34 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:34 INFO  : Context for 'APU' is selected.
19:34:34 INFO  : 'stop' command is executed.
19:34:34 INFO  : 'ps7_init' command is executed.
19:34:34 INFO  : 'ps7_post_config' command is executed.
19:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:34 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:34 INFO  : 'con' command is executed.
19:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:34:34 INFO  : Disconnected from the channel tcfchan#2.
19:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:34:56 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:35:06 INFO  : 'fpga -state' command is executed.
19:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:07 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:35:07 INFO  : 'jtag frequency' command is executed.
19:35:07 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:35:07 INFO  : Context for 'APU' is selected.
19:35:07 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:07 INFO  : Context for 'APU' is selected.
19:35:07 INFO  : 'stop' command is executed.
19:35:07 INFO  : 'ps7_init' command is executed.
19:35:07 INFO  : 'ps7_post_config' command is executed.
19:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:07 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:07 INFO  : 'con' command is executed.
19:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:35:07 INFO  : Disconnected from the channel tcfchan#3.
19:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:35:33 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:35:47 INFO  : 'fpga -state' command is executed.
19:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:47 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:35:47 INFO  : 'jtag frequency' command is executed.
19:35:47 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:35:47 INFO  : Context for 'APU' is selected.
19:35:47 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:35:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:47 INFO  : Context for 'APU' is selected.
19:35:47 INFO  : 'stop' command is executed.
19:35:47 INFO  : 'ps7_init' command is executed.
19:35:47 INFO  : 'ps7_post_config' command is executed.
19:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:48 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:48 INFO  : 'con' command is executed.
19:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:35:48 INFO  : Disconnected from the channel tcfchan#4.
19:36:12 INFO  : Registering command handlers for SDK TCF services
19:36:13 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
19:36:15 INFO  : XSCT server has started successfully.
19:36:15 INFO  : Successfully done setting XSCT server connection channel  
19:36:15 INFO  : Successfully done setting SDK workspace  
19:36:15 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:36:15 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
19:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:36:40 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:36:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:36:56 INFO  : 'fpga -state' command is executed.
19:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:56 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:36:56 INFO  : 'jtag frequency' command is executed.
19:36:56 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:36:56 INFO  : Context for 'APU' is selected.
19:36:56 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:36:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:56 INFO  : Context for 'APU' is selected.
19:36:56 INFO  : 'stop' command is executed.
19:36:56 INFO  : 'ps7_init' command is executed.
19:36:56 INFO  : 'ps7_post_config' command is executed.
19:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:56 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:57 INFO  : 'con' command is executed.
19:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:36:57 INFO  : Disconnected from the channel tcfchan#1.
20:02:28 INFO  : Registering command handlers for SDK TCF services
20:02:29 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
20:02:31 INFO  : XSCT server has started successfully.
20:02:31 INFO  : Successfully done setting XSCT server connection channel  
20:02:31 INFO  : Successfully done setting SDK workspace  
20:02:31 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:02:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
20:02:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633906924000,  Project:1633905091000
20:02:33 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:02:33 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
20:02:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:02:36 INFO  : 
20:02:37 INFO  : Updating hardware inferred compiler options for tpfinalv3.
20:02:37 INFO  : Clearing existing target manager status.
20:02:57 INFO  : Registering command handlers for SDK TCF services
20:02:58 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
20:03:00 INFO  : XSCT server has started successfully.
20:03:00 INFO  : Successfully done setting XSCT server connection channel  
20:03:00 INFO  : Successfully done setting SDK workspace  
20:03:00 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:03:00 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
20:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:03:17 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:03:31 INFO  : 'fpga -state' command is executed.
20:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:31 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:03:31 INFO  : 'jtag frequency' command is executed.
20:03:31 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:03:32 INFO  : Context for 'APU' is selected.
20:03:32 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:32 INFO  : Context for 'APU' is selected.
20:03:32 INFO  : 'stop' command is executed.
20:03:32 INFO  : 'ps7_init' command is executed.
20:03:32 INFO  : 'ps7_post_config' command is executed.
20:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:32 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:32 INFO  : 'con' command is executed.
20:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:03:32 INFO  : Disconnected from the channel tcfchan#1.
20:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:10:31 INFO  : 'fpga -state' command is executed.
20:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:31 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:10:31 INFO  : 'jtag frequency' command is executed.
20:10:31 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:10:31 INFO  : Context for 'APU' is selected.
20:10:31 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:31 INFO  : Context for 'APU' is selected.
20:10:31 INFO  : 'stop' command is executed.
20:10:31 INFO  : 'ps7_init' command is executed.
20:10:31 INFO  : 'ps7_post_config' command is executed.
20:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:32 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:32 INFO  : 'con' command is executed.
20:10:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:10:32 INFO  : Disconnected from the channel tcfchan#2.
20:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:10:42 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:10:57 INFO  : 'fpga -state' command is executed.
20:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:57 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:10:57 INFO  : 'jtag frequency' command is executed.
20:10:57 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:10:57 INFO  : Context for 'APU' is selected.
20:10:57 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:57 INFO  : Context for 'APU' is selected.
20:10:57 INFO  : 'stop' command is executed.
20:10:58 INFO  : 'ps7_init' command is executed.
20:10:58 INFO  : 'ps7_post_config' command is executed.
20:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:58 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:58 INFO  : 'con' command is executed.
20:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:10:58 INFO  : Disconnected from the channel tcfchan#3.
20:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:11:42 INFO  : 'fpga -state' command is executed.
20:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:11:42 INFO  : 'jtag frequency' command is executed.
20:11:42 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:11:42 INFO  : Context for 'APU' is selected.
20:11:42 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:42 INFO  : Context for 'APU' is selected.
20:11:42 INFO  : 'stop' command is executed.
20:11:42 INFO  : 'ps7_init' command is executed.
20:11:42 INFO  : 'ps7_post_config' command is executed.
20:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:42 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:43 INFO  : 'con' command is executed.
20:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:11:43 INFO  : Disconnected from the channel tcfchan#4.
20:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:12:00 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:12:09 INFO  : 'fpga -state' command is executed.
20:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:09 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:12:09 INFO  : 'jtag frequency' command is executed.
20:12:09 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:12:09 INFO  : Context for 'APU' is selected.
20:12:10 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:10 INFO  : Context for 'APU' is selected.
20:12:10 INFO  : 'stop' command is executed.
20:12:12 INFO  : 'ps7_init' command is executed.
20:12:12 INFO  : 'ps7_post_config' command is executed.
20:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:14 ERROR : Memory write error at 0x100000. AP transaction timeout
20:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
----------------End of Script----------------

20:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:12:45 ERROR : fpga configuration failed. DONE PIN is not HIGH
20:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:13:31 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:13:46 INFO  : 'fpga -state' command is executed.
20:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:46 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:13:46 INFO  : 'jtag frequency' command is executed.
20:13:46 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:13:46 INFO  : Context for 'APU' is selected.
20:13:46 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:46 INFO  : Context for 'APU' is selected.
20:13:46 INFO  : 'stop' command is executed.
20:13:46 INFO  : 'ps7_init' command is executed.
20:13:46 INFO  : 'ps7_post_config' command is executed.
20:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:47 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:47 INFO  : 'con' command is executed.
20:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:13:47 INFO  : Disconnected from the channel tcfchan#5.
20:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:16:26 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:16:42 INFO  : 'fpga -state' command is executed.
20:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:16:42 INFO  : 'jtag frequency' command is executed.
20:16:42 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:16:42 INFO  : Context for 'APU' is selected.
20:16:42 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:42 INFO  : Context for 'APU' is selected.
20:16:43 INFO  : 'stop' command is executed.
20:16:45 INFO  : 'ps7_init' command is executed.
20:16:45 INFO  : 'ps7_post_config' command is executed.
20:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:48 ERROR : Memory write error at 0x100000. AP transaction timeout
20:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
----------------End of Script----------------

20:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:17:10 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:17:23 INFO  : 'fpga -state' command is executed.
20:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:23 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:17:23 INFO  : 'jtag frequency' command is executed.
20:17:23 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:17:23 INFO  : Context for 'APU' is selected.
20:17:23 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:23 INFO  : Context for 'APU' is selected.
20:17:24 INFO  : 'stop' command is executed.
20:17:24 INFO  : 'ps7_init' command is executed.
20:17:24 INFO  : 'ps7_post_config' command is executed.
20:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:24 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:24 INFO  : 'con' command is executed.
20:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:17:24 INFO  : Disconnected from the channel tcfchan#6.
20:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:19:55 INFO  : 'fpga -state' command is executed.
20:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:19:55 INFO  : 'jtag frequency' command is executed.
20:19:55 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:19:55 INFO  : Context for 'APU' is selected.
20:19:55 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:55 INFO  : Context for 'APU' is selected.
20:19:55 INFO  : 'stop' command is executed.
20:19:56 INFO  : 'ps7_init' command is executed.
20:19:56 INFO  : 'ps7_post_config' command is executed.
20:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:56 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:56 INFO  : 'con' command is executed.
20:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:19:56 INFO  : Disconnected from the channel tcfchan#7.
20:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:20:17 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:21:40 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:21:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:22:05 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:22:11 INFO  : 'fpga -state' command is executed.
20:22:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:11 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:22:11 INFO  : 'jtag frequency' command is executed.
20:22:11 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:22:12 INFO  : Context for 'APU' is selected.
20:22:12 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:12 INFO  : Context for 'APU' is selected.
20:22:12 INFO  : 'stop' command is executed.
20:22:12 INFO  : 'ps7_init' command is executed.
20:22:12 INFO  : 'ps7_post_config' command is executed.
20:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:12 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:12 INFO  : 'con' command is executed.
20:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:22:12 INFO  : Disconnected from the channel tcfchan#8.
20:23:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:24:07 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:24:25 INFO  : 'fpga -state' command is executed.
20:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:24:25 INFO  : 'jtag frequency' command is executed.
20:24:25 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:24:25 INFO  : Context for 'APU' is selected.
20:24:25 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:25 INFO  : Context for 'APU' is selected.
20:24:25 INFO  : 'stop' command is executed.
20:24:26 INFO  : 'ps7_init' command is executed.
20:24:26 INFO  : 'ps7_post_config' command is executed.
20:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:26 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:26 INFO  : 'con' command is executed.
20:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:24:26 INFO  : Disconnected from the channel tcfchan#9.
20:26:42 INFO  : Registering command handlers for SDK TCF services
20:26:43 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
20:26:45 INFO  : XSCT server has started successfully.
20:26:45 INFO  : Successfully done setting XSCT server connection channel  
20:26:45 INFO  : Successfully done setting SDK workspace  
20:26:45 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:26:45 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
20:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:27:02 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:27:13 INFO  : 'fpga -state' command is executed.
20:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:13 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:27:13 INFO  : 'jtag frequency' command is executed.
20:27:13 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:27:13 INFO  : Context for 'APU' is selected.
20:27:13 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:13 INFO  : Context for 'APU' is selected.
20:27:13 INFO  : 'stop' command is executed.
20:27:13 INFO  : 'ps7_init' command is executed.
20:27:13 INFO  : 'ps7_post_config' command is executed.
20:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:13 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:14 INFO  : 'con' command is executed.
20:27:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:27:14 INFO  : Disconnected from the channel tcfchan#1.
20:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:28:09 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:28:22 INFO  : 'fpga -state' command is executed.
20:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:22 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:28:22 INFO  : 'jtag frequency' command is executed.
20:28:22 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:28:22 INFO  : Context for 'APU' is selected.
20:28:22 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:22 INFO  : Context for 'APU' is selected.
20:28:22 INFO  : 'stop' command is executed.
20:28:22 INFO  : 'ps7_init' command is executed.
20:28:22 INFO  : 'ps7_post_config' command is executed.
20:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:22 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:23 INFO  : 'con' command is executed.
20:28:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:28:23 INFO  : Disconnected from the channel tcfchan#2.
20:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:29:09 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:29:25 INFO  : 'fpga -state' command is executed.
20:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:29:25 INFO  : 'jtag frequency' command is executed.
20:29:25 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:29:25 INFO  : Context for 'APU' is selected.
20:29:25 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:25 INFO  : Context for 'APU' is selected.
20:29:25 INFO  : 'stop' command is executed.
20:29:25 INFO  : 'ps7_init' command is executed.
20:29:25 INFO  : 'ps7_post_config' command is executed.
20:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:25 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:25 INFO  : 'con' command is executed.
20:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:29:25 INFO  : Disconnected from the channel tcfchan#3.
20:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:51:49 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:52:02 INFO  : 'fpga -state' command is executed.
20:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:02 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:52:02 INFO  : 'jtag frequency' command is executed.
20:52:02 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:52:02 INFO  : Context for 'APU' is selected.
20:52:02 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:02 INFO  : Context for 'APU' is selected.
20:52:02 INFO  : 'stop' command is executed.
20:52:02 INFO  : 'ps7_init' command is executed.
20:52:02 INFO  : 'ps7_post_config' command is executed.
20:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:02 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:02 INFO  : 'con' command is executed.
20:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:52:02 INFO  : Disconnected from the channel tcfchan#4.
20:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:52:52 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:53:05 INFO  : 'fpga -state' command is executed.
20:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:05 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:53:05 INFO  : 'jtag frequency' command is executed.
20:53:05 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:53:05 INFO  : Context for 'APU' is selected.
20:53:05 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:05 INFO  : Context for 'APU' is selected.
20:53:05 INFO  : 'stop' command is executed.
20:53:06 INFO  : 'ps7_init' command is executed.
20:53:06 INFO  : 'ps7_post_config' command is executed.
20:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:06 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:06 INFO  : 'con' command is executed.
20:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:53:06 INFO  : Disconnected from the channel tcfchan#5.
20:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:55:06 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:55:23 INFO  : 'fpga -state' command is executed.
20:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:23 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:55:23 INFO  : 'jtag frequency' command is executed.
20:55:23 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:55:23 INFO  : Context for 'APU' is selected.
20:55:23 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:55:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:23 INFO  : Context for 'APU' is selected.
20:55:23 INFO  : 'stop' command is executed.
20:55:24 INFO  : 'ps7_init' command is executed.
20:55:24 INFO  : 'ps7_post_config' command is executed.
20:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:24 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:24 INFO  : 'con' command is executed.
20:55:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:55:24 INFO  : Disconnected from the channel tcfchan#6.
21:18:51 INFO  : Registering command handlers for SDK TCF services
21:18:52 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
21:18:54 INFO  : XSCT server has started successfully.
21:18:54 INFO  : Successfully done setting XSCT server connection channel  
21:18:54 INFO  : Successfully done setting SDK workspace  
21:18:54 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
21:18:54 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
21:18:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633911234000,  Project:1633906924000
21:18:57 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
21:18:57 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
21:18:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:19:00 INFO  : 
21:19:01 INFO  : Updating hardware inferred compiler options for tpfinalv3.
21:19:01 INFO  : Clearing existing target manager status.
21:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:19:12 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
21:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:20:28 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
21:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
21:20:39 INFO  : 'fpga -state' command is executed.
21:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:39 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
21:20:39 INFO  : 'jtag frequency' command is executed.
21:20:39 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
21:20:39 INFO  : Context for 'APU' is selected.
21:20:39 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
21:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:39 INFO  : Context for 'APU' is selected.
21:20:39 INFO  : 'stop' command is executed.
21:20:39 INFO  : 'ps7_init' command is executed.
21:20:39 INFO  : 'ps7_post_config' command is executed.
21:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:39 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:39 INFO  : 'con' command is executed.
21:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

21:20:39 INFO  : Disconnected from the channel tcfchan#1.
15:21:06 INFO  : Registering command handlers for SDK TCF services
15:21:07 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
15:21:09 INFO  : XSCT server has started successfully.
15:21:09 INFO  : Successfully done setting XSCT server connection channel  
15:21:09 INFO  : Successfully done setting SDK workspace  
15:21:09 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
15:21:09 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
15:38:51 INFO  : Registering command handlers for SDK TCF services
15:38:53 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
15:38:55 INFO  : XSCT server has started successfully.
15:38:55 INFO  : Successfully done setting XSCT server connection channel  
15:38:55 INFO  : Successfully done setting SDK workspace  
15:38:55 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
15:38:55 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
15:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:39:42 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
15:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:40:00 INFO  : 'fpga -state' command is executed.
15:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:00 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
15:40:00 INFO  : 'jtag frequency' command is executed.
15:40:00 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:40:01 INFO  : Context for 'APU' is selected.
15:40:01 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
15:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:01 INFO  : Context for 'APU' is selected.
15:40:01 INFO  : 'stop' command is executed.
15:40:01 INFO  : 'ps7_init' command is executed.
15:40:01 INFO  : 'ps7_post_config' command is executed.
15:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:01 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:02 INFO  : 'con' command is executed.
15:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

15:40:02 INFO  : Disconnected from the channel tcfchan#1.
15:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:44:52 INFO  : 'fpga -state' command is executed.
15:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:52 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
15:44:52 INFO  : 'jtag frequency' command is executed.
15:44:52 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:44:52 INFO  : Context for 'APU' is selected.
15:44:53 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
15:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:53 INFO  : Context for 'APU' is selected.
15:44:53 INFO  : 'stop' command is executed.
15:44:53 INFO  : 'ps7_init' command is executed.
15:44:53 INFO  : 'ps7_post_config' command is executed.
15:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:53 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:53 INFO  : 'con' command is executed.
15:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

15:44:53 INFO  : Disconnected from the channel tcfchan#2.
15:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
15:48:23 INFO  : 'fpga -state' command is executed.
15:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:24 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
15:48:24 INFO  : 'jtag frequency' command is executed.
15:48:24 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:48:24 INFO  : Context for 'APU' is selected.
15:48:24 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
15:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:24 INFO  : Context for 'APU' is selected.
15:48:24 INFO  : 'stop' command is executed.
15:48:24 INFO  : 'ps7_init' command is executed.
15:48:24 INFO  : 'ps7_post_config' command is executed.
15:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:24 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:24 INFO  : 'con' command is executed.
15:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

15:48:24 INFO  : Disconnected from the channel tcfchan#3.
16:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:05:07 INFO  : 'fpga -state' command is executed.
16:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:08 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:05:08 INFO  : 'jtag frequency' command is executed.
16:05:08 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:05:08 INFO  : Context for 'APU' is selected.
16:05:08 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:08 INFO  : Context for 'APU' is selected.
16:05:08 INFO  : 'stop' command is executed.
16:05:08 INFO  : 'ps7_init' command is executed.
16:05:08 INFO  : 'ps7_post_config' command is executed.
16:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:08 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:09 INFO  : 'con' command is executed.
16:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:05:09 INFO  : Disconnected from the channel tcfchan#4.
16:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:06:40 INFO  : 'fpga -state' command is executed.
16:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:06:40 INFO  : 'jtag frequency' command is executed.
16:06:40 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:06:40 INFO  : Context for 'APU' is selected.
16:06:40 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:40 INFO  : Context for 'APU' is selected.
16:06:40 INFO  : 'stop' command is executed.
16:06:40 INFO  : 'ps7_init' command is executed.
16:06:40 INFO  : 'ps7_post_config' command is executed.
16:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:41 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:41 INFO  : 'con' command is executed.
16:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:06:41 INFO  : Disconnected from the channel tcfchan#5.
16:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:08:12 INFO  : 'fpga -state' command is executed.
16:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:12 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:08:12 INFO  : 'jtag frequency' command is executed.
16:08:12 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:08:12 INFO  : Context for 'APU' is selected.
16:08:12 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:08:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:12 INFO  : Context for 'APU' is selected.
16:08:12 INFO  : 'stop' command is executed.
16:08:13 INFO  : 'ps7_init' command is executed.
16:08:13 INFO  : 'ps7_post_config' command is executed.
16:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:13 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:27 INFO  : Disconnected from the channel tcfchan#6.
16:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:17:29 INFO  : 'fpga -state' command is executed.
16:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:17:29 INFO  : 'jtag frequency' command is executed.
16:17:29 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:17:29 INFO  : Context for 'APU' is selected.
16:17:31 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:17:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:31 INFO  : Context for 'APU' is selected.
16:17:31 ERROR : Execution context is running
16:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
----------------End of Script----------------

16:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:17:51 INFO  : 'fpga -state' command is executed.
16:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:51 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:17:51 INFO  : 'jtag frequency' command is executed.
16:17:51 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:17:51 INFO  : Context for 'APU' is selected.
16:17:51 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:51 INFO  : Context for 'APU' is selected.
16:17:51 ERROR : Execution context is running
16:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
----------------End of Script----------------

16:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:18:13 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
16:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:18:28 INFO  : 'fpga -state' command is executed.
16:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:18:29 INFO  : 'jtag frequency' command is executed.
16:18:29 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:18:29 INFO  : Context for 'APU' is selected.
16:18:29 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:18:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:29 INFO  : Context for 'APU' is selected.
16:18:29 INFO  : 'stop' command is executed.
16:18:29 INFO  : 'ps7_init' command is executed.
16:18:29 INFO  : 'ps7_post_config' command is executed.
16:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:29 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:25 INFO  : Disconnected from the channel tcfchan#7.
16:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:19:26 INFO  : 'fpga -state' command is executed.
16:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:26 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:19:26 INFO  : 'jtag frequency' command is executed.
16:19:26 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:19:26 INFO  : Context for 'APU' is selected.
16:19:28 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:28 INFO  : Context for 'APU' is selected.
16:19:28 INFO  : 'stop' command is executed.
16:19:28 INFO  : 'ps7_init' command is executed.
16:19:28 INFO  : 'ps7_post_config' command is executed.
16:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:29 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:29 INFO  : 'con' command is executed.
16:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:19:29 INFO  : Disconnected from the channel tcfchan#8.
16:20:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:20:04 INFO  : 'fpga -state' command is executed.
16:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:04 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:20:04 INFO  : 'jtag frequency' command is executed.
16:20:04 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:20:04 INFO  : Context for 'APU' is selected.
16:20:04 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:04 INFO  : Context for 'APU' is selected.
16:20:04 INFO  : 'stop' command is executed.
16:20:04 INFO  : 'ps7_init' command is executed.
16:20:04 INFO  : 'ps7_post_config' command is executed.
16:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:05 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:05 INFO  : 'con' command is executed.
16:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:20:05 INFO  : Disconnected from the channel tcfchan#9.
16:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:20:42 INFO  : 'fpga -state' command is executed.
16:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:20:42 INFO  : 'jtag frequency' command is executed.
16:20:42 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:20:42 INFO  : Context for 'APU' is selected.
16:20:42 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:42 INFO  : Context for 'APU' is selected.
16:20:42 INFO  : 'stop' command is executed.
16:20:42 INFO  : 'ps7_init' command is executed.
16:20:42 INFO  : 'ps7_post_config' command is executed.
16:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:43 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:43 INFO  : 'con' command is executed.
16:20:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:20:43 INFO  : Disconnected from the channel tcfchan#10.
16:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:21:19 INFO  : 'fpga -state' command is executed.
16:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:19 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:21:19 INFO  : 'jtag frequency' command is executed.
16:21:19 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:21:19 INFO  : Context for 'APU' is selected.
16:21:19 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:19 INFO  : Context for 'APU' is selected.
16:21:19 INFO  : 'stop' command is executed.
16:21:19 INFO  : 'ps7_init' command is executed.
16:21:19 INFO  : 'ps7_post_config' command is executed.
16:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:19 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:20 INFO  : 'con' command is executed.
16:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:21:20 INFO  : Disconnected from the channel tcfchan#11.
16:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:23:15 INFO  : 'fpga -state' command is executed.
16:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:15 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:23:15 INFO  : 'jtag frequency' command is executed.
16:23:15 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:23:15 INFO  : Context for 'APU' is selected.
16:23:15 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:15 INFO  : Context for 'APU' is selected.
16:23:15 INFO  : 'stop' command is executed.
16:23:15 INFO  : 'ps7_init' command is executed.
16:23:15 INFO  : 'ps7_post_config' command is executed.
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:16 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:16 INFO  : 'con' command is executed.
16:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:23:16 INFO  : Disconnected from the channel tcfchan#12.
16:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:25:01 INFO  : 'fpga -state' command is executed.
16:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:01 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:25:01 INFO  : 'jtag frequency' command is executed.
16:25:01 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:25:01 INFO  : Context for 'APU' is selected.
16:25:01 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:01 INFO  : Context for 'APU' is selected.
16:25:01 INFO  : 'stop' command is executed.
16:25:01 INFO  : 'ps7_init' command is executed.
16:25:01 INFO  : 'ps7_post_config' command is executed.
16:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:02 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:02 INFO  : 'con' command is executed.
16:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:25:02 INFO  : Disconnected from the channel tcfchan#13.
16:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:30:57 INFO  : 'fpga -state' command is executed.
16:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:57 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:30:57 INFO  : 'jtag frequency' command is executed.
16:30:57 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:30:57 INFO  : Context for 'APU' is selected.
16:30:57 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:30:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:57 INFO  : Context for 'APU' is selected.
16:30:57 INFO  : 'stop' command is executed.
16:30:58 INFO  : 'ps7_init' command is executed.
16:30:58 INFO  : 'ps7_post_config' command is executed.
16:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:58 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:58 INFO  : 'con' command is executed.
16:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:30:58 INFO  : Disconnected from the channel tcfchan#14.
16:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:33:26 INFO  : 'fpga -state' command is executed.
16:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:26 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:33:26 INFO  : 'jtag frequency' command is executed.
16:33:26 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:33:26 INFO  : Context for 'APU' is selected.
16:33:26 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:26 INFO  : Context for 'APU' is selected.
16:33:26 INFO  : 'stop' command is executed.
16:33:26 INFO  : 'ps7_init' command is executed.
16:33:26 INFO  : 'ps7_post_config' command is executed.
16:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:26 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:26 INFO  : 'con' command is executed.
16:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:33:26 INFO  : Disconnected from the channel tcfchan#15.
16:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:34:29 INFO  : 'fpga -state' command is executed.
16:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:34:30 INFO  : 'jtag frequency' command is executed.
16:34:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:34:30 INFO  : Context for 'APU' is selected.
16:34:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:34:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:30 INFO  : Context for 'APU' is selected.
16:34:30 INFO  : 'stop' command is executed.
16:34:30 INFO  : 'ps7_init' command is executed.
16:34:30 INFO  : 'ps7_post_config' command is executed.
16:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:30 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:30 INFO  : 'con' command is executed.
16:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:34:30 INFO  : Disconnected from the channel tcfchan#16.
16:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:34:55 INFO  : 'fpga -state' command is executed.
16:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:34:55 INFO  : 'jtag frequency' command is executed.
16:34:55 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:34:55 INFO  : Context for 'APU' is selected.
16:34:55 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:55 INFO  : Context for 'APU' is selected.
16:34:55 INFO  : 'stop' command is executed.
16:34:57 INFO  : 'ps7_init' command is executed.
16:34:57 INFO  : 'ps7_post_config' command is executed.
16:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:59 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
16:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
----------------End of Script----------------

16:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:35:29 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
16:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:35:41 INFO  : 'fpga -state' command is executed.
16:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:35:42 INFO  : 'jtag frequency' command is executed.
16:35:42 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:35:42 INFO  : Context for 'APU' is selected.
16:35:42 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:42 INFO  : Context for 'APU' is selected.
16:35:42 INFO  : 'stop' command is executed.
16:35:42 INFO  : 'ps7_init' command is executed.
16:35:42 INFO  : 'ps7_post_config' command is executed.
16:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:42 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:42 INFO  : 'con' command is executed.
16:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:35:42 INFO  : Disconnected from the channel tcfchan#17.
16:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:36:54 INFO  : 'fpga -state' command is executed.
16:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:36:55 INFO  : 'jtag frequency' command is executed.
16:36:55 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:36:55 INFO  : Context for 'APU' is selected.
16:36:55 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:55 INFO  : Context for 'APU' is selected.
16:36:55 INFO  : 'stop' command is executed.
16:36:55 INFO  : 'ps7_init' command is executed.
16:36:55 INFO  : 'ps7_post_config' command is executed.
16:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:56 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:56 INFO  : 'con' command is executed.
16:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:36:56 INFO  : Disconnected from the channel tcfchan#18.
16:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:37:30 INFO  : 'fpga -state' command is executed.
16:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:37:30 INFO  : 'jtag frequency' command is executed.
16:37:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:37:30 INFO  : Context for 'APU' is selected.
16:37:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:30 INFO  : Context for 'APU' is selected.
16:37:30 INFO  : 'stop' command is executed.
16:37:31 INFO  : 'ps7_init' command is executed.
16:37:31 INFO  : 'ps7_post_config' command is executed.
16:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:31 INFO  : 'con' command is executed.
16:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:37:31 INFO  : Disconnected from the channel tcfchan#19.
16:37:56 INFO  : Registering command handlers for SDK TCF services
16:37:57 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
16:37:59 INFO  : XSCT server has started successfully.
16:37:59 INFO  : Successfully done setting XSCT server connection channel  
16:37:59 INFO  : Successfully done setting SDK workspace  
16:37:59 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
16:38:00 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
16:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:38:12 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
16:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:38:44 INFO  : 'fpga -state' command is executed.
16:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:45 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:38:45 INFO  : 'jtag frequency' command is executed.
16:38:45 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:38:45 INFO  : Context for 'APU' is selected.
16:38:45 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:45 INFO  : Context for 'APU' is selected.
16:38:45 INFO  : 'stop' command is executed.
16:38:45 INFO  : 'ps7_init' command is executed.
16:38:45 INFO  : 'ps7_post_config' command is executed.
16:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:46 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:46 INFO  : 'con' command is executed.
16:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:38:46 INFO  : Disconnected from the channel tcfchan#1.
16:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:39:15 INFO  : 'fpga -state' command is executed.
16:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:16 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:39:16 INFO  : 'jtag frequency' command is executed.
16:39:16 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:39:16 INFO  : Context for 'APU' is selected.
16:39:16 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:39:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:16 INFO  : Context for 'APU' is selected.
16:39:16 INFO  : 'stop' command is executed.
16:39:16 INFO  : 'ps7_init' command is executed.
16:39:16 INFO  : 'ps7_post_config' command is executed.
16:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:17 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:17 INFO  : 'con' command is executed.
16:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:39:17 INFO  : Disconnected from the channel tcfchan#2.
16:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:39:58 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
16:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:40:22 INFO  : 'fpga -state' command is executed.
16:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:22 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:40:22 INFO  : 'jtag frequency' command is executed.
16:40:22 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:40:22 INFO  : Context for 'APU' is selected.
16:40:22 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:23 INFO  : Context for 'APU' is selected.
16:40:23 INFO  : 'stop' command is executed.
16:40:23 INFO  : 'ps7_init' command is executed.
16:40:23 INFO  : 'ps7_post_config' command is executed.
16:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:23 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:23 INFO  : 'con' command is executed.
16:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:40:23 INFO  : Disconnected from the channel tcfchan#3.
16:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:41:06 INFO  : 'fpga -state' command is executed.
16:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:06 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:41:06 INFO  : 'jtag frequency' command is executed.
16:41:06 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:41:07 INFO  : Context for 'APU' is selected.
16:41:07 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:41:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:07 INFO  : Context for 'APU' is selected.
16:41:07 INFO  : 'stop' command is executed.
16:41:07 INFO  : 'ps7_init' command is executed.
16:41:07 INFO  : 'ps7_post_config' command is executed.
16:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:07 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:07 INFO  : 'con' command is executed.
16:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:41:07 INFO  : Disconnected from the channel tcfchan#4.
16:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:41:47 INFO  : 'fpga -state' command is executed.
16:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:47 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:41:47 INFO  : 'jtag frequency' command is executed.
16:41:47 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:41:47 INFO  : Context for 'APU' is selected.
16:41:47 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:47 INFO  : Context for 'APU' is selected.
16:41:47 INFO  : 'stop' command is executed.
16:41:47 INFO  : 'ps7_init' command is executed.
16:41:47 INFO  : 'ps7_post_config' command is executed.
16:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:48 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:48 INFO  : 'con' command is executed.
16:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:41:48 INFO  : Disconnected from the channel tcfchan#5.
16:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:42:19 INFO  : 'fpga -state' command is executed.
16:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:42:20 INFO  : 'jtag frequency' command is executed.
16:42:20 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:42:20 INFO  : Context for 'APU' is selected.
16:42:20 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:20 INFO  : Context for 'APU' is selected.
16:42:20 INFO  : 'stop' command is executed.
16:42:20 INFO  : 'ps7_init' command is executed.
16:42:20 INFO  : 'ps7_post_config' command is executed.
16:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:20 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:20 INFO  : 'con' command is executed.
16:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:42:20 INFO  : Disconnected from the channel tcfchan#6.
16:43:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:43:10 INFO  : 'fpga -state' command is executed.
16:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:11 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:43:11 INFO  : 'jtag frequency' command is executed.
16:43:11 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:43:11 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:11 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : 'stop' command is executed.
16:43:11 INFO  : 'ps7_init' command is executed.
16:43:11 INFO  : 'ps7_post_config' command is executed.
16:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:12 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:12 INFO  : 'con' command is executed.
16:43:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:43:12 INFO  : Disconnected from the channel tcfchan#7.
16:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:46:08 INFO  : 'fpga -state' command is executed.
16:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:08 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:46:08 INFO  : 'jtag frequency' command is executed.
16:46:08 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:46:08 INFO  : Context for 'APU' is selected.
16:46:09 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:09 INFO  : Context for 'APU' is selected.
16:46:09 INFO  : 'stop' command is executed.
16:46:09 INFO  : 'ps7_init' command is executed.
16:46:09 INFO  : 'ps7_post_config' command is executed.
16:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:10 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:10 INFO  : 'con' command is executed.
16:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:46:10 INFO  : Disconnected from the channel tcfchan#8.
16:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:46:59 INFO  : 'fpga -state' command is executed.
16:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:59 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:46:59 INFO  : 'jtag frequency' command is executed.
16:46:59 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:46:59 INFO  : Context for 'APU' is selected.
16:46:59 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:46:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:59 INFO  : Context for 'APU' is selected.
16:46:59 INFO  : 'stop' command is executed.
16:46:59 INFO  : 'ps7_init' command is executed.
16:46:59 INFO  : 'ps7_post_config' command is executed.
16:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:59 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:00 INFO  : 'con' command is executed.
16:47:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:47:00 INFO  : Disconnected from the channel tcfchan#9.
16:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:48:41 INFO  : 'fpga -state' command is executed.
16:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:48:42 INFO  : 'jtag frequency' command is executed.
16:48:42 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:48:42 INFO  : Context for 'APU' is selected.
16:48:42 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:48:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:42 INFO  : Context for 'APU' is selected.
16:48:42 INFO  : 'stop' command is executed.
16:48:42 INFO  : 'ps7_init' command is executed.
16:48:42 INFO  : 'ps7_post_config' command is executed.
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:43 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:43 INFO  : 'con' command is executed.
16:48:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:48:43 INFO  : Disconnected from the channel tcfchan#10.
16:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
16:50:00 INFO  : 'fpga -state' command is executed.
16:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:00 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
16:50:00 INFO  : 'jtag frequency' command is executed.
16:50:00 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
16:50:01 INFO  : Context for 'APU' is selected.
16:50:01 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
16:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:01 INFO  : Context for 'APU' is selected.
16:50:01 INFO  : 'stop' command is executed.
16:50:01 INFO  : 'ps7_init' command is executed.
16:50:01 INFO  : 'ps7_post_config' command is executed.
16:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:01 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:01 INFO  : 'con' command is executed.
16:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

16:50:01 INFO  : Disconnected from the channel tcfchan#11.
17:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:12:37 INFO  : 'fpga -state' command is executed.
17:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:37 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:12:37 INFO  : 'jtag frequency' command is executed.
17:12:37 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:12:37 INFO  : Context for 'APU' is selected.
17:12:37 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:37 INFO  : Context for 'APU' is selected.
17:12:37 INFO  : 'stop' command is executed.
17:12:38 INFO  : 'ps7_init' command is executed.
17:12:38 INFO  : 'ps7_post_config' command is executed.
17:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:38 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:38 INFO  : 'con' command is executed.
17:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:12:38 INFO  : Disconnected from the channel tcfchan#12.
17:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:14:27 INFO  : 'fpga -state' command is executed.
17:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:27 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:14:27 INFO  : 'jtag frequency' command is executed.
17:14:27 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:14:27 INFO  : Context for 'APU' is selected.
17:14:27 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:27 INFO  : Context for 'APU' is selected.
17:14:27 INFO  : 'stop' command is executed.
17:14:27 INFO  : 'ps7_init' command is executed.
17:14:27 INFO  : 'ps7_post_config' command is executed.
17:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:28 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:28 INFO  : 'con' command is executed.
17:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:14:28 INFO  : Disconnected from the channel tcfchan#13.
17:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:30:33 INFO  : 'fpga -state' command is executed.
17:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:33 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:30:33 INFO  : 'jtag frequency' command is executed.
17:30:33 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:30:33 INFO  : Context for 'APU' is selected.
17:30:34 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:34 INFO  : Context for 'APU' is selected.
17:30:34 INFO  : 'stop' command is executed.
17:30:34 INFO  : 'ps7_init' command is executed.
17:30:34 INFO  : 'ps7_post_config' command is executed.
17:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:35 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:35 INFO  : 'con' command is executed.
17:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:30:35 INFO  : Disconnected from the channel tcfchan#14.
17:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:31:13 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
17:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:32:30 INFO  : 'fpga -state' command is executed.
17:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:32:30 INFO  : 'jtag frequency' command is executed.
17:32:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:32:30 INFO  : Context for 'APU' is selected.
17:32:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:30 INFO  : Context for 'APU' is selected.
17:32:30 INFO  : 'stop' command is executed.
17:32:30 INFO  : 'ps7_init' command is executed.
17:32:30 INFO  : 'ps7_post_config' command is executed.
17:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:31 INFO  : 'con' command is executed.
17:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:32:31 INFO  : Disconnected from the channel tcfchan#15.
17:34:04 INFO  : Registering command handlers for SDK TCF services
17:34:05 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
17:34:07 INFO  : XSCT server has started successfully.
17:34:08 INFO  : Successfully done setting XSCT server connection channel  
17:34:08 INFO  : Successfully done setting SDK workspace  
17:34:08 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
17:34:08 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
17:35:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:35:54 INFO  : 'fpga -state' command is executed.
17:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:54 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:35:54 INFO  : 'jtag frequency' command is executed.
17:35:54 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:35:54 INFO  : Context for 'APU' is selected.
17:35:54 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:54 INFO  : Context for 'APU' is selected.
17:35:54 INFO  : 'stop' command is executed.
17:35:55 INFO  : 'ps7_init' command is executed.
17:35:55 INFO  : 'ps7_post_config' command is executed.
17:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:55 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:55 INFO  : 'con' command is executed.
17:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:35:55 INFO  : Disconnected from the channel tcfchan#1.
17:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:36:36 INFO  : 'fpga -state' command is executed.
17:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:37 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:36:37 INFO  : 'jtag frequency' command is executed.
17:36:37 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:36:37 INFO  : Context for 'APU' is selected.
17:36:37 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:37 INFO  : Context for 'APU' is selected.
17:36:37 INFO  : 'stop' command is executed.
17:36:37 INFO  : 'ps7_init' command is executed.
17:36:37 INFO  : 'ps7_post_config' command is executed.
17:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:38 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:38 INFO  : 'con' command is executed.
17:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:36:38 INFO  : Disconnected from the channel tcfchan#2.
17:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:38:22 INFO  : 'fpga -state' command is executed.
17:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:23 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:38:23 INFO  : 'jtag frequency' command is executed.
17:38:23 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:38:23 INFO  : Context for 'APU' is selected.
17:38:23 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:23 INFO  : Context for 'APU' is selected.
17:38:23 INFO  : 'stop' command is executed.
17:38:23 INFO  : 'ps7_init' command is executed.
17:38:23 INFO  : 'ps7_post_config' command is executed.
17:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:23 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:24 INFO  : 'con' command is executed.
17:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:38:24 INFO  : Disconnected from the channel tcfchan#3.
17:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:39:30 INFO  : 'fpga -state' command is executed.
17:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:39:30 INFO  : 'jtag frequency' command is executed.
17:39:30 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:39:30 INFO  : Context for 'APU' is selected.
17:39:30 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:30 INFO  : Context for 'APU' is selected.
17:39:30 INFO  : 'stop' command is executed.
17:39:31 INFO  : 'ps7_init' command is executed.
17:39:31 INFO  : 'ps7_post_config' command is executed.
17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : 'con' command is executed.
17:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:39:31 INFO  : Disconnected from the channel tcfchan#4.
17:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:41:11 INFO  : 'fpga -state' command is executed.
17:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:12 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:41:12 INFO  : 'jtag frequency' command is executed.
17:41:12 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:41:12 INFO  : Context for 'APU' is selected.
17:41:12 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:41:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:12 INFO  : Context for 'APU' is selected.
17:41:12 INFO  : 'stop' command is executed.
17:41:12 INFO  : 'ps7_init' command is executed.
17:41:12 INFO  : 'ps7_post_config' command is executed.
17:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:12 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:13 INFO  : 'con' command is executed.
17:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:41:13 INFO  : Disconnected from the channel tcfchan#5.
17:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:42:03 INFO  : 'fpga -state' command is executed.
17:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:03 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:42:03 INFO  : 'jtag frequency' command is executed.
17:42:03 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:42:04 INFO  : Context for 'APU' is selected.
17:42:04 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:04 INFO  : Context for 'APU' is selected.
17:42:04 INFO  : 'stop' command is executed.
17:42:04 INFO  : 'ps7_init' command is executed.
17:42:04 INFO  : 'ps7_post_config' command is executed.
17:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:04 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:05 INFO  : 'con' command is executed.
17:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:42:05 INFO  : Disconnected from the channel tcfchan#6.
17:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:43:08 INFO  : 'fpga -state' command is executed.
17:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:08 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:43:08 INFO  : 'jtag frequency' command is executed.
17:43:08 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:43:09 INFO  : Context for 'APU' is selected.
17:43:09 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:09 INFO  : Context for 'APU' is selected.
17:43:09 INFO  : 'stop' command is executed.
17:43:09 INFO  : 'ps7_init' command is executed.
17:43:09 INFO  : 'ps7_post_config' command is executed.
17:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:09 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:09 INFO  : 'con' command is executed.
17:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:43:09 INFO  : Disconnected from the channel tcfchan#7.
17:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:43:48 INFO  : 'fpga -state' command is executed.
17:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:48 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:43:48 INFO  : 'jtag frequency' command is executed.
17:43:48 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:43:48 INFO  : Context for 'APU' is selected.
17:43:48 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:43:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:49 INFO  : Context for 'APU' is selected.
17:43:49 INFO  : 'stop' command is executed.
17:43:49 INFO  : 'ps7_init' command is executed.
17:43:49 INFO  : 'ps7_post_config' command is executed.
17:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : 'con' command is executed.
17:43:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:43:49 INFO  : Disconnected from the channel tcfchan#8.
17:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:47:03 INFO  : 'fpga -state' command is executed.
17:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:03 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:47:03 INFO  : 'jtag frequency' command is executed.
17:47:03 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:47:03 INFO  : Context for 'APU' is selected.
17:47:03 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:03 INFO  : Context for 'APU' is selected.
17:47:03 INFO  : 'stop' command is executed.
17:47:03 INFO  : 'ps7_init' command is executed.
17:47:03 INFO  : 'ps7_post_config' command is executed.
17:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:04 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:21 INFO  : Disconnected from the channel tcfchan#9.
17:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:48:54 INFO  : 'fpga -state' command is executed.
17:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:48:55 INFO  : 'jtag frequency' command is executed.
17:48:55 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:48:55 INFO  : Context for 'APU' is selected.
17:48:55 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:55 INFO  : Context for 'APU' is selected.
17:48:55 INFO  : 'stop' command is executed.
17:48:55 INFO  : 'ps7_init' command is executed.
17:48:55 INFO  : 'ps7_post_config' command is executed.
17:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:55 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:55 INFO  : 'con' command is executed.
17:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:48:55 INFO  : Disconnected from the channel tcfchan#10.
17:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:51:29 INFO  : 'fpga -state' command is executed.
17:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:51:29 INFO  : 'jtag frequency' command is executed.
17:51:29 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:51:29 INFO  : Context for 'APU' is selected.
17:51:29 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:29 INFO  : Context for 'APU' is selected.
17:51:29 INFO  : 'stop' command is executed.
17:51:30 INFO  : 'ps7_init' command is executed.
17:51:30 INFO  : 'ps7_post_config' command is executed.
17:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:30 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:30 INFO  : 'con' command is executed.
17:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:51:30 INFO  : Disconnected from the channel tcfchan#11.
17:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:53:38 INFO  : 'fpga -state' command is executed.
17:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:38 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:53:38 INFO  : 'jtag frequency' command is executed.
17:53:38 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:53:38 INFO  : Context for 'APU' is selected.
17:53:38 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:38 INFO  : Context for 'APU' is selected.
17:53:38 INFO  : 'stop' command is executed.
17:53:39 INFO  : 'ps7_init' command is executed.
17:53:39 INFO  : 'ps7_post_config' command is executed.
17:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:39 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:39 INFO  : 'con' command is executed.
17:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

17:53:39 INFO  : Disconnected from the channel tcfchan#12.
17:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
17:54:44 INFO  : 'fpga -state' command is executed.
17:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
17:54:44 INFO  : 'jtag frequency' command is executed.
17:54:44 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
17:54:44 INFO  : Context for 'APU' is selected.
17:54:44 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
17:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:44 INFO  : Context for 'APU' is selected.
17:54:44 INFO  : 'stop' command is executed.
17:54:45 INFO  : 'ps7_init' command is executed.
17:54:45 INFO  : 'ps7_post_config' command is executed.
17:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:46 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:18 INFO  : Disconnected from the channel tcfchan#13.
18:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:01:19 INFO  : 'fpga -state' command is executed.
18:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:19 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:01:19 INFO  : 'jtag frequency' command is executed.
18:01:19 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:01:19 INFO  : Context for 'APU' is selected.
18:01:21 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:21 INFO  : Context for 'APU' is selected.
18:01:21 INFO  : 'stop' command is executed.
18:01:21 INFO  : 'ps7_init' command is executed.
18:01:21 INFO  : 'ps7_post_config' command is executed.
18:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:22 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:22 INFO  : 'con' command is executed.
18:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:01:22 INFO  : Disconnected from the channel tcfchan#14.
18:01:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:01:44 INFO  : 'fpga -state' command is executed.
18:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:01:44 INFO  : 'jtag frequency' command is executed.
18:01:44 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:01:44 INFO  : Context for 'APU' is selected.
18:01:44 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:01:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:44 INFO  : Context for 'APU' is selected.
18:01:44 INFO  : 'stop' command is executed.
18:01:45 INFO  : 'ps7_init' command is executed.
18:01:45 INFO  : 'ps7_post_config' command is executed.
18:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:45 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:45 INFO  : 'con' command is executed.
18:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:01:45 INFO  : Disconnected from the channel tcfchan#15.
18:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:02:12 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:02:27 INFO  : 'fpga -state' command is executed.
18:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:28 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:02:28 INFO  : 'jtag frequency' command is executed.
18:02:28 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:02:28 INFO  : Context for 'APU' is selected.
18:02:28 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:28 INFO  : Context for 'APU' is selected.
18:02:28 INFO  : 'stop' command is executed.
18:02:28 INFO  : 'ps7_init' command is executed.
18:02:28 INFO  : 'ps7_post_config' command is executed.
18:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:29 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:29 INFO  : 'con' command is executed.
18:02:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:02:29 INFO  : Disconnected from the channel tcfchan#16.
18:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:04:48 INFO  : 'fpga -state' command is executed.
18:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:48 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:04:48 INFO  : 'jtag frequency' command is executed.
18:04:48 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:04:48 INFO  : Context for 'APU' is selected.
18:04:48 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:04:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:48 INFO  : Context for 'APU' is selected.
18:04:48 INFO  : 'stop' command is executed.
18:04:48 INFO  : 'ps7_init' command is executed.
18:04:48 INFO  : 'ps7_post_config' command is executed.
18:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:49 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:49 INFO  : 'con' command is executed.
18:04:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:04:49 INFO  : Disconnected from the channel tcfchan#17.
18:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:05:44 INFO  : 'fpga -state' command is executed.
18:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:05:44 INFO  : 'jtag frequency' command is executed.
18:05:44 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:05:44 INFO  : Context for 'APU' is selected.
18:05:44 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:44 INFO  : Context for 'APU' is selected.
18:05:44 INFO  : 'stop' command is executed.
18:05:45 INFO  : 'ps7_init' command is executed.
18:05:45 INFO  : 'ps7_post_config' command is executed.
18:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:45 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:45 INFO  : 'con' command is executed.
18:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:05:45 INFO  : Disconnected from the channel tcfchan#18.
18:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:06:39 INFO  : 'fpga -state' command is executed.
18:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:06:40 INFO  : 'jtag frequency' command is executed.
18:06:40 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:06:40 INFO  : Context for 'APU' is selected.
18:06:40 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:40 INFO  : Context for 'APU' is selected.
18:06:40 INFO  : 'stop' command is executed.
18:06:40 INFO  : 'ps7_init' command is executed.
18:06:40 INFO  : 'ps7_post_config' command is executed.
18:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:40 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:22 INFO  : Disconnected from the channel tcfchan#19.
18:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:07:40 INFO  : 'fpga -state' command is executed.
18:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:07:40 INFO  : 'jtag frequency' command is executed.
18:07:40 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:07:40 INFO  : Context for 'APU' is selected.
18:07:40 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:07:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:40 INFO  : Context for 'APU' is selected.
18:07:40 INFO  : 'stop' command is executed.
18:07:40 INFO  : 'ps7_init' command is executed.
18:07:40 INFO  : 'ps7_post_config' command is executed.
18:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:41 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:26 INFO  : Disconnected from the channel tcfchan#20.
18:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:08:43 INFO  : 'fpga -state' command is executed.
18:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:08:44 INFO  : 'jtag frequency' command is executed.
18:08:44 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:08:44 INFO  : Context for 'APU' is selected.
18:08:46 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:46 INFO  : Context for 'APU' is selected.
18:08:46 INFO  : 'stop' command is executed.
18:08:46 INFO  : 'ps7_init' command is executed.
18:08:46 INFO  : 'ps7_post_config' command is executed.
18:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:46 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:48 INFO  : Disconnected from the channel tcfchan#21.
18:43:05 INFO  : Registering command handlers for SDK TCF services
18:43:06 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
18:43:08 INFO  : XSCT server has started successfully.
18:43:08 INFO  : Successfully done setting XSCT server connection channel  
18:43:08 INFO  : Successfully done setting SDK workspace  
18:43:08 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:43:08 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
18:43:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633988562000,  Project:1633911234000
18:43:10 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
18:43:10 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
18:43:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:43:13 INFO  : 
18:43:14 INFO  : Updating hardware inferred compiler options for tpfinalv3.
18:43:14 INFO  : Clearing existing target manager status.
18:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:43:26 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:43:39 INFO  : 'fpga -state' command is executed.
18:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:39 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:43:39 INFO  : 'jtag frequency' command is executed.
18:43:39 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:43:39 INFO  : Context for 'APU' is selected.
18:43:39 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:39 INFO  : Context for 'APU' is selected.
18:43:39 INFO  : 'stop' command is executed.
18:43:40 INFO  : 'ps7_init' command is executed.
18:43:40 INFO  : 'ps7_post_config' command is executed.
18:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:40 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:40 INFO  : 'con' command is executed.
18:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:43:40 INFO  : Disconnected from the channel tcfchan#1.
18:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:44:51 INFO  : 'fpga -state' command is executed.
18:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:51 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:44:51 INFO  : 'jtag frequency' command is executed.
18:44:51 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:44:51 INFO  : Context for 'APU' is selected.
18:44:51 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:51 INFO  : Context for 'APU' is selected.
18:44:51 INFO  : 'stop' command is executed.
18:44:51 INFO  : 'ps7_init' command is executed.
18:44:51 INFO  : 'ps7_post_config' command is executed.
18:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:52 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:52 INFO  : 'con' command is executed.
18:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:44:52 INFO  : Disconnected from the channel tcfchan#2.
18:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:45:11 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
18:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
18:45:26 INFO  : 'fpga -state' command is executed.
18:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:26 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
18:45:26 INFO  : 'jtag frequency' command is executed.
18:45:26 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
18:45:26 INFO  : Context for 'APU' is selected.
18:45:26 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
18:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:26 INFO  : Context for 'APU' is selected.
18:45:26 INFO  : 'stop' command is executed.
18:45:27 INFO  : 'ps7_init' command is executed.
18:45:27 INFO  : 'ps7_post_config' command is executed.
18:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:27 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:27 INFO  : 'con' command is executed.
18:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

18:45:27 INFO  : Disconnected from the channel tcfchan#3.
19:16:35 INFO  : Registering command handlers for SDK TCF services
19:16:36 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
19:16:38 INFO  : XSCT server has started successfully.
19:16:38 INFO  : Successfully done setting XSCT server connection channel  
19:16:38 INFO  : Successfully done setting SDK workspace  
19:16:38 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:16:38 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
19:16:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633990571000,  Project:1633988562000
19:16:40 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:16:40 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
19:16:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:16:50 INFO  : 
19:16:50 INFO  : Updating hardware inferred compiler options for tpfinalv3.
19:16:50 INFO  : Clearing existing target manager status.
19:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:16:57 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:17:33 INFO  : 'fpga -state' command is executed.
19:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:33 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:17:33 INFO  : 'jtag frequency' command is executed.
19:17:33 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:17:33 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:33 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : 'stop' command is executed.
19:17:34 INFO  : 'ps7_init' command is executed.
19:17:34 INFO  : 'ps7_post_config' command is executed.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : 'con' command is executed.
19:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:17:34 INFO  : Disconnected from the channel tcfchan#1.
19:34:24 INFO  : Registering command handlers for SDK TCF services
19:34:25 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
19:34:27 INFO  : XSCT server has started successfully.
19:34:27 INFO  : Successfully done setting XSCT server connection channel  
19:34:27 INFO  : Successfully done setting SDK workspace  
19:34:27 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:34:27 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
19:34:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633991582000,  Project:1633990571000
19:34:29 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
19:34:29 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
19:34:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:34:38 INFO  : 
19:34:39 INFO  : Updating hardware inferred compiler options for tpfinalv3.
19:34:39 INFO  : Clearing existing target manager status.
19:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:34:51 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
19:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
19:35:13 INFO  : 'fpga -state' command is executed.
19:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:13 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
19:35:13 INFO  : 'jtag frequency' command is executed.
19:35:13 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
19:35:13 INFO  : Context for 'APU' is selected.
19:35:13 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
19:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:13 INFO  : Context for 'APU' is selected.
19:35:13 INFO  : 'stop' command is executed.
19:35:13 INFO  : 'ps7_init' command is executed.
19:35:13 INFO  : 'ps7_post_config' command is executed.
19:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:14 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:14 INFO  : 'con' command is executed.
19:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

19:35:14 INFO  : Disconnected from the channel tcfchan#1.
20:02:17 INFO  : Registering command handlers for SDK TCF services
20:02:18 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
20:02:20 INFO  : XSCT server has started successfully.
20:02:20 INFO  : Successfully done setting XSCT server connection channel  
20:02:20 INFO  : Successfully done setting SDK workspace  
20:02:20 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:02:20 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
20:02:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633993312000,  Project:1633991582000
20:02:22 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:02:22 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
20:02:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:02:31 INFO  : 
20:02:32 INFO  : Updating hardware inferred compiler options for tpfinalv3.
20:02:32 INFO  : Clearing existing target manager status.
20:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:02:43 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:03:45 INFO  : 'fpga -state' command is executed.
20:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:46 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:03:46 INFO  : 'jtag frequency' command is executed.
20:03:46 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:03:46 INFO  : Context for 'APU' is selected.
20:03:46 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:46 INFO  : Context for 'APU' is selected.
20:03:46 INFO  : 'stop' command is executed.
20:03:46 INFO  : 'ps7_init' command is executed.
20:03:46 INFO  : 'ps7_post_config' command is executed.
20:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:46 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:46 INFO  : 'con' command is executed.
20:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:03:46 INFO  : Disconnected from the channel tcfchan#1.
20:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:06:48 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:07:25 INFO  : 'fpga -state' command is executed.
20:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:07:25 INFO  : 'jtag frequency' command is executed.
20:07:25 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:07:25 INFO  : Context for 'APU' is selected.
20:07:25 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:25 INFO  : Context for 'APU' is selected.
20:07:25 INFO  : 'stop' command is executed.
20:07:25 INFO  : 'ps7_init' command is executed.
20:07:25 INFO  : 'ps7_post_config' command is executed.
20:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:25 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:25 INFO  : 'con' command is executed.
20:07:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:07:25 INFO  : Disconnected from the channel tcfchan#2.
20:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:08:42 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
20:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:09:22 INFO  : 'fpga -state' command is executed.
20:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:22 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
20:09:22 INFO  : 'jtag frequency' command is executed.
20:09:22 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
20:09:22 INFO  : Context for 'APU' is selected.
20:09:22 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
20:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:22 INFO  : Context for 'APU' is selected.
20:09:22 INFO  : 'stop' command is executed.
20:09:22 INFO  : 'ps7_init' command is executed.
20:09:22 INFO  : 'ps7_post_config' command is executed.
20:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:22 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:22 INFO  : 'con' command is executed.
20:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

20:09:22 INFO  : Disconnected from the channel tcfchan#3.
20:23:25 INFO  : Registering command handlers for SDK TCF services
20:23:26 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
20:23:28 INFO  : XSCT server has started successfully.
20:23:28 INFO  : Successfully done setting XSCT server connection channel  
20:23:28 INFO  : Successfully done setting SDK workspace  
20:23:28 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:23:28 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
20:23:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1633994583000,  Project:1633993312000
20:23:31 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
20:23:31 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
20:23:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:23:34 INFO  : 
20:23:35 INFO  : Updating hardware inferred compiler options for tpfinalv3.
20:23:35 INFO  : Clearing existing target manager status.
20:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
20:23:45 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
10:01:27 INFO  : Registering command handlers for SDK TCF services
10:01:28 INFO  : Launching XSCT server: xsct -n -interactive /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/temp_xsdb_launch_script.tcl
10:01:30 INFO  : XSCT server has started successfully.
10:01:30 INFO  : Successfully done setting XSCT server connection channel  
10:01:30 INFO  : Successfully done setting SDK workspace  
10:01:30 INFO  : Processing command line option -hwspec /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
10:01:30 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
10:01:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1634129990000,  Project:1633994583000
10:01:32 INFO  : The hardware specification for project 'system_wrapper_hw_platform_4' is different from /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf.
10:01:32 INFO  : Copied contents of /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_4/system.hdf.
10:01:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:01:42 INFO  : 
10:01:43 INFO  : Updating hardware inferred compiler options for tpfinalv3.
10:01:43 INFO  : Clearing existing target manager status.
10:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:02:25 INFO  : FPGA configured successfully with bitstream "/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system_wrapper.bit"
10:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B30273A" && level==0} -index 1' command is executed.
10:02:43 INFO  : 'fpga -state' command is executed.
10:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:43 INFO  : Jtag cable 'Digilent Arty Z7 003017B30273A' is selected.
10:02:43 INFO  : 'jtag frequency' command is executed.
10:02:43 INFO  : Sourcing of '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl' is done.
10:02:43 INFO  : Context for 'APU' is selected.
10:02:43 INFO  : Hardware design information is loaded from '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf'.
10:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:43 INFO  : Context for 'APU' is selected.
10:02:43 INFO  : 'stop' command is executed.
10:02:43 INFO  : 'ps7_init' command is executed.
10:02:43 INFO  : 'ps7_post_config' command is executed.
10:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:44 INFO  : The application '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
loadhw -hw /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/system_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
dow /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.sdk/tpfinalv3/Debug/tpfinalv3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:44 INFO  : 'con' command is executed.
10:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B30273A"} -index 0
con
----------------End of Script----------------

10:02:44 INFO  : Disconnected from the channel tcfchan#1.
