
---------- Begin Simulation Statistics ----------
final_tick                               171252430000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397591                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661152                       # Number of bytes of host memory used
host_op_rate                                   398372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.51                       # Real time elapsed on the host
host_tick_rate                              680884319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171252                       # Number of seconds simulated
sim_ticks                                171252430000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.712524                       # CPI: cycles per instruction
system.cpu.discardedOps                        191435                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37994618                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.583933                       # IPC: instructions per cycle
system.cpu.numCycles                        171252430                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133257812                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        424019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1021705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3515                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2043965                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3533                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485840                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735215                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80998                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104129                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102018                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899673                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65404                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51009151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51009151                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51009622                       # number of overall hits
system.cpu.dcache.overall_hits::total        51009622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1060275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1060275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1068223                       # number of overall misses
system.cpu.dcache.overall_misses::total       1068223                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  50267726000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50267726000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  50267726000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50267726000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077845                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077845                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020363                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020363                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47410.083233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47410.083233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47057.333534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47057.333534                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       935777                       # number of writebacks
system.cpu.dcache.writebacks::total            935777                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42534                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1017741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1017741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1021747                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1021747                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44834692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44834692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45257663000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45257663000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44053.145152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44053.145152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44294.392839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44294.392839                       # average overall mshr miss latency
system.cpu.dcache.replacements                1021491                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40497799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40497799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       622396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        622396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23372754000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23372754000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37552.866664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37552.866664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       612267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       612267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21594466000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21594466000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35269.687898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35269.687898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10511352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10511352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       437879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       437879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26894972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26894972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61421.013568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61421.013568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       405474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23240226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23240226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57316.192900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57316.192900                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7948                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7948                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944055                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944055                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4006                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4006                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    422971000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    422971000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.475828                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.475828                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105584.373440                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105584.373440                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.182173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52031445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1021747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.924001                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.182173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53099668                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53099668                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685901                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475181                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026133                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8088876                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8088876                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8088876                       # number of overall hits
system.cpu.icache.overall_hits::total         8088876                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          514                       # number of overall misses
system.cpu.icache.overall_misses::total           514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48774000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48774000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48774000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48774000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8089390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8089390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8089390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8089390                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94891.050584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94891.050584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94891.050584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94891.050584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          213                       # number of writebacks
system.cpu.icache.writebacks::total               213                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47746000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47746000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92891.050584                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92891.050584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92891.050584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92891.050584                       # average overall mshr miss latency
system.cpu.icache.replacements                    213                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8088876                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8088876                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8089390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8089390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94891.050584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94891.050584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47746000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47746000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92891.050584                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92891.050584                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           260.793476                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8089390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15738.112840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   260.793476                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.509362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.509362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8089904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8089904                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 171252430000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               807932                       # number of demand (read+write) hits
system.l2.demand_hits::total                   808032                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              807932                       # number of overall hits
system.l2.overall_hits::total                  808032                       # number of overall hits
system.l2.demand_misses::.cpu.inst                414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             213815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 214229                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               414                       # number of overall misses
system.l2.overall_misses::.cpu.data            213815                       # number of overall misses
system.l2.overall_misses::total                214229                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24382601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24426575000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43974000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24382601000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24426575000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1021747                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1022261                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1021747                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1022261                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.805447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.209264                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209564                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.805447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.209264                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209564                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106217.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114035.970348                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114020.860855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106217.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114035.970348                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114020.860855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              161278                       # number of writebacks
system.l2.writebacks::total                    161278                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        213810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            214224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       213810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           214224                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35694000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20105949000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20141643000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35694000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20105949000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20141643000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.805447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.209259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209559                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.805447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.209259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209559                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86217.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94036.523081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94021.412167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86217.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94036.523081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94021.412167                       # average overall mshr miss latency
system.l2.replacements                         213140                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       935777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           935777                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       935777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       935777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          202                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            267253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267253                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16052402000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16052402000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        406231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            406231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.342116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.342116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115503.187555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115503.187555                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13272842000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13272842000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.342116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.342116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95503.187555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95503.187555                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.805447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.805447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106217.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106217.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35694000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35694000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.805447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.805447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86217.391304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86217.391304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        540679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            540679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8330199000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8330199000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       615516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111311.236420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111311.236420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6833107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6833107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91312.633633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91312.633633                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4045.317700                       # Cycle average of tags in use
system.l2.tags.total_refs                     2041332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.396840                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.993460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.589812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3998.734429                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987626                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4300286                       # Number of tag accesses
system.l2.tags.data_accesses                  4300286                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    322476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    425027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380332500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              826594                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             304184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     161278                       # Number of write requests accepted
system.mem_ctrls.readBursts                    428448                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   322556                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2593                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    80                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                428448                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               322556                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  196634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  202729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        18696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.777653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.528208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.811197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18445     98.66%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           96      0.51%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           94      0.50%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           23      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           24      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18696                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.247379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.206230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.201917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8080     43.22%     43.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              309      1.65%     44.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9012     48.20%     93.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              316      1.69%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              899      4.81%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.26%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18696                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  165952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                27420672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20643584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    160.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  171252371000                       # Total gap between requests
system.mem_ctrls.avgGap                     456062.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     27201728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     20637248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 309437.944909745187                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 158839953.395113855600                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 120507767.393432021141                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       427620                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       322556                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26791000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  17139435000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4008153514500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32356.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40080.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12426225.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     27367680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      27420672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     20643584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     20643584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       213810                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         214224                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       161278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        161278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       309438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    159809002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        160118440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       309438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       309438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    120544765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       120544765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    120544765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       309438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    159809002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       280663206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               425855                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              322457                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        25670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        25605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        26340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        25181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        27084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        28035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        24553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        25455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        29936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        25731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        18945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        18912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        19894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        18516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        20508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        18075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        24102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        23593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        22000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        18614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        23096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        17348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        18816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        23326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        19138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        17574                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9181444750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2129275000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        17166226000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21560.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40310.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              300209                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             215727                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       232371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   206.098282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   155.698009                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   231.852516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13692      5.89%      5.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       178359     76.76%     82.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17492      7.53%     90.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3391      1.46%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1422      0.61%     92.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1454      0.63%     92.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1098      0.47%     93.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          746      0.32%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14717      6.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       232371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              27254720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           20637248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.149391                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              120.507767                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       838207440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       445506435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1532586720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     848484900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13518392160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  36568430940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34966464960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88718073555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.054392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  90520374250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5718440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  75013615750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       820957200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       436341510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1508017980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     834740640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13518392160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36553823550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34978765920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88651038960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.662955                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  90553931250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5718440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  74980058750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              75246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       161278                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48517                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138978                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       638243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 638243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     48064256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                48064256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            214224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  214224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              214224                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1714243000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2020752250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            616030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1097055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           406231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          406231                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615516                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1241                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3064985                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3066226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    250563072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              250656128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          213140                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20643584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1235401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004850                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069684                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1229427     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5956      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1235401                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 171252430000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5787925000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2570000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5108739995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
