<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="coprator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Comparator4bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Comparator4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Comparator4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Comparator4bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Comparator4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Comparator4bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Comparator4bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Comparator4bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Comparator4bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Comparator4bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator4bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Comparator4bit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparator4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Comparator4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Comparator4bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Comparator4bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Comparator4bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Comparator4bit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Comparator4bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Comparator4bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator4bit_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Comparator4bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Comparator4bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Comparator4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Comparator4bit_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Comparator4bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Comparator4bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Comparator4bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Comparator4bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator4bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator4bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Comparator4bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Comparator4bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator4bit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Comparator4bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Comparator4bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Comparator4bit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator4bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="comparator4bit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="comparator4bit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="comparator4bit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/Comparator4bit_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/Comparator4bit_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/Comparator4bit_timesim.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Comparator4bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Comparator4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Comparator4bit_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Comparator4bit_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Comparator4bit_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Comparator4bit_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Comparator4bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Comparator4bit_stx_par.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1759910386" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1759910386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759918838" xil_pn:in_ck="-1088387114483927813" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1759918838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="comp1bit.vhd"/>
      <outfile xil_pn:name="comprator.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1759918838" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6644375991791212707" xil_pn:start_ts="1759918838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759918838" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-159600877051007653" xil_pn:start_ts="1759918838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759910386" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3805575505836298080" xil_pn:start_ts="1759910386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759918838" xil_pn:in_ck="-1088387114483927813" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1759918838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="comp1bit.vhd"/>
      <outfile xil_pn:name="comprator.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1759918842" xil_pn:in_ck="-1088387114483927813" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4033991200673134230" xil_pn:start_ts="1759918838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Comparator4bit_beh.prj"/>
      <outfile xil_pn:name="tb_Comparator4bit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1759918842" xil_pn:in_ck="-2787031073301329777" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1488543131846063299" xil_pn:start_ts="1759918842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Comparator4bit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1759919193" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919193" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4039900806745860994" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919193" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3805575505836298080" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919193" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919193" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3276588735217646794" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919193" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919193" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8612089684730587882" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919204" xil_pn:in_ck="-4588094534495898645" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="5528822864783694602" xil_pn:start_ts="1759919193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator4bit.lso"/>
      <outfile xil_pn:name="Comparator4bit.ngc"/>
      <outfile xil_pn:name="Comparator4bit.ngr"/>
      <outfile xil_pn:name="Comparator4bit.prj"/>
      <outfile xil_pn:name="Comparator4bit.stx"/>
      <outfile xil_pn:name="Comparator4bit.syr"/>
      <outfile xil_pn:name="Comparator4bit.xst"/>
      <outfile xil_pn:name="Comparator4bit_beh.prj"/>
      <outfile xil_pn:name="Comparator4bit_vhdl.prj"/>
      <outfile xil_pn:name="Comparator4bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1759919204" xil_pn:in_ck="-4588904513470242025" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7793404371412599361" xil_pn:start_ts="1759919204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759919210" xil_pn:in_ck="-6619542030689834139" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2222032032673065144" xil_pn:start_ts="1759919204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator4bit.bld"/>
      <outfile xil_pn:name="Comparator4bit.ngd"/>
      <outfile xil_pn:name="Comparator4bit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759919214" xil_pn:in_ck="3244301468434286953" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4775573358763839746" xil_pn:start_ts="1759919210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator4bit.pcf"/>
      <outfile xil_pn:name="Comparator4bit_map.map"/>
      <outfile xil_pn:name="Comparator4bit_map.mrp"/>
      <outfile xil_pn:name="Comparator4bit_map.ncd"/>
      <outfile xil_pn:name="Comparator4bit_map.ngm"/>
      <outfile xil_pn:name="Comparator4bit_map.xrpt"/>
      <outfile xil_pn:name="Comparator4bit_summary.xml"/>
      <outfile xil_pn:name="Comparator4bit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759919220" xil_pn:in_ck="8478378277735732290" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1759919214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator4bit.ncd"/>
      <outfile xil_pn:name="Comparator4bit.pad"/>
      <outfile xil_pn:name="Comparator4bit.par"/>
      <outfile xil_pn:name="Comparator4bit.ptwx"/>
      <outfile xil_pn:name="Comparator4bit.unroutes"/>
      <outfile xil_pn:name="Comparator4bit.xpi"/>
      <outfile xil_pn:name="Comparator4bit_pad.csv"/>
      <outfile xil_pn:name="Comparator4bit_pad.txt"/>
      <outfile xil_pn:name="Comparator4bit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759919229" xil_pn:in_ck="-4588904513470249650" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1759919220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator4bit.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="comparator4bit.bgn"/>
      <outfile xil_pn:name="comparator4bit.bit"/>
      <outfile xil_pn:name="comparator4bit.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1759919277" xil_pn:in_ck="-4299476916212115656" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1759919275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1759917793" xil_pn:in_ck="-4588904513470249650" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="5392976373001461400" xil_pn:start_ts="1759917791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/Comparator4bit_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/Comparator4bit_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/Comparator4bit_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1759918043" xil_pn:in_ck="-2065954811812141677" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1759918043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1759918050" xil_pn:in_ck="3472081102343606852" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="3089955257522501314" xil_pn:start_ts="1759918043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1759918051" xil_pn:in_ck="-2787031055365460573" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="5765619679421163329" xil_pn:start_ts="1759918050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1759919220" xil_pn:in_ck="7656986966729232357" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1759919218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator4bit.twr"/>
      <outfile xil_pn:name="Comparator4bit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
