<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>SCIG_CIF_0_1</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>stream_convolution_slideWindow.cpp:66</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>2</DSP>
            <FF>1156</FF>
            <LUT>4900</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>SCIG_CIF_0_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>SCIG_CIF_0_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TDATA</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TVALID</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TREADY</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TDATA</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TVALID</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TREADY</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>padValue</name>
            <Object>padValue</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>SCIG_CIF_0_1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_fu_94</InstName>
                    <ModuleName>SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>94</ID>
                    <BindInstances>i_2_fu_69_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103</InstName>
                    <ModuleName>SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>103</ID>
                    <BindInstances>inputBuf_U i_4_fu_337_p2 mul80_fu_472_p2 add_ln177_fu_679_p2 add_ln177_1_fu_689_p2 inp_6_fu_386_p2 inp_j_3_fu_392_p2 inp_i_4_fu_409_p2 tmp_fu_504_p2 tmp3_fu_536_p2 thr_mul220_fu_704_p2 add_ln198_fu_714_p2 add_ln198_1_fu_734_p2 kx_1_fu_548_p2 ky_1_fu_568_p2 ox_1_fu_593_p2 oy_1_fu_623_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>inElem_U mul_32s_32s_32_1_1_U11 mul_32s_32s_32_1_1_U12 mul_32s_32s_32_1_1_U13 mul_32s_16ns_32_2_1_U10</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6</Name>
            <Loops>
                <VITIS_LOOP_241_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_241_6>
                        <Name>VITIS_LOOP_241_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_241_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>stream_convolution_slideWindow.cpp:241</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_241_6>
                            <Name>VITIS_LOOP_241_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>stream_convolution_slideWindow.cpp:241</SourceLocation>
                        </VITIS_LOOP_241_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_241_6" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_69_p2" SOURCE="stream_convolution_slideWindow.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1</Name>
            <Loops>
                <VITIS_LOOP_153_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_1>
                        <Name>VITIS_LOOP_153_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>stream_convolution_slideWindow.cpp:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_1>
                            <Name>VITIS_LOOP_153_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>stream_convolution_slideWindow.cpp:153</SourceLocation>
                        </VITIS_LOOP_153_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>568</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="inputBuf_U" SOURCE="stream_convolution_slideWindow.cpp:136" STORAGESIZE="16 5760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="inputBuf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_337_p2" SOURCE="stream_convolution_slideWindow.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="sub" PRAGMA="" RTLNAME="mul80_fu_472_p2" SOURCE="stream_convolution_slideWindow.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="mul80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_679_p2" SOURCE="stream_convolution_slideWindow.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_689_p2" SOURCE="stream_convolution_slideWindow.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_6_fu_386_p2" SOURCE="stream_convolution_slideWindow.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_j_3_fu_392_p2" SOURCE="stream_convolution_slideWindow.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_j_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="inp_i_4_fu_409_p2" SOURCE="stream_convolution_slideWindow.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_504_p2" SOURCE="stream_convolution_slideWindow.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_536_p2" SOURCE="stream_convolution_slideWindow.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="sub" PRAGMA="" RTLNAME="thr_mul220_fu_704_p2" SOURCE="stream_convolution_slideWindow.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="thr_mul220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_714_p2" SOURCE="stream_convolution_slideWindow.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_1_fu_734_p2" SOURCE="stream_convolution_slideWindow.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln198_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="kx_1_fu_548_p2" SOURCE="stream_convolution_slideWindow.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="kx_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="ky_1_fu_568_p2" SOURCE="stream_convolution_slideWindow.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ky_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="ox_1_fu_593_p2" SOURCE="stream_convolution_slideWindow.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="ox_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="oy_1_fu_623_p2" SOURCE="stream_convolution_slideWindow.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="oy_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SCIG_CIF_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>stream_convolution_slideWindow.cpp:66</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1156</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4900</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="inElem_U" SOURCE="" STORAGESIZE="16 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="inElem"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="stream_convolution_slideWindow.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="stream_convolution_slideWindow.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="stream_convolution_slideWindow.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_32_2_1_U10" SOURCE="stream_convolution_slideWindow.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul44"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="stream&lt;AXI_VAL, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="in_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="stream&lt;AXI_VAL, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="out_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="padValue" index="2" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="padValue" name="padValue" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_r:out_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="in_r_">
            <ports>
                <port>in_r_TDATA</port>
                <port>in_r_TREADY</port>
                <port>in_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="out_r_">
            <ports>
                <port>out_r_TDATA</port>
                <port>out_r_TREADY</port>
                <port>out_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="padValue" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="padValue">DATA</portMap>
            </portMaps>
            <ports>
                <port>padValue</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="padValue"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_r">in, both, 64, 1, 1</column>
                    <column name="out_r">out, both, 64, 1, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="padValue">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, stream&lt;AXI_VAL 0&gt;&amp;</column>
                    <column name="out">out, stream&lt;AXI_VAL 0&gt;&amp;</column>
                    <column name="padValue">in, ap_uint&lt;32&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in">in_r, interface</column>
                    <column name="out">out_r, interface</column>
                    <column name="padValue">padValue, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="stream_convolution_slideWindow.cpp:68" status="valid" parentFunction="scig_cif_0_1" variable="in" isDirective="0" options="axis port=in"/>
        <Pragma type="interface" location="stream_convolution_slideWindow.cpp:69" status="valid" parentFunction="scig_cif_0_1" variable="out" isDirective="0" options="axis port=out"/>
        <Pragma type="interface" location="stream_convolution_slideWindow.cpp:70" status="valid" parentFunction="scig_cif_0_1" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="resource" location="stream_convolution_slideWindow.cpp:134" status="warning" parentFunction="scig_cif_0_1" variable="IFMPadDimSqrt" isDirective="0" options="variable=IFMPadDimSqrt core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="stream_convolution_slideWindow.cpp:152" status="warning" parentFunction="scig_cif_0_1" variable="baseIterBound" isDirective="0" options="variable=baseIterBound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="stream_convolution_slideWindow.cpp:155" status="valid" parentFunction="scig_cif_0_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="resource" location="stream_convolution_slideWindow.cpp:158" status="warning" parentFunction="scig_cif_0_1" variable="inElem" isDirective="0" options="variable=inElem core=RAM_S2P_LUTRAM">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="stream_convolution_slideWindow.cpp:238" status="warning" parentFunction="scig_cif_0_1" variable="KER_size_0" isDirective="0" options="variable=KER_size_0 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="stream_convolution_slideWindow.cpp:239" status="warning" parentFunction="scig_cif_0_1" variable="KER_size_1" isDirective="0" options="variable=KER_size_1 core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="stream_convolution_slideWindow.cpp:240" status="warning" parentFunction="scig_cif_0_1" variable="KER_bound" isDirective="0" options="variable=KER_bound core=Mul_LUT">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="stream_convolution_slideWindow.cpp:242" status="valid" parentFunction="scig_cif_0_1" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

