#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Jul 16 14:49:04 2024
# Process ID: 27440
# Log file: /home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/planAhead_run_2/planAhead.log
# Journal file: /home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/pa.fromHdl.tcl
# create_project -name Lab3 -dir "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab3.ucf" [current_fileset -constrset]
Adding file '/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/Lab3.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Lab3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab3 $srcset
# add_files [list {Lab3.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/Lab3.vf" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/Lab3.ucf]
Finished Parsing UCF File [/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab3/Lab3.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4089a2c3
update_compile_order -fileset sim_1
startgroup
set_property package_pin P57 [get_ports B_SW5_P57]
endgroup
set_property package_pin "" [get_ports [list  D_SW3_P59]]
startgroup
set_property package_pin P59 [get_ports A_SW6_P56]
endgroup
startgroup
set_property package_pin P60 [get_ports B_SW5_P57]
endgroup
startgroup
set_property package_pin P61 [get_ports B_SW5_P57]
endgroup
set_property package_pin "" [get_ports [list  D_SW3_P59]]
startgroup
set_property package_pin P62 [get_ports C_SW4_P58]
endgroup
startgroup
set_property package_pin P66 [get_ports D_SW3_P59]
endgroup
startgroup
set_property package_pin P82 [get_ports MN7_P84]
endgroup
save_constraints
