# Verilog Prefix Adder

This project covers the implementation of a 6-bit prefix adder, using the Verilog HDL and Qflow suite.

![Prefix adder layout](docs/src/images/hardware_layout.png)

For more details see the [detailed documentation](docs/out/main.pdf)
 (polish).