Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_2
Version: Q-2019.12-SP5-5
Date   : Sun May 12 21:45:07 2024
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: DFF_B_tri_enable_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DFF_Result_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_2              8000                  saed32rvt_ff1p16v125c
  FA_1bit_0          ForQA                 saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DFF_B_tri_enable_reg[0]/CLK (DFFX1_RVT)                 0.00       0.00 r
  DFF_B_tri_enable_reg[0]/QN (DFFX1_RVT)                  0.05       0.05 f
  DFF_B_tri[0]/Y (TNBUFFX1_RVT)                           0.02       0.07 f
  module_A/B[0] (CSA_32bit_0)                             0.00       0.07 f
  module_A/RCA000/B[0] (RCA_4bit_0)                       0.00       0.07 f
  module_A/RCA000/HA00/B (FA_1bit_0)                      0.00       0.07 f
  module_A/RCA000/HA00/U1/Y (XOR2X2_RVT)                  0.51       0.58 f
  module_A/RCA000/HA00/U3/Y (XOR2X1_RVT)                  0.30       0.88 f
  module_A/RCA000/HA00/C (FA_1bit_0)                      0.00       0.88 f
  module_A/RCA000/C[0] (RCA_4bit_0)                       0.00       0.88 f
  module_A/S[0] (CSA_32bit_0)                             0.00       0.88 f
  U3/Y (AO222X1_RVT)                                      0.01       0.89 f
  DFF_Result_reg[0]/D (DFFX1_RVT)                         0.00       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DFF_Result_reg[0]/CLK (DFFX1_RVT)                       0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
