module full_adder(x, y, cin, S, C);
	input x, y, cin;
	output S, C;
	
	wire S1, C1, C2;
	
	half_adder(x, y, S1, C1);
	half_adder(S1, C1, S, C2);
	assign C = cin | C2;
endmodule
