{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666698487353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666698487353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 13:48:07 2022 " "Processing started: Tue Oct 25 13:48:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666698487353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698487353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698487353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666698487502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666698487502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder_7-Behav " "Found design unit 1: segment_decoder_7-Behav" {  } { { "../lab0/7_segment_decoder.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492292 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder_7 " "Found entity 1: segment_decoder_7" {  } { { "../lab0/7_segment_decoder.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-behav " "Found design unit 1: pseudo_random_generator-behav" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/pseudo_random_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492292 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/pseudo_random_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronous_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronous_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronous_counter-behav " "Found design unit 1: synchronous_counter-behav" {  } { { "synchronous_counter.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/synchronous_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492293 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronous_counter " "Found entity 1: synchronous_counter" {  } { { "synchronous_counter.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/synchronous_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_flashing_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmable_flashing_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programmable_flashing_digits-Behav " "Found design unit 1: programmable_flashing_digits-Behav" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492293 ""} { "Info" "ISGN_ENTITY_NAME" "1 programmable_flashing_digits " "Found entity 1: programmable_flashing_digits" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698492293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "programmable_flashing_digits " "Elaborating entity \"programmable_flashing_digits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666698492320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alert programmable_flashing_digits.vhd(36) " "Verilog HDL or VHDL warning at programmable_flashing_digits.vhd(36): object \"alert\" assigned a value but never read" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666698492321 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(56) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(56): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698492321 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(58) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(58): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698492321 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(60) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(60): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698492321 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(62) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(62): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698492321 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "delay programmable_flashing_digits.vhd(53) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(53): inferring latch(es) for signal or variable \"delay\", which holds its previous value in one or more paths through the process" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[0\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[0\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[1\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[1\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[2\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[2\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[3\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[3\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[4\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[4\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[5\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[5\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[6\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[6\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[7\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[7\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[8\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[8\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[9\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[9\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[10\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[10\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[11\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[11\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[12\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[12\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492322 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[13\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[13\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[14\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[14\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[15\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[15\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[16\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[16\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[17\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[17\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[18\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[18\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[19\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[19\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[20\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[20\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[21\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[21\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[22\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[22\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[23\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[23\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[24\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[24\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[25\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[25\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[26\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[26\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[27\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[27\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[28\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[28\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[29\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[29\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[30\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[30\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[31\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[31\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492323 "|programmable_flashing_digits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder_7 segment_decoder_7:hex_1 " "Elaborating entity \"segment_decoder_7\" for hierarchy \"segment_decoder_7:hex_1\"" {  } { { "programmable_flashing_digits.vhd" "hex_1" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666698492327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronous_counter synchronous_counter:counter " "Elaborating entity \"synchronous_counter\" for hierarchy \"synchronous_counter:counter\"" {  } { { "programmable_flashing_digits.vhd" "counter" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666698492329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666698492659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666698492830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666698492830 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666698492844 "|programmable_flashing_digits|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666698492844 "|programmable_flashing_digits|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666698492844 "|programmable_flashing_digits|KEY0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666698492844 "|programmable_flashing_digits|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666698492844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666698492844 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666698492844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666698492844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666698492844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666698492848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 13:48:12 2022 " "Processing ended: Tue Oct 25 13:48:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666698492848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666698492848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666698492848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698492848 ""}
