#ifndef OPLUS22017_BOE_NT37705_FHD_DSI_CMD_H
#define OPLUS22017_BOE_NT37705_FHD_DSI_CMD_H

#define REGFLAG_CMD       0xFFFA
#define REGFLAG_DELAY       0xFFFC
#define REGFLAG_UDELAY  0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD

#define BRIGHTNESS_MAX    4095
#define BRIGHTNESS_HALF   2047
#define MAX_NORMAL_BRIGHTNESS   3515
#define LCM_BRIGHTNESS_TYPE 2

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[128];
};

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC120 = 1,
	FHD_SDC90 = 2,
};

/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 19, {0xD1,0x07,0x02,0x0A,0x00,0x00,
						0x01,0x00,0x00,0x01,0x00,0x00,
						0x01,0x00,0x00,0x01,0x00,0x00,0x01}}, //hsync
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 2, {0xD8,0x18}}, //del ELVDD Peak
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x51}},    /* OSC=101.6Mhz */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xF5,0x20}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}}, //Demura
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x00}},
	{REGFLAG_CMD, 1, {0x35}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,
						0x00,0x02,0x25,0x01,0x14,0x00,
						0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_UDELAY, 120000, {}},
	{REGFLAG_CMD, 1, {0x29}},
};


/* --------------- timing@fhd_sdc_90 --------------- */
/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 19, {0xD1,0x07,0x02,0x0A,0x00,0x00,
						0x01,0x00,0x00,0x01,0x00,0x00,
						0x01,0x00,0x00,0x01,0x00,0x00,0x01}}, //hsync
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 2, {0xD8,0x18}}, //del ELVDD Peak
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x51}},    /* OSC=101.6Mhz */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xF5,0x20}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}}, //Demura
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x00}},
	{REGFLAG_CMD, 1, {0x35}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,
						0x00,0x02,0x25,0x01,0x14,0x00,
						0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_UDELAY, 120000, {}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* --------------- timing@fhd_sdc_120 --------------- */
/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 19, {0xD1,0x07,0x02,0x0A,0x00,0x00,
						0x01,0x00,0x00,0x01,0x00,0x00,
						0x01,0x00,0x00,0x01,0x00,0x00,0x01}}, //hsync
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x18}},
	{REGFLAG_CMD, 2, {0xD8,0x18}}, //del ELVDD Peak
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0xF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x15}},
	{REGFLAG_CMD, 3, {0xF8,0x01,0x51}},    /* OSC=101.6Mhz */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0xF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x0F}},
	{REGFLAG_CMD, 2, {0xF5,0x20}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}}, //Demura
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x00}},
	{REGFLAG_CMD, 1, {0x35}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
	{REGFLAG_CMD, 2, {0x26,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},
	{REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,
						0x00,0x02,0x25,0x01,0x14,0x00,
						0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_UDELAY, 120000, {}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* ------------------------- common parameters ------------------------- */

static struct LCM_setting_table lcm_setbrightness_normal[] = {
	{REGFLAG_CMD,3, {0x51, 0x00, 0x00}},
};

static struct LCM_setting_table lcm_finger_HBM_on_setting[] = {
	{REGFLAG_CMD,3, {0x51, 0x0f, 0xff}},
};

static struct LCM_setting_table lcm_aod_to_normal[] = {
	{REGFLAG_CMD,6,{0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2,{0x6F,0x0E}},
	{REGFLAG_CMD,2,{0xB5,0x4F}},
	{REGFLAG_CMD,2,{0x65,0x00}},
	//{REGFLAG_DELAY,30,{}},
	{REGFLAG_CMD,1,{0x38}},
	{REGFLAG_CMD,1,{0x2C}},
	{REGFLAG_CMD,3, {0x51, 0x00, 0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_aod_high_mode[] = {
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x07,0x5F}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_aod_low_mode[] = {
	//10nit
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x03}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

#endif
