--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.128ns.
--------------------------------------------------------------------------------

Paths for end point kb/LED_0 (SLICE_X35Y40.A3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_3 (FF)
  Destination:          kb/LED_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_3 to kb/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   kb/previous_word<3>
                                                       kb/previous_word_3
    SLICE_X31Y37.C3      net (fanout=1)        0.947   kb/previous_word<3>
    SLICE_X31Y37.C       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X31Y37.B4      net (fanout=1)        0.327   N3
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.D4      net (fanout=4)        0.864   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.D       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<3>211
    SLICE_X35Y40.A3      net (fanout=3)        0.513   kb/received_data[7]_LED[13]_select_45_OUT<3>21
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT13
                                                       kb/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.434ns logic, 2.651ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_1 (FF)
  Destination:          kb/LED_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_1 to kb/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.BQ      Tcko                  0.391   kb/previous_word<3>
                                                       kb/previous_word_1
    SLICE_X31Y37.C1      net (fanout=1)        0.580   kb/previous_word<1>
    SLICE_X31Y37.C       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X31Y37.B4      net (fanout=1)        0.327   N3
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.D4      net (fanout=4)        0.864   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.D       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<3>211
    SLICE_X35Y40.A3      net (fanout=3)        0.513   kb/received_data[7]_LED[13]_select_45_OUT<3>21
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT13
                                                       kb/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.434ns logic, 2.284ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_5 (FF)
  Destination:          kb/LED_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_5 to kb/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.BQ      Tcko                  0.447   kb/previous_word<7>
                                                       kb/previous_word_5
    SLICE_X31Y37.B3      net (fanout=1)        1.066   kb/previous_word<5>
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.D4      net (fanout=4)        0.864   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.D       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<3>211
    SLICE_X35Y40.A3      net (fanout=3)        0.513   kb/received_data[7]_LED[13]_select_45_OUT<3>21
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT13
                                                       kb/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (1.231ns logic, 2.443ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point kb/LED_2 (SLICE_X35Y40.C4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_3 (FF)
  Destination:          kb/LED_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_3 to kb/LED_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   kb/previous_word<3>
                                                       kb/previous_word_3
    SLICE_X31Y37.C3      net (fanout=1)        0.947   kb/previous_word<3>
    SLICE_X31Y37.C       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X31Y37.B4      net (fanout=1)        0.327   N3
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.B5      net (fanout=4)        0.783   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.B       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<1>41
    SLICE_X35Y40.C4      net (fanout=4)        0.523   kb/received_data[7]_LED[13]_select_45_OUT<1>4
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT73
                                                       kb/LED_2
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (1.434ns logic, 2.580ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_1 (FF)
  Destination:          kb/LED_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_1 to kb/LED_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.BQ      Tcko                  0.391   kb/previous_word<3>
                                                       kb/previous_word_1
    SLICE_X31Y37.C1      net (fanout=1)        0.580   kb/previous_word<1>
    SLICE_X31Y37.C       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X31Y37.B4      net (fanout=1)        0.327   N3
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.B5      net (fanout=4)        0.783   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.B       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<1>41
    SLICE_X35Y40.C4      net (fanout=4)        0.523   kb/received_data[7]_LED[13]_select_45_OUT<1>4
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT73
                                                       kb/LED_2
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.434ns logic, 2.213ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_5 (FF)
  Destination:          kb/LED_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_5 to kb/LED_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.BQ      Tcko                  0.447   kb/previous_word<7>
                                                       kb/previous_word_5
    SLICE_X31Y37.B3      net (fanout=1)        1.066   kb/previous_word<5>
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.B5      net (fanout=4)        0.783   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.B       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<1>41
    SLICE_X35Y40.C4      net (fanout=4)        0.523   kb/received_data[7]_LED[13]_select_45_OUT<1>4
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT73
                                                       kb/LED_2
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.231ns logic, 2.372ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point kb/LED_2 (SLICE_X35Y40.C6), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_3 (FF)
  Destination:          kb/LED_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_3 to kb/LED_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   kb/previous_word<3>
                                                       kb/previous_word_3
    SLICE_X31Y37.C3      net (fanout=1)        0.947   kb/previous_word<3>
    SLICE_X31Y37.C       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X31Y37.B4      net (fanout=1)        0.327   N3
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.D4      net (fanout=4)        0.864   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.D       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<3>211
    SLICE_X35Y40.C6      net (fanout=3)        0.340   kb/received_data[7]_LED[13]_select_45_OUT<3>21
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT73
                                                       kb/LED_2
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.434ns logic, 2.478ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_1 (FF)
  Destination:          kb/LED_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_1 to kb/LED_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.BQ      Tcko                  0.391   kb/previous_word<3>
                                                       kb/previous_word_1
    SLICE_X31Y37.C1      net (fanout=1)        0.580   kb/previous_word<1>
    SLICE_X31Y37.C       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X31Y37.B4      net (fanout=1)        0.327   N3
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.D4      net (fanout=4)        0.864   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.D       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<3>211
    SLICE_X35Y40.C6      net (fanout=3)        0.340   kb/received_data[7]_LED[13]_select_45_OUT<3>21
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT73
                                                       kb/LED_2
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.434ns logic, 2.111ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_5 (FF)
  Destination:          kb/LED_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.282 - 0.290)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_5 to kb/LED_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.BQ      Tcko                  0.447   kb/previous_word<7>
                                                       kb/previous_word_5
    SLICE_X31Y37.B3      net (fanout=1)        1.066   kb/previous_word<5>
    SLICE_X31Y37.B       Tilo                  0.259   kb/previous_word<3>
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X34Y38.D4      net (fanout=4)        0.864   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X34Y38.D       Tilo                  0.203   kb/LED<4>
                                                       kb/received_data[7]_LED[13]_select_45_OUT<3>211
    SLICE_X35Y40.C6      net (fanout=3)        0.340   kb/received_data[7]_LED[13]_select_45_OUT<3>21
    SLICE_X35Y40.CLK     Tas                   0.322   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT73
                                                       kb/LED_2
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.231ns logic, 2.270ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kb/LED_0 (SLICE_X35Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb/LED_0 (FF)
  Destination:          kb/LED_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_clk_BUFGP rising at 40.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kb/LED_0 to kb/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.AQ      Tcko                  0.198   kb/LED<2>
                                                       kb/LED_0
    SLICE_X35Y40.A6      net (fanout=21)       0.044   kb/LED<0>
    SLICE_X35Y40.CLK     Tah         (-Th)    -0.215   kb/LED<2>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT13
                                                       kb/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.413ns logic, 0.044ns route)
                                                       (90.4% logic, 9.6% route)

--------------------------------------------------------------------------------

Paths for end point keyclk/divcounter_0 (SLICE_X19Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyclk/divcounter_0 (FF)
  Destination:          keyclk/divcounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_clk_BUFGP rising at 40.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: keyclk/divcounter_0 to keyclk/divcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.CQ      Tcko                  0.198   keyclk/divcounter_0
                                                       keyclk/divcounter_0
    SLICE_X19Y33.C5      net (fanout=2)        0.059   keyclk/divcounter_0
    SLICE_X19Y33.CLK     Tah         (-Th)    -0.215   keyclk/divcounter_0
                                                       keyclk/Mcount_divcounter_0_xor<0>11_INV_0
                                                       keyclk/divcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point kb/LED_3 (SLICE_X34Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb/LED_3 (FF)
  Destination:          kb/LED_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_clk_BUFGP rising at 40.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kb/LED_3 to kb/LED_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AQ      Tcko                  0.234   kb/LED<4>
                                                       kb/LED_3
    SLICE_X34Y38.A6      net (fanout=16)       0.061   kb/LED<3>
    SLICE_X34Y38.CLK     Tah         (-Th)    -0.197   kb/LED<4>
                                                       kb/Mmux_received_data[7]_GND_10_o_mux_47_OUT83
                                                       kb/LED_3
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.431ns logic, 0.061ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: gen_clk_BUFGP/BUFG/I0
  Logical resource: gen_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: gen_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: kb/previous_word<7>/CLK
  Logical resource: kb/previous_word_4/CK
  Location pin: SLICE_X30Y37.CLK
  Clock network: gen_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: kb/previous_word<7>/CLK
  Logical resource: kb/previous_word_5/CK
  Location pin: SLICE_X30Y37.CLK
  Clock network: gen_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gen_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gen_clk        |    4.128|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 78 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   4.128ns{1}   (Maximum frequency: 242.248MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 29 04:04:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 434 MB



