<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4-start.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="datapath_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extend_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sign_extend_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sign_extend_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_mips_multicycle_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_shift_left_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478663431" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478663431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479180415" xil_pn:in_ck="-2168595981792535591" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479180414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_control.v"/>
      <outfile xil_pn:name="alu_defines.v"/>
      <outfile xil_pn:name="datapath_testbench.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="memory_testbench.v"/>
      <outfile xil_pn:name="mips_control.v"/>
      <outfile xil_pn:name="mips_core.v"/>
      <outfile xil_pn:name="mips_datapath.v"/>
      <outfile xil_pn:name="mips_defines.v"/>
      <outfile xil_pn:name="mips_memory_space_defines.v"/>
      <outfile xil_pn:name="remote_sources/_/_/common/debouncer.v"/>
      <outfile xil_pn:name="remote_sources/_/alu.v"/>
      <outfile xil_pn:name="remote_sources/_/register.v"/>
      <outfile xil_pn:name="remote_sources/_/register_file.v"/>
      <outfile xil_pn:name="remote_sources/_/synth_dual_port_memory.v"/>
      <outfile xil_pn:name="remote_sources/_/test_register_file.v"/>
      <outfile xil_pn:name="shift_left.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
      <outfile xil_pn:name="test_mips_multicycle.v"/>
      <outfile xil_pn:name="test_shift_left.v"/>
    </transform>
    <transform xil_pn:end_ts="1478663489" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6061439888688988227" xil_pn:start_ts="1478663489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478663489" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8323300041397423749" xil_pn:start_ts="1478663489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479180415" xil_pn:in_ck="-4552591537483891463" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9001384996706587723" xil_pn:start_ts="1479180415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_generator.v"/>
    </transform>
    <transform xil_pn:end_ts="1479180415" xil_pn:in_ck="2773628832733728638" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479180415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_control.v"/>
      <outfile xil_pn:name="alu_defines.v"/>
      <outfile xil_pn:name="datapath_testbench.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="ipcore_dir/clock_generator.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="memory_testbench.v"/>
      <outfile xil_pn:name="mips_control.v"/>
      <outfile xil_pn:name="mips_core.v"/>
      <outfile xil_pn:name="mips_datapath.v"/>
      <outfile xil_pn:name="mips_defines.v"/>
      <outfile xil_pn:name="mips_memory_space_defines.v"/>
      <outfile xil_pn:name="remote_sources/_/_/common/debouncer.v"/>
      <outfile xil_pn:name="remote_sources/_/alu.v"/>
      <outfile xil_pn:name="remote_sources/_/register.v"/>
      <outfile xil_pn:name="remote_sources/_/register_file.v"/>
      <outfile xil_pn:name="remote_sources/_/synth_dual_port_memory.v"/>
      <outfile xil_pn:name="remote_sources/_/test_register_file.v"/>
      <outfile xil_pn:name="shift_left.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
      <outfile xil_pn:name="test_mips_multicycle.v"/>
      <outfile xil_pn:name="test_shift_left.v"/>
    </transform>
    <transform xil_pn:end_ts="1479180425" xil_pn:in_ck="2773628832733728638" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6565692243179870919" xil_pn:start_ts="1479180415">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478872371" xil_pn:in_ck="4775240475659930041" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3584328680998385220" xil_pn:start_ts="1478872370">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="datapath_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
