// Seed: 2544361633
module module_0 (
    id_1
);
  inout uwire id_1;
  assign id_1 = 'b0;
endmodule : SymbolIdentifier
module module_1 (
    output wand id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    input wand id_6,
    input tri id_7,
    output uwire id_8[1 : 1],
    output wor id_9,
    input wand id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri1 id_14,
    output logic id_15,
    input wand id_16,
    input supply1 id_17#(
        .id_24(1 - -1'h0),
        .id_25(-1'b0),
        .id_26(1),
        .id_27(-1)
    ),
    input wand id_18,
    output wand id_19,
    output wire id_20,
    input wor id_21,
    output logic id_22
);
  always @(negedge 1) id_15 = | ~1'b0;
  wire id_28 = id_27;
  module_0 modCall_1 (id_28);
  always id_22 <= -1'b0;
  wire id_29, id_30;
endmodule
