{
  "module_name": "tegra210_i2s.h",
  "hash_id": "57747ee2f49876e229670625bfff12f7b1ad6bf83a94998d6e6ee03a8c456ac4",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra210_i2s.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA210_I2S_H__\n#define __TEGRA210_I2S_H__\n\n \n#define TEGRA210_I2S_RX_ENABLE\t\t\t0x0\n#define TEGRA210_I2S_RX_SOFT_RESET\t\t0x4\n#define TEGRA210_I2S_RX_STATUS\t\t\t0x0c\n#define TEGRA210_I2S_RX_INT_STATUS\t\t0x10\n#define TEGRA210_I2S_RX_INT_MASK\t\t0x14\n#define TEGRA210_I2S_RX_INT_SET\t\t\t0x18\n#define TEGRA210_I2S_RX_INT_CLEAR\t\t0x1c\n#define TEGRA210_I2S_RX_CIF_CTRL\t\t0x20\n#define TEGRA210_I2S_RX_CTRL\t\t\t0x24\n#define TEGRA210_I2S_RX_SLOT_CTRL\t\t0x28\n#define TEGRA210_I2S_RX_CLK_TRIM\t\t0x2c\n#define TEGRA210_I2S_RX_CYA\t\t\t0x30\n#define TEGRA210_I2S_RX_CIF_FIFO_STATUS\t\t0x34\n#define TEGRA210_I2S_TX_ENABLE\t\t\t0x40\n#define TEGRA210_I2S_TX_SOFT_RESET\t\t0x44\n#define TEGRA210_I2S_TX_STATUS\t\t\t0x4c\n#define TEGRA210_I2S_TX_INT_STATUS\t\t0x50\n#define TEGRA210_I2S_TX_INT_MASK\t\t0x54\n#define TEGRA210_I2S_TX_INT_SET\t\t\t0x58\n#define TEGRA210_I2S_TX_INT_CLEAR\t\t0x5c\n#define TEGRA210_I2S_TX_CIF_CTRL\t\t0x60\n#define TEGRA210_I2S_TX_CTRL\t\t\t0x64\n#define TEGRA210_I2S_TX_SLOT_CTRL\t\t0x68\n#define TEGRA210_I2S_TX_CLK_TRIM\t\t0x6c\n#define TEGRA210_I2S_TX_CYA\t\t\t0x70\n#define TEGRA210_I2S_TX_CIF_FIFO_STATUS\t\t0x74\n#define TEGRA210_I2S_ENABLE\t\t\t0x80\n#define TEGRA210_I2S_SOFT_RESET\t\t\t0x84\n#define TEGRA210_I2S_CG\t\t\t\t0x88\n#define TEGRA210_I2S_STATUS\t\t\t0x8c\n#define TEGRA210_I2S_INT_STATUS\t\t\t0x90\n#define TEGRA210_I2S_CTRL\t\t\t0xa0\n#define TEGRA210_I2S_TIMING\t\t\t0xa4\n#define TEGRA210_I2S_SLOT_CTRL\t\t\t0xa8\n#define TEGRA210_I2S_CLK_TRIM\t\t\t0xac\n#define TEGRA210_I2S_CYA\t\t\t0xb0\n\n \n#define I2S_DATA_SHIFT\t\t\t\t8\n#define I2S_CTRL_DATA_OFFSET_MASK\t\t(0x7ff << I2S_DATA_SHIFT)\n\n#define I2S_EN_SHIFT\t\t\t\t0\n#define I2S_EN_MASK\t\t\t\tBIT(I2S_EN_SHIFT)\n#define I2S_EN\t\t\t\t\tBIT(I2S_EN_SHIFT)\n\n#define I2S_FSYNC_WIDTH_SHIFT\t\t\t24\n#define I2S_CTRL_FSYNC_WIDTH_MASK\t\t(0xff << I2S_FSYNC_WIDTH_SHIFT)\n\n#define I2S_POS_EDGE\t\t\t\t0\n#define I2S_NEG_EDGE\t\t\t\t1\n#define I2S_EDGE_SHIFT\t\t\t\t20\n#define I2S_CTRL_EDGE_CTRL_MASK\t\t\tBIT(I2S_EDGE_SHIFT)\n#define I2S_CTRL_EDGE_CTRL_POS_EDGE\t\t(I2S_POS_EDGE << I2S_EDGE_SHIFT)\n#define I2S_CTRL_EDGE_CTRL_NEG_EDGE\t\t(I2S_NEG_EDGE << I2S_EDGE_SHIFT)\n\n#define I2S_FMT_LRCK\t\t\t\t0\n#define I2S_FMT_FSYNC\t\t\t\t1\n#define I2S_FMT_SHIFT\t\t\t\t12\n#define I2S_CTRL_FRAME_FMT_MASK\t\t\t(7 << I2S_FMT_SHIFT)\n#define I2S_CTRL_FRAME_FMT_LRCK_MODE\t\t(I2S_FMT_LRCK << I2S_FMT_SHIFT)\n#define I2S_CTRL_FRAME_FMT_FSYNC_MODE\t\t(I2S_FMT_FSYNC << I2S_FMT_SHIFT)\n\n#define I2S_CTRL_MASTER_EN_SHIFT\t\t10\n#define I2S_CTRL_MASTER_EN_MASK\t\t\tBIT(I2S_CTRL_MASTER_EN_SHIFT)\n#define I2S_CTRL_MASTER_EN\t\t\tBIT(I2S_CTRL_MASTER_EN_SHIFT)\n\n#define I2S_CTRL_LRCK_POL_SHIFT\t\t\t9\n#define I2S_CTRL_LRCK_POL_MASK\t\t\tBIT(I2S_CTRL_LRCK_POL_SHIFT)\n#define I2S_CTRL_LRCK_POL_LOW\t\t\t(0 << I2S_CTRL_LRCK_POL_SHIFT)\n#define I2S_CTRL_LRCK_POL_HIGH\t\t\tBIT(I2S_CTRL_LRCK_POL_SHIFT)\n\n#define I2S_CTRL_LPBK_SHIFT\t\t\t8\n#define I2S_CTRL_LPBK_MASK\t\t\tBIT(I2S_CTRL_LPBK_SHIFT)\n#define I2S_CTRL_LPBK_EN\t\t\tBIT(I2S_CTRL_LPBK_SHIFT)\n\n#define I2S_BITS_8\t\t\t\t1\n#define I2S_BITS_16\t\t\t\t3\n#define I2S_BITS_32\t\t\t\t7\n#define I2S_CTRL_BIT_SIZE_MASK\t\t\t0x7\n\n#define I2S_TIMING_CH_BIT_CNT_MASK\t\t0x7ff\n#define I2S_TIMING_CH_BIT_CNT_SHIFT\t\t0\n\n#define I2S_SOFT_RESET_SHIFT\t\t\t0\n#define I2S_SOFT_RESET_MASK\t\t\tBIT(I2S_SOFT_RESET_SHIFT)\n#define I2S_SOFT_RESET_EN\t\t\tBIT(I2S_SOFT_RESET_SHIFT)\n\n#define I2S_RX_FIFO_DEPTH\t\t\t64\n#define DEFAULT_I2S_RX_FIFO_THRESHOLD\t\t3\n\n#define DEFAULT_I2S_SLOT_MASK\t\t\t0xffff\n\nenum tegra210_i2s_path {\n\tI2S_RX_PATH,\n\tI2S_TX_PATH,\n\tI2S_PATHS,\n};\n\nstruct tegra210_i2s {\n\tstruct clk *clk_i2s;\n\tstruct clk *clk_sync_input;\n\tstruct regmap *regmap;\n\tunsigned int stereo_to_mono[I2S_PATHS];\n\tunsigned int mono_to_stereo[I2S_PATHS];\n\tunsigned int dai_fmt;\n\tunsigned int fsync_width;\n\tunsigned int bclk_ratio;\n\tunsigned int tx_mask;\n\tunsigned int rx_mask;\n\tunsigned int rx_fifo_th;\n\tbool loopback;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}