<profile>

<section name = "Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_7_1'" level="0">
<item name = "Date">Thu Mar 30 10:45:19 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.872 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 514, 70.000 ns, 5.140 us, 7, 514, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_7_1">5, 512, 2, 1, 1, 5 ~ 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln7_fu_86_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln7_fu_80_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 10, 20</column>
<column name="i_fu_42">9, 2, 10, 20</column>
<column name="streamCtxRAM_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_108">10, 0, 10, 0</column>
<column name="i_fu_42">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="streamCtxRAM_dout">in, 8, ap_fifo, streamCtxRAM, pointer</column>
<column name="streamCtxRAM_empty_n">in, 1, ap_fifo, streamCtxRAM, pointer</column>
<column name="streamCtxRAM_read">out, 1, ap_fifo, streamCtxRAM, pointer</column>
<column name="ctxWritten">in, 10, ap_none, ctxWritten, scalar</column>
<column name="ctxTables_address0">out, 9, ap_memory, ctxTables, array</column>
<column name="ctxTables_ce0">out, 1, ap_memory, ctxTables, array</column>
<column name="ctxTables_we0">out, 1, ap_memory, ctxTables, array</column>
<column name="ctxTables_d0">out, 8, ap_memory, ctxTables, array</column>
</table>
</item>
</section>
</profile>
