#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021e1f46ae20 .scope module, "sim" "sim" 2 1;
 .timescale 0 0;
v0000021e1f4b41b0_0 .var "a", 3 0;
v0000021e1f4b4250_0 .var "b", 3 0;
v0000021e1f4b42f0_0 .var "clk", 0 0;
v0000021e1f4b4f20_0 .var "ld", 0 0;
v0000021e1f4b48e0_0 .net "q", 3 0, v0000021e1f4b3e90_0;  1 drivers
v0000021e1f4b52e0_0 .net "ra", 7 0, v0000021e1f4b3f30_0;  1 drivers
v0000021e1f4b4fc0_0 .net "rb", 3 0, v0000021e1f4b3fd0_0;  1 drivers
v0000021e1f4b47a0_0 .var "rst", 0 0;
v0000021e1f4b4840_0 .net "ry", 7 0, v0000021e1f4b4110_0;  1 drivers
S_0000021e1f4b8890 .scope module, "mul" "mul" 2 9, 3 1 0, S_0000021e1f46ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /OUTPUT 8 "ra";
    .port_info 6 /OUTPUT 4 "rb";
    .port_info 7 /OUTPUT 8 "ry";
    .port_info 8 /OUTPUT 4 "q";
v0000021e1f4b8ac0_0 .net "a", 3 0, v0000021e1f4b41b0_0;  1 drivers
v0000021e1f4828d0_0 .net "b", 3 0, v0000021e1f4b4250_0;  1 drivers
v0000021e1f4b8b60_0 .net "clk", 0 0, v0000021e1f4b42f0_0;  1 drivers
v0000021e1f4b8c00_0 .net "ld", 0 0, v0000021e1f4b4f20_0;  1 drivers
v0000021e1f4b3e90_0 .var "q", 3 0;
v0000021e1f4b3f30_0 .var "ra", 7 0;
v0000021e1f4b3fd0_0 .var "rb", 3 0;
v0000021e1f4b4070_0 .net "rst", 0 0, v0000021e1f4b47a0_0;  1 drivers
v0000021e1f4b4110_0 .var "ry", 7 0;
E_0000021e1f4be680/0 .event negedge, v0000021e1f4b4070_0;
E_0000021e1f4be680/1 .event posedge, v0000021e1f4b8b60_0;
E_0000021e1f4be680 .event/or E_0000021e1f4be680/0, E_0000021e1f4be680/1;
    .scope S_0000021e1f4b8890;
T_0 ;
    %wait E_0000021e1f4be680;
    %load/vec4 v0000021e1f4b4070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021e1f4b8c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000021e1f4b8ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021e1f4b3f30_0, 0;
    %load/vec4 v0000021e1f4828d0_0;
    %assign/vec4 v0000021e1f4b3fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1f4b4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e1f4b3e90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021e1f4b3e90_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.4, 5;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000021e1f4b3fd0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000021e1f4b4110_0;
    %load/vec4 v0000021e1f4b3f30_0;
    %add;
    %assign/vec4 v0000021e1f4b4110_0, 0;
    %load/vec4 v0000021e1f4b3f30_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000021e1f4b3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e1f4b3fd0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021e1f4b3fd0_0, 0;
    %load/vec4 v0000021e1f4b3e90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021e1f4b3e90_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000021e1f4b3f30_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000021e1f4b3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e1f4b3fd0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021e1f4b3fd0_0, 0;
    %load/vec4 v0000021e1f4b3e90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021e1f4b3e90_0, 0;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021e1f46ae20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1f4b42f0_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0000021e1f4b42f0_0;
    %inv;
    %store/vec4 v0000021e1f4b42f0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000021e1f46ae20;
T_2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021e1f4b41b0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000021e1f4b4250_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e1f4b47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1f4b4f20_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1f4b47a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e1f4b47a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e1f4b4f20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1f4b4f20_0, 0, 1;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "multi.v";
