
fordon.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  000001ba  0000022e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000001ba  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .stab         000006cc  00000000  00000000  00000230  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  000008fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000100  00000000  00000000  00000988  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000006f0  00000000  00000000  00000a88  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000002f1  00000000  00000000  00001178  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006b6  00000000  00000000  00001469  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000134  00000000  00000000  00001b20  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000001f2  00000000  00000000  00001c54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000003e  00000000  00000000  00001e46  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
   4:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
   8:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
   c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  10:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  14:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  18:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  1c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  20:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  24:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  28:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  2c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  30:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  34:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  38:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  3c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  40:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  44:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  48:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  4c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  50:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  54:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  58:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  5c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  60:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  64:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  68:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  6c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  70:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  74:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  78:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  7c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  80:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  84:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
  88:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	ea eb       	ldi	r30, 0xBA	; 186
  a0:	f1 e0       	ldi	r31, 0x01	; 1
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	a0 30       	cpi	r26, 0x00	; 0
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>
  b2:	1b be       	out	0x3b, r1	; 59

000000b4 <__do_clear_bss>:
  b4:	11 e0       	ldi	r17, 0x01	; 1
  b6:	a0 e0       	ldi	r26, 0x00	; 0
  b8:	b1 e0       	ldi	r27, 0x01	; 1
  ba:	01 c0       	rjmp	.+2      	; 0xbe <.do_clear_bss_start>

000000bc <.do_clear_bss_loop>:
  bc:	1d 92       	st	X+, r1

000000be <.do_clear_bss_start>:
  be:	a0 30       	cpi	r26, 0x00	; 0
  c0:	b1 07       	cpc	r27, r17
  c2:	e1 f7       	brne	.-8      	; 0xbc <.do_clear_bss_loop>
  c4:	0e 94 86 00 	call	0x10c	; 0x10c <main>
  c8:	0c 94 db 00 	jmp	0x1b6	; 0x1b6 <_exit>

000000cc <__bad_interrupt>:
  cc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d0 <adc_init>:
#include "adc.h"

void adc_init() {
	
	/* Enable the ADC */
	ADCSRA |= _BV(ADEN);
  d0:	ea e7       	ldi	r30, 0x7A	; 122
  d2:	f0 e0       	ldi	r31, 0x00	; 0
  d4:	80 81       	ld	r24, Z
  d6:	80 68       	ori	r24, 0x80	; 128
  d8:	80 83       	st	Z, r24
}
  da:	08 95       	ret

000000dc <adc_read>:

uint8_t adc_read(uint8_t adcx) {
	
	ADMUX	&=	0xf0;
  dc:	ec e7       	ldi	r30, 0x7C	; 124
  de:	f0 e0       	ldi	r31, 0x00	; 0
  e0:	90 81       	ld	r25, Z
  e2:	90 7f       	andi	r25, 0xF0	; 240
  e4:	90 83       	st	Z, r25
	ADMUX	|=	adcx;
  e6:	90 81       	ld	r25, Z
  e8:	89 2b       	or	r24, r25
  ea:	80 83       	st	Z, r24
	
	
	ADCSRA |= _BV(ADSC);
  ec:	ea e7       	ldi	r30, 0x7A	; 122
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	80 64       	ori	r24, 0x40	; 64
  f4:	80 83       	st	Z, r24
	
	
	while ( (ADCSRA & _BV(ADSC)) );
  f6:	80 81       	ld	r24, Z
  f8:	86 fd       	sbrc	r24, 6
  fa:	fd cf       	rjmp	.-6      	; 0xf6 <adc_read+0x1a>
	
	ADMUX |= (1 << ADLAR);
  fc:	ec e7       	ldi	r30, 0x7C	; 124
  fe:	f0 e0       	ldi	r31, 0x00	; 0
 100:	80 81       	ld	r24, Z
 102:	80 62       	ori	r24, 0x20	; 32
 104:	80 83       	st	Z, r24
	return ADCH;
 106:	80 91 79 00 	lds	r24, 0x0079
 10a:	08 95       	ret

0000010c <main>:
#include "pwm.h"
#include "spi.h"

int main(void)
{
	USART_Init(MYUBRR);
 10c:	8c e0       	ldi	r24, 0x0C	; 12
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	0e 94 bf 00 	call	0x17e	; 0x17e <USART_Init>
	SPI_MasterInit();
 114:	0e 94 b4 00 	call	0x168	; 0x168 <SPI_MasterInit>
	adc_init();
 118:	0e 94 68 00 	call	0xd0	; 0xd0 <adc_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 11c:	87 ea       	ldi	r24, 0xA7	; 167
 11e:	91 e6       	ldi	r25, 0x61	; 97
 120:	01 97       	sbiw	r24, 0x01	; 1
 122:	f1 f7       	brne	.-4      	; 0x120 <main+0x14>
 124:	00 c0       	rjmp	.+0      	; 0x126 <main+0x1a>
 126:	00 00       	nop
 128:	f9 cf       	rjmp	.-14     	; 0x11c <main+0x10>

0000012a <init_pwm>:

#include "pwm.h"

void init_pwm() {
	//turn on two 8-bit timers
	TCCR0B = (1<<CS00);
 12a:	81 e0       	ldi	r24, 0x01	; 1
 12c:	85 bd       	out	0x25, r24	; 37
	TCCR2B = (1<<CS20);
 12e:	80 93 b1 00 	sts	0x00B1, r24
	
	//set OC0A and 0C0B as outputs
	DDRB |= (1<<PB3) | (1<<PB4);
 132:	84 b1       	in	r24, 0x04	; 4
 134:	88 61       	ori	r24, 0x18	; 24
 136:	84 b9       	out	0x04, r24	; 4
	
	//set OC2A and 0C2B as outputs
	DDRD |= (1<<PD6) | (1<<PD7);
 138:	8a b1       	in	r24, 0x0a	; 10
 13a:	80 6c       	ori	r24, 0xC0	; 192
 13c:	8a b9       	out	0x0a, r24	; 10
}
 13e:	08 95       	ret

00000140 <initEngineRightForward>:


void initEngineRightForward(unsigned char speed) {
	TCCR0A = (1<<COM0A0)|(1<<COM0A1)|(1<<WGM00);
 140:	91 ec       	ldi	r25, 0xC1	; 193
 142:	94 bd       	out	0x24, r25	; 36
	OCR0A = speed;
 144:	87 bd       	out	0x27, r24	; 39
}
 146:	08 95       	ret

00000148 <initEngineRightBackward>:

void initEngineRightBackward(unsigned char speed) {
	TCCR0A = (1<<COM0B0)|(1<<COM0B1)|(1<<WGM00);
 148:	91 e3       	ldi	r25, 0x31	; 49
 14a:	94 bd       	out	0x24, r25	; 36
	OCR0B = speed;
 14c:	88 bd       	out	0x28, r24	; 40
}
 14e:	08 95       	ret

00000150 <initEngineLeftForward>:

void initEngineLeftForward(unsigned char speed) {
	TCCR2A = (1<<COM2A0)|(1<<COM2A1)|(1<<WGM20);
 150:	91 ec       	ldi	r25, 0xC1	; 193
 152:	90 93 b0 00 	sts	0x00B0, r25
	OCR2A = speed;
 156:	80 93 b3 00 	sts	0x00B3, r24
}
 15a:	08 95       	ret

0000015c <initEngineLeftBackward>:

void initEngineLeftBackward(unsigned char speed) {
	TCCR2A = (1<<COM2B0)|(1<<COM2B1)|(1<<WGM20);
 15c:	91 e3       	ldi	r25, 0x31	; 49
 15e:	90 93 b0 00 	sts	0x00B0, r25
	OCR2B = speed;
 162:	80 93 b4 00 	sts	0x00B4, r24
 166:	08 95       	ret

00000168 <SPI_MasterInit>:
#include <avr/io.h>

void SPI_MasterInit(void)
{
	/* Set MOSI and SCK output, all others input */
	DDRB = (1<<PB5)|(1<<PB7);
 168:	80 ea       	ldi	r24, 0xA0	; 160
 16a:	84 b9       	out	0x04, r24	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
 16c:	81 e5       	ldi	r24, 0x51	; 81
 16e:	8c bd       	out	0x2c, r24	; 44
}
 170:	08 95       	ret

00000172 <SPI_MasterTransmit>:
void SPI_MasterTransmit(char cData)
{
	/* Start transmission */
	SPDR = cData;
 172:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 174:	0d b4       	in	r0, 0x2d	; 45
 176:	07 fe       	sbrs	r0, 7
 178:	fd cf       	rjmp	.-6      	; 0x174 <SPI_MasterTransmit+0x2>
	;
	cData = SPDR;
 17a:	8e b5       	in	r24, 0x2e	; 46
 17c:	08 95       	ret

0000017e <USART_Init>:

#include "usart.h"

void USART_Init( unsigned int baud )
{
	DDRD |= (1<<PD1);
 17e:	51 9a       	sbi	0x0a, 1	; 10
	/* Set baud rate */
	UBRR0H = (unsigned char)(baud>>8);
 180:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)baud;
 184:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 188:	88 e1       	ldi	r24, 0x18	; 24
 18a:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
 18e:	8e e0       	ldi	r24, 0x0E	; 14
 190:	80 93 c2 00 	sts	0x00C2, r24
}
 194:	08 95       	ret

00000196 <USART_Transmit>:

void USART_Transmit( uint8_t data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
 196:	e0 ec       	ldi	r30, 0xC0	; 192
 198:	f0 e0       	ldi	r31, 0x00	; 0
 19a:	90 81       	ld	r25, Z
 19c:	95 ff       	sbrs	r25, 5
 19e:	fd cf       	rjmp	.-6      	; 0x19a <USART_Transmit+0x4>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
 1a0:	80 93 c6 00 	sts	0x00C6, r24
}
 1a4:	08 95       	ret

000001a6 <USART_Receive>:

unsigned char USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) )
 1a6:	e0 ec       	ldi	r30, 0xC0	; 192
 1a8:	f0 e0       	ldi	r31, 0x00	; 0
 1aa:	80 81       	ld	r24, Z
 1ac:	88 23       	and	r24, r24
 1ae:	ec f7       	brge	.-6      	; 0x1aa <USART_Receive+0x4>
	;
	/* Get and return received data from buffer */
	return UDR0;
 1b0:	80 91 c6 00 	lds	r24, 0x00C6
 1b4:	08 95       	ret

000001b6 <_exit>:
 1b6:	f8 94       	cli

000001b8 <__stop_program>:
 1b8:	ff cf       	rjmp	.-2      	; 0x1b8 <__stop_program>
