Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-1_Full64; Runtime version X-2025.06-1_Full64;  Nov 30 15:39 2025
*Verdi* Loading libsscore_vcs202506.so
FSDB Dumper for VCS, Release Verdi_X-2025.06-1, Linux x86_64/64bit, 07/19/2025
(C) 1996 - 2025 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
--- Starting Simulation ---
Time 55: Driving Packet on Port 0 -> Port 1
SUCCESS: Time 75: Packet Received at Port 1! Data=00
SUCCESS: Time 85: Packet Received at Port 1! Data=00
SUCCESS: Time 95: Packet Received at Port 1! Data=00
--- Simulation Finished ---
$finish called from file "switch_simple_tb.sv", line 61.
$finish at simulation time                  265
           V C S   S i m u l a t i o n   R e p o r t 
Time: 265
CPU Time:      0.400 seconds;       Data structure size:   0.0Mb
Sun Nov 30 16:57:34 2025
econds;       Data structure size:   0.0Mb
Sun Nov 30 15:07:58 2025
