
/*
 *$Id: hal_fe_auto_ex.h,v 1.1.2.2 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 */

/*
  #defines work with HAL _IDX routines, providing indexed access to register sets.
 */
#ifndef HAL_FE_AUTO_EX_H 
#define HAL_FE_AUTO_EX_H 



#ifndef SAND_HAL_REG_OFFSET_IDX
#define SAND_HAL_REG_OFFSET_IDX(device,reg,idx) \
	(SAND_HAL_##device##_##reg##_OFFSET + \
	SAND_HAL_##device##_##reg##_STRIDE*(idx))

#define SAND_HAL_READ_IDX(addr,device,reg,idx) SAND_HAL_READ_OFFS((addr), \
	SAND_HAL_REG_OFFSET_IDX(device,reg,(idx)))

#define SAND_HAL_WRITE_IDX(addr,device,reg,idx,value) SAND_HAL_WRITE_OFFS((addr), \
	SAND_HAL_REG_OFFSET_IDX(device,reg,(idx)),(value))

#define SAND_HAL_RMW_FIELD_IDX(addr,device,reg,idx,field,fieldValue) \
	do { \
	UINT nRegValue; \
	nRegValue=SAND_HAL_READ_IDX(addr,device,reg,idx); \
	nRegValue=SAND_HAL_MOD_FIELD(device,reg,field,nRegValue,(fieldValue)); \
	SAND_HAL_WRITE_IDX(addr,device,reg,idx,nRegValue); \
	}while(0)
#endif

/* Registers */

#define SAND_HAL_FE_PE_IBYTE_CNT_OFFSET SAND_HAL_FE_PE_IBYTE_CNT0_OFFSET
#define SAND_HAL_FE_PE_IBYTE_CNT_MASK SAND_HAL_FE_PE_IBYTE_CNT0_MASK
#define SAND_HAL_FE_PE_IBYTE_CNT_MSB SAND_HAL_FE_PE_IBYTE_CNT0_MSB
#define SAND_HAL_FE_PE_IBYTE_CNT_LSB SAND_HAL_FE_PE_IBYTE_CNT0_LSB

#define SAND_HAL_FE_PE_PORT1_SCHED_OFFSET SAND_HAL_FE_PE_PORT1_SCHED0_OFFSET
#define SAND_HAL_FE_PE_PORT1_SCHED_MASK SAND_HAL_FE_PE_PORT1_SCHED0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_MSB SAND_HAL_FE_PE_PORT1_SCHED0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_LSB SAND_HAL_FE_PE_PORT1_SCHED0_LSB

#define SAND_HAL_FE_PC_RMEM_ACC_DATA_OFFSET SAND_HAL_FE_PC_RMEM_ACC_DATA0_OFFSET
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_MASK SAND_HAL_FE_PC_RMEM_ACC_DATA0_MASK
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_MSB SAND_HAL_FE_PC_RMEM_ACC_DATA0_MSB
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_LSB SAND_HAL_FE_PC_RMEM_ACC_DATA0_LSB

#define SAND_HAL_FE_MI_PORT_CONFIG_OFFSET SAND_HAL_FE_MI_PORT0_CONFIG_OFFSET
#define SAND_HAL_FE_MI_PORT_CONFIG_MASK SAND_HAL_FE_MI_PORT0_CONFIG_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_MSB SAND_HAL_FE_MI_PORT0_CONFIG_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_LSB SAND_HAL_FE_MI_PORT0_CONFIG_LSB

#define SAND_HAL_FE_MI_IP_FILTER_MASK_OFFSET SAND_HAL_FE_MI_IP_FILTER_MASK0_OFFSET
#define SAND_HAL_FE_MI_IP_FILTER_MASK_MASK SAND_HAL_FE_MI_IP_FILTER_MASK0_MASK
#define SAND_HAL_FE_MI_IP_FILTER_MASK_MSB SAND_HAL_FE_MI_IP_FILTER_MASK0_MSB
#define SAND_HAL_FE_MI_IP_FILTER_MASK_LSB SAND_HAL_FE_MI_IP_FILTER_MASK0_LSB

#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_OFFSET SAND_HAL_FE_ST_P0_TX_BYTE_CNT_OFFSET
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_MASK SAND_HAL_FE_ST_P0_TX_BYTE_CNT_MASK
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_MSB SAND_HAL_FE_ST_P0_TX_BYTE_CNT_MSB
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_LSB SAND_HAL_FE_ST_P0_TX_BYTE_CNT_LSB

#define SAND_HAL_FE_MI_L2PRO_HI_OFFSET SAND_HAL_FE_MI_L2PRO_HI0_OFFSET
#define SAND_HAL_FE_MI_L2PRO_HI_MASK SAND_HAL_FE_MI_L2PRO_HI0_MASK
#define SAND_HAL_FE_MI_L2PRO_HI_MSB SAND_HAL_FE_MI_L2PRO_HI0_MSB
#define SAND_HAL_FE_MI_L2PRO_HI_LSB SAND_HAL_FE_MI_L2PRO_HI0_LSB

#define SAND_HAL_FE_PF_PORT0_SCHED_OFFSET SAND_HAL_FE_PF_PORT0_SCHED0_OFFSET
#define SAND_HAL_FE_PF_PORT0_SCHED_MASK SAND_HAL_FE_PF_PORT0_SCHED0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_MSB SAND_HAL_FE_PF_PORT0_SCHED0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_LSB SAND_HAL_FE_PF_PORT0_SCHED0_LSB

#define SAND_HAL_FE_MI_PORT_COS_CONFIG_OFFSET SAND_HAL_FE_MI_PORT0_COS_CONFIG_OFFSET
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_MASK SAND_HAL_FE_MI_PORT0_COS_CONFIG_MASK
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_MSB SAND_HAL_FE_MI_PORT0_COS_CONFIG_MSB
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_LSB SAND_HAL_FE_MI_PORT0_COS_CONFIG_LSB

#define SAND_HAL_FE_PE_IPKT_CNT_OFFSET SAND_HAL_FE_PE_IPKT_CNT0_OFFSET
#define SAND_HAL_FE_PE_IPKT_CNT_MASK SAND_HAL_FE_PE_IPKT_CNT0_MASK
#define SAND_HAL_FE_PE_IPKT_CNT_MSB SAND_HAL_FE_PE_IPKT_CNT0_MSB
#define SAND_HAL_FE_PE_IPKT_CNT_LSB SAND_HAL_FE_PE_IPKT_CNT0_LSB

#define SAND_HAL_FE_PE_PORT2_SCHED_OFFSET SAND_HAL_FE_PE_PORT2_SCHED0_OFFSET
#define SAND_HAL_FE_PE_PORT2_SCHED_MASK SAND_HAL_FE_PE_PORT2_SCHED0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_MSB SAND_HAL_FE_PE_PORT2_SCHED0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_LSB SAND_HAL_FE_PE_PORT2_SCHED0_LSB

#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_OFFSET SAND_HAL_FE_MI_L2PRO_BITENB_LO0_OFFSET
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_MASK SAND_HAL_FE_MI_L2PRO_BITENB_LO0_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_MSB SAND_HAL_FE_MI_L2PRO_BITENB_LO0_MSB
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_LSB SAND_HAL_FE_MI_L2PRO_BITENB_LO0_LSB

#define SAND_HAL_FE_ST_P_TX_PKT_CNT_OFFSET SAND_HAL_FE_ST_P0_TX_PKT_CNT_OFFSET
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_MASK SAND_HAL_FE_ST_P0_TX_PKT_CNT_MASK
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_MSB SAND_HAL_FE_ST_P0_TX_PKT_CNT_MSB
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_LSB SAND_HAL_FE_ST_P0_TX_PKT_CNT_LSB

#define SAND_HAL_FE_PE_IMEM_ACC_DATA_OFFSET SAND_HAL_FE_PE_IMEM_ACC_DATA0_OFFSET
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_MASK SAND_HAL_FE_PE_IMEM_ACC_DATA0_MASK
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_MSB SAND_HAL_FE_PE_IMEM_ACC_DATA0_MSB
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_LSB SAND_HAL_FE_PE_IMEM_ACC_DATA0_LSB

#define SAND_HAL_FE_MI_L2PRO_VID_OFFSET SAND_HAL_FE_MI_L2PRO_VID0_OFFSET
#define SAND_HAL_FE_MI_L2PRO_VID_MASK SAND_HAL_FE_MI_L2PRO_VID0_MASK
#define SAND_HAL_FE_MI_L2PRO_VID_MSB SAND_HAL_FE_MI_L2PRO_VID0_MSB
#define SAND_HAL_FE_MI_L2PRO_VID_LSB SAND_HAL_FE_MI_L2PRO_VID0_LSB

#define SAND_HAL_FE_VF_P_RX_MAX_BURST_OFFSET SAND_HAL_FE_VF_P0_RX_MAX_BURST_OFFSET
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_MASK SAND_HAL_FE_VF_P0_RX_MAX_BURST_MASK
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_MSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_MSB
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_LSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_LSB

#define SAND_HAL_FE_PF_IBYTE_CNT_OFFSET SAND_HAL_FE_PF_IBYTE_CNT0_OFFSET
#define SAND_HAL_FE_PF_IBYTE_CNT_MASK SAND_HAL_FE_PF_IBYTE_CNT0_MASK
#define SAND_HAL_FE_PF_IBYTE_CNT_MSB SAND_HAL_FE_PF_IBYTE_CNT0_MSB
#define SAND_HAL_FE_PF_IBYTE_CNT_LSB SAND_HAL_FE_PF_IBYTE_CNT0_LSB

#define SAND_HAL_FE_VF_PORT_CREDIT_OFFSET SAND_HAL_FE_VF_PORT_CREDIT0_OFFSET
#define SAND_HAL_FE_VF_PORT_CREDIT_MASK SAND_HAL_FE_VF_PORT_CREDIT0_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT_MSB SAND_HAL_FE_VF_PORT_CREDIT0_MSB
#define SAND_HAL_FE_VF_PORT_CREDIT_LSB SAND_HAL_FE_VF_PORT_CREDIT0_LSB

#define SAND_HAL_FE_UN_REC_ACCESS_DATA_OFFSET SAND_HAL_FE_UN_REC_ACCESS_DATA0_OFFSET
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_MASK SAND_HAL_FE_UN_REC_ACCESS_DATA0_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_MSB SAND_HAL_FE_UN_REC_ACCESS_DATA0_MSB
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_LSB SAND_HAL_FE_UN_REC_ACCESS_DATA0_LSB

#define SAND_HAL_FE_PF_PORT1_SCHED_OFFSET SAND_HAL_FE_PF_PORT1_SCHED0_OFFSET
#define SAND_HAL_FE_PF_PORT1_SCHED_MASK SAND_HAL_FE_PF_PORT1_SCHED0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_MSB SAND_HAL_FE_PF_PORT1_SCHED0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_LSB SAND_HAL_FE_PF_PORT1_SCHED0_LSB

#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_OFFSET SAND_HAL_FE_SR_P0_RX_BYTE_CNT_OFFSET
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_MASK SAND_HAL_FE_SR_P0_RX_BYTE_CNT_MASK
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_MSB SAND_HAL_FE_SR_P0_RX_BYTE_CNT_MSB
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_LSB SAND_HAL_FE_SR_P0_RX_BYTE_CNT_LSB

#define SAND_HAL_FE_PF_IPKT_CNT_OFFSET SAND_HAL_FE_PF_IPKT_CNT0_OFFSET
#define SAND_HAL_FE_PF_IPKT_CNT_MASK SAND_HAL_FE_PF_IPKT_CNT0_MASK
#define SAND_HAL_FE_PF_IPKT_CNT_MSB SAND_HAL_FE_PF_IPKT_CNT0_MSB
#define SAND_HAL_FE_PF_IPKT_CNT_LSB SAND_HAL_FE_PF_IPKT_CNT0_LSB

#define SAND_HAL_FE_VF_PORT_MC_OFFSET SAND_HAL_FE_VF_PORT_MC0_OFFSET
#define SAND_HAL_FE_VF_PORT_MC_MASK SAND_HAL_FE_VF_PORT_MC0_MASK
#define SAND_HAL_FE_VF_PORT_MC_MSB SAND_HAL_FE_VF_PORT_MC0_MSB
#define SAND_HAL_FE_VF_PORT_MC_LSB SAND_HAL_FE_VF_PORT_MC0_LSB

#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_OFFSET SAND_HAL_FE_ST_TX_W0_WRITE_DATA_OFFSET
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_MASK SAND_HAL_FE_ST_TX_W0_WRITE_DATA_MASK
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_MSB SAND_HAL_FE_ST_TX_W0_WRITE_DATA_MSB
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_LSB SAND_HAL_FE_ST_TX_W0_WRITE_DATA_LSB

#define SAND_HAL_FE_VF_PORT_ALLOC_OFFSET SAND_HAL_FE_VF_PORT_ALLOC0_OFFSET
#define SAND_HAL_FE_VF_PORT_ALLOC_MASK SAND_HAL_FE_VF_PORT_ALLOC0_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC_MSB SAND_HAL_FE_VF_PORT_ALLOC0_MSB
#define SAND_HAL_FE_VF_PORT_ALLOC_LSB SAND_HAL_FE_VF_PORT_ALLOC0_LSB

#define SAND_HAL_FE_MI_L2PRO_LO_OFFSET SAND_HAL_FE_MI_L2PRO_LO0_OFFSET
#define SAND_HAL_FE_MI_L2PRO_LO_MASK SAND_HAL_FE_MI_L2PRO_LO0_MASK
#define SAND_HAL_FE_MI_L2PRO_LO_MSB SAND_HAL_FE_MI_L2PRO_LO0_MSB
#define SAND_HAL_FE_MI_L2PRO_LO_LSB SAND_HAL_FE_MI_L2PRO_LO0_LSB

#define SAND_HAL_FE_SR_P_FRM_SIZE_OFFSET SAND_HAL_FE_SR_P0_FRM_SIZE_OFFSET
#define SAND_HAL_FE_SR_P_FRM_SIZE_MASK SAND_HAL_FE_SR_P0_FRM_SIZE_MASK
#define SAND_HAL_FE_SR_P_FRM_SIZE_MSB SAND_HAL_FE_SR_P0_FRM_SIZE_MSB
#define SAND_HAL_FE_SR_P_FRM_SIZE_LSB SAND_HAL_FE_SR_P0_FRM_SIZE_LSB

#define SAND_HAL_FE_MI_IP_FILTER_OFFSET SAND_HAL_FE_MI_IP_FILTER0_OFFSET
#define SAND_HAL_FE_MI_IP_FILTER_MASK SAND_HAL_FE_MI_IP_FILTER0_MASK
#define SAND_HAL_FE_MI_IP_FILTER_MSB SAND_HAL_FE_MI_IP_FILTER0_MSB
#define SAND_HAL_FE_MI_IP_FILTER_LSB SAND_HAL_FE_MI_IP_FILTER0_LSB

#define SAND_HAL_FE_VF_POVFL_FRM_CNT_OFFSET SAND_HAL_FE_VF_P0OVFL_FRM_CNT_OFFSET
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_MASK SAND_HAL_FE_VF_P0OVFL_FRM_CNT_MASK
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_MSB SAND_HAL_FE_VF_P0OVFL_FRM_CNT_MSB
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_LSB SAND_HAL_FE_VF_P0OVFL_FRM_CNT_LSB

#define SAND_HAL_FE_MI_USR_L3TYPE_OFFSET SAND_HAL_FE_MI_USR0_L3TYPE_OFFSET
#define SAND_HAL_FE_MI_USR_L3TYPE_MASK SAND_HAL_FE_MI_USR0_L3TYPE_MASK
#define SAND_HAL_FE_MI_USR_L3TYPE_MSB SAND_HAL_FE_MI_USR0_L3TYPE_MSB
#define SAND_HAL_FE_MI_USR_L3TYPE_LSB SAND_HAL_FE_MI_USR0_L3TYPE_LSB

#define SAND_HAL_FE_SR_P_RX_PKT_CNT_OFFSET SAND_HAL_FE_SR_P0_RX_PKT_CNT_OFFSET
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_MASK SAND_HAL_FE_SR_P0_RX_PKT_CNT_MASK
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_MSB SAND_HAL_FE_SR_P0_RX_PKT_CNT_MSB
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_LSB SAND_HAL_FE_SR_P0_RX_PKT_CNT_LSB

#define SAND_HAL_FE_PF_IMEM_ACC_DATA_OFFSET SAND_HAL_FE_PF_IMEM_ACC_DATA0_OFFSET
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_MASK SAND_HAL_FE_PF_IMEM_ACC_DATA0_MASK
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_MSB SAND_HAL_FE_PF_IMEM_ACC_DATA0_MSB
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_LSB SAND_HAL_FE_PF_IMEM_ACC_DATA0_LSB

#define SAND_HAL_FE_PE_PORT0_SCHED_OFFSET SAND_HAL_FE_PE_PORT0_SCHED0_OFFSET
#define SAND_HAL_FE_PE_PORT0_SCHED_MASK SAND_HAL_FE_PE_PORT0_SCHED0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_MSB SAND_HAL_FE_PE_PORT0_SCHED0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_LSB SAND_HAL_FE_PE_PORT0_SCHED0_LSB

#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_OFFSET SAND_HAL_FE_MI_L2PRO_BITENB_HI0_OFFSET
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_MASK SAND_HAL_FE_MI_L2PRO_BITENB_HI0_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_MSB SAND_HAL_FE_MI_L2PRO_BITENB_HI0_MSB
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_LSB SAND_HAL_FE_MI_L2PRO_BITENB_HI0_LSB

#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_OFFSET SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_OFFSET
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_MASK SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_MASK
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_MSB SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_MSB
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_LSB SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_LSB

#define SAND_HAL_FE_VF_PORT_CONFIG_OFFSET SAND_HAL_FE_VF_PORT0_CONFIG_OFFSET
#define SAND_HAL_FE_VF_PORT_CONFIG_MASK SAND_HAL_FE_VF_PORT0_CONFIG_MASK
#define SAND_HAL_FE_VF_PORT_CONFIG_MSB SAND_HAL_FE_VF_PORT0_CONFIG_MSB
#define SAND_HAL_FE_VF_PORT_CONFIG_LSB SAND_HAL_FE_VF_PORT0_CONFIG_LSB

#define SAND_HAL_FE_VF_PKT_DATA_OFFSET SAND_HAL_FE_VF_PKT_DATA0_OFFSET
#define SAND_HAL_FE_VF_PKT_DATA_MASK SAND_HAL_FE_VF_PKT_DATA0_MASK
#define SAND_HAL_FE_VF_PKT_DATA_MSB SAND_HAL_FE_VF_PKT_DATA0_MSB
#define SAND_HAL_FE_VF_PKT_DATA_LSB SAND_HAL_FE_VF_PKT_DATA0_LSB


/* Register Strides */

#define SAND_HAL_FE_PE_IBYTE_CNT_STRIDE 4
#define SAND_HAL_FE_PE_PORT1_SCHED_STRIDE 4
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_STRIDE 4
#define SAND_HAL_FE_MI_PORT_CONFIG_STRIDE 4
#define SAND_HAL_FE_MI_IP_FILTER_MASK_STRIDE 4
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_STRIDE 4
#define SAND_HAL_FE_MI_L2PRO_HI_STRIDE 4
#define SAND_HAL_FE_PF_PORT0_SCHED_STRIDE 4
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_STRIDE 4
#define SAND_HAL_FE_PE_IPKT_CNT_STRIDE 4
#define SAND_HAL_FE_PE_PORT2_SCHED_STRIDE 4
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_STRIDE 4
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_STRIDE 4
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_STRIDE 4
#define SAND_HAL_FE_MI_L2PRO_VID_STRIDE 4
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_STRIDE 4
#define SAND_HAL_FE_PF_IBYTE_CNT_STRIDE 4
#define SAND_HAL_FE_VF_PORT_CREDIT_STRIDE 4
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_STRIDE 4
#define SAND_HAL_FE_PF_PORT1_SCHED_STRIDE 4
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_STRIDE 4
#define SAND_HAL_FE_PF_IPKT_CNT_STRIDE 4
#define SAND_HAL_FE_VF_PORT_MC_STRIDE 4
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_STRIDE 4
#define SAND_HAL_FE_VF_PORT_ALLOC_STRIDE 4
#define SAND_HAL_FE_MI_L2PRO_LO_STRIDE 4
#define SAND_HAL_FE_SR_P_FRM_SIZE_STRIDE 4
#define SAND_HAL_FE_MI_IP_FILTER_STRIDE 4
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_STRIDE 4
#define SAND_HAL_FE_MI_USR_L3TYPE_STRIDE 4
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_STRIDE 4
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_STRIDE 4
#define SAND_HAL_FE_PE_PORT0_SCHED_STRIDE 4
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_STRIDE 4
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_STRIDE 4
#define SAND_HAL_FE_VF_PORT_CONFIG_STRIDE 4
#define SAND_HAL_FE_VF_PKT_DATA_STRIDE 4

/* Register Fields */

#define SAND_HAL_FE_VF_PORT_ALLOC_VWP_MASK SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC_VWP_SHIFT SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_SHIFT
#define SAND_HAL_FE_VF_PORT_ALLOC_VWP_MSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_MSB
#define SAND_HAL_FE_VF_PORT_ALLOC_VWP_LSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_LSB
#define SAND_HAL_FE_VF_PORT_ALLOC_VWP_TYPE SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_TYPE
#define SAND_HAL_FE_VF_PORT_ALLOC_VWP_DEFAULT SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD0__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD0__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD0__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD0__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD0__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD0__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD3__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD3__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD3__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD3__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD3__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD3__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_ENB_ECN_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_ENB_ECN_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_ENB_ECN_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_ENB_ECN_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_ENB_ECN_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_ENB_ECN_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_DEFAULT

#define SAND_HAL_FE_MI_L2PRO_LO_L2PRO_LO_MASK SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_MASK
#define SAND_HAL_FE_MI_L2PRO_LO_L2PRO_LO_SHIFT SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_SHIFT
#define SAND_HAL_FE_MI_L2PRO_LO_L2PRO_LO_MSB SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_MSB
#define SAND_HAL_FE_MI_L2PRO_LO_L2PRO_LO_LSB SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_LSB
#define SAND_HAL_FE_MI_L2PRO_LO_L2PRO_LO_TYPE SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_TYPE
#define SAND_HAL_FE_MI_L2PRO_LO_L2PRO_LO_DEFAULT SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_DEFAULT

#define SAND_HAL_FE_VF_PORT_ALLOC_PAGE_ALLOC_MASK SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC_PAGE_ALLOC_SHIFT SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_SHIFT
#define SAND_HAL_FE_VF_PORT_ALLOC_PAGE_ALLOC_MSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_MSB
#define SAND_HAL_FE_VF_PORT_ALLOC_PAGE_ALLOC_LSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_LSB
#define SAND_HAL_FE_VF_PORT_ALLOC_PAGE_ALLOC_TYPE SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_TYPE
#define SAND_HAL_FE_VF_PORT_ALLOC_PAGE_ALLOC_DEFAULT SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS3__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS3__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS3__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS3__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS3__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS3__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_DEFAULT

#define SAND_HAL_FE_SR_P_FRM_SIZE_MIN_FRM_SIZE_MASK SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_MASK
#define SAND_HAL_FE_SR_P_FRM_SIZE_MIN_FRM_SIZE_SHIFT SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_SHIFT
#define SAND_HAL_FE_SR_P_FRM_SIZE_MIN_FRM_SIZE_MSB SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_MSB
#define SAND_HAL_FE_SR_P_FRM_SIZE_MIN_FRM_SIZE_LSB SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_LSB
#define SAND_HAL_FE_SR_P_FRM_SIZE_MIN_FRM_SIZE_TYPE SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_TYPE
#define SAND_HAL_FE_SR_P_FRM_SIZE_MIN_FRM_SIZE_DEFAULT SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_ECN_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_ECN_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_ECN_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_ECN_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_ECN_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_ECN_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_TRUST_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_TRUST_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_TRUST_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_TRUST_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_TRUST_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_TRUST_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_MODE_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_MODE_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_MODE_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_MODE_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_MODE_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_MODE_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS2__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS2__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS2__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS2__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS2__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS2__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_DEFAULT

#define SAND_HAL_FE_VF_PORT_MC_PR_NUM_ACTIVE_MASK SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_MASK
#define SAND_HAL_FE_VF_PORT_MC_PR_NUM_ACTIVE_SHIFT SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_SHIFT
#define SAND_HAL_FE_VF_PORT_MC_PR_NUM_ACTIVE_MSB SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_MSB
#define SAND_HAL_FE_VF_PORT_MC_PR_NUM_ACTIVE_LSB SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_LSB
#define SAND_HAL_FE_VF_PORT_MC_PR_NUM_ACTIVE_TYPE SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_TYPE
#define SAND_HAL_FE_VF_PORT_MC_PR_NUM_ACTIVE_DEFAULT SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD2__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD2__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD2__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD2__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD2__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD2__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD3__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD3__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD3__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD3__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD3__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD3__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_DEFAULT

#define SAND_HAL_FE_VF_PORT_CONFIG_VFF_ENB_MASK SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_MASK
#define SAND_HAL_FE_VF_PORT_CONFIG_VFF_ENB_SHIFT SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_SHIFT
#define SAND_HAL_FE_VF_PORT_CONFIG_VFF_ENB_MSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_MSB
#define SAND_HAL_FE_VF_PORT_CONFIG_VFF_ENB_LSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_LSB
#define SAND_HAL_FE_VF_PORT_CONFIG_VFF_ENB_TYPE SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_TYPE
#define SAND_HAL_FE_VF_PORT_CONFIG_VFF_ENB_DEFAULT SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS3__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS3__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS3__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS3__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS3__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS3__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_DEFAULT

#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_CREDIT_MASK SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_MASK
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_CREDIT_SHIFT SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_SHIFT
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_CREDIT_MSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_MSB
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_CREDIT_LSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_LSB
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_CREDIT_TYPE SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_TYPE
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_CREDIT_DEFAULT SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_IPV4_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_IPV4_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_IPV4_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_IPV4_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_IPV4_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_IPV4_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_DEFAULT

#define SAND_HAL_FE_VF_PORT_ALLOC_SPI_FLOW_CTL_MASK SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC_SPI_FLOW_CTL_SHIFT SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_SHIFT
#define SAND_HAL_FE_VF_PORT_ALLOC_SPI_FLOW_CTL_MSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_MSB
#define SAND_HAL_FE_VF_PORT_ALLOC_SPI_FLOW_CTL_LSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_LSB
#define SAND_HAL_FE_VF_PORT_ALLOC_SPI_FLOW_CTL_TYPE SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_TYPE
#define SAND_HAL_FE_VF_PORT_ALLOC_SPI_FLOW_CTL_DEFAULT SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_DEFAULT

#define SAND_HAL_FE_PE_IBYTE_CNT_IBYTE_CNT_MASK SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_MASK
#define SAND_HAL_FE_PE_IBYTE_CNT_IBYTE_CNT_SHIFT SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_SHIFT
#define SAND_HAL_FE_PE_IBYTE_CNT_IBYTE_CNT_MSB SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_MSB
#define SAND_HAL_FE_PE_IBYTE_CNT_IBYTE_CNT_LSB SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_LSB
#define SAND_HAL_FE_PE_IBYTE_CNT_IBYTE_CNT_TYPE SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_TYPE
#define SAND_HAL_FE_PE_IBYTE_CNT_IBYTE_CNT_DEFAULT SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD1__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD1__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD1__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD1__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD1__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD1__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS1__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS1__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS1__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS1__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS1__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS1__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS2__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS2__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS2__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS2__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS2__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS2__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_DEFAULT

#define SAND_HAL_FE_MI_PORT_COS_CONFIG_COS_CONFIG_MASK SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_MASK
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_COS_CONFIG_SHIFT SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_SHIFT
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_COS_CONFIG_MSB SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_MSB
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_COS_CONFIG_LSB SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_LSB
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_COS_CONFIG_TYPE SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_TYPE
#define SAND_HAL_FE_MI_PORT_COS_CONFIG_COS_CONFIG_DEFAULT SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD0__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD0__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD0__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD0__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD0__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD0__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_DEFAULT

#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_TX_BYTE_CNT_MASK SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_MASK
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_TX_BYTE_CNT_SHIFT SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_SHIFT
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_TX_BYTE_CNT_MSB SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_MSB
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_TX_BYTE_CNT_LSB SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_LSB
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_TX_BYTE_CNT_TYPE SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_TYPE
#define SAND_HAL_FE_ST_P_TX_BYTE_CNT_TX_BYTE_CNT_DEFAULT SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_DEFAULT

#define SAND_HAL_FE_VF_POVFL_FRM_CNT_OVFL_FRM_CNT_MASK SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_MASK
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_OVFL_FRM_CNT_SHIFT SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_SHIFT
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_OVFL_FRM_CNT_MSB SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_MSB
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_OVFL_FRM_CNT_LSB SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_LSB
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_OVFL_FRM_CNT_TYPE SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_TYPE
#define SAND_HAL_FE_VF_POVFL_FRM_CNT_OVFL_FRM_CNT_DEFAULT SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_DEFAULT

#define SAND_HAL_FE_VF_PKT_DATA_PKT_DATA_MASK SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_MASK
#define SAND_HAL_FE_VF_PKT_DATA_PKT_DATA_SHIFT SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_SHIFT
#define SAND_HAL_FE_VF_PKT_DATA_PKT_DATA_MSB SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_MSB
#define SAND_HAL_FE_VF_PKT_DATA_PKT_DATA_LSB SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_LSB
#define SAND_HAL_FE_VF_PKT_DATA_PKT_DATA_TYPE SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_TYPE
#define SAND_HAL_FE_VF_PKT_DATA_PKT_DATA_DEFAULT SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS0__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS0__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS0__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS0__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS0__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS0__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_DEFAULT

#define SAND_HAL_FE_VF_PORT_MC_PR_BOUND_MASK SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_MASK
#define SAND_HAL_FE_VF_PORT_MC_PR_BOUND_SHIFT SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_SHIFT
#define SAND_HAL_FE_VF_PORT_MC_PR_BOUND_MSB SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_MSB
#define SAND_HAL_FE_VF_PORT_MC_PR_BOUND_LSB SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_LSB
#define SAND_HAL_FE_VF_PORT_MC_PR_BOUND_TYPE SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_TYPE
#define SAND_HAL_FE_VF_PORT_MC_PR_BOUND_DEFAULT SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD1__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD1__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD1__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD1__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD1__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD1__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_DP_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_DP_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_DP_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_DP_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_DP_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_DP_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_VLANSTUFF_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_VLANSTUFF_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_VLANSTUFF_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_VLANSTUFF_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_VLANSTUFF_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_VLANSTUFF_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD0__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD0__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD0__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD0__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD0__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD0__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_DEFAULT

#define SAND_HAL_FE_PF_IPKT_CNT_IPKT_CNT_MASK SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_MASK
#define SAND_HAL_FE_PF_IPKT_CNT_IPKT_CNT_SHIFT SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_SHIFT
#define SAND_HAL_FE_PF_IPKT_CNT_IPKT_CNT_MSB SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_MSB
#define SAND_HAL_FE_PF_IPKT_CNT_IPKT_CNT_LSB SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_LSB
#define SAND_HAL_FE_PF_IPKT_CNT_IPKT_CNT_TYPE SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_TYPE
#define SAND_HAL_FE_PF_IPKT_CNT_IPKT_CNT_DEFAULT SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_DEFAULT

#define SAND_HAL_FE_ST_P_TX_PKT_CNT_TX_PKT_CNT_MASK SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_MASK
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_TX_PKT_CNT_SHIFT SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_SHIFT
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_TX_PKT_CNT_MSB SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_MSB
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_TX_PKT_CNT_LSB SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_LSB
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_TX_PKT_CNT_TYPE SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_TYPE
#define SAND_HAL_FE_ST_P_TX_PKT_CNT_TX_PKT_CNT_DEFAULT SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS0__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS0__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS0__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS0__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS0__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS0__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_DEFAULT

#define SAND_HAL_FE_PF_IMEM_ACC_DATA_PF_IMEM_DATA_MASK SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_MASK
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_PF_IMEM_DATA_SHIFT SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_SHIFT
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_PF_IMEM_DATA_MSB SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_MSB
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_PF_IMEM_DATA_LSB SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_LSB
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_PF_IMEM_DATA_TYPE SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_TYPE
#define SAND_HAL_FE_PF_IMEM_ACC_DATA_PF_IMEM_DATA_DEFAULT SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_DEFAULT

#define SAND_HAL_FE_MI_IP_FILTER_IPNET_ADDR_MASK SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_MASK
#define SAND_HAL_FE_MI_IP_FILTER_IPNET_ADDR_SHIFT SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_SHIFT
#define SAND_HAL_FE_MI_IP_FILTER_IPNET_ADDR_MSB SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_MSB
#define SAND_HAL_FE_MI_IP_FILTER_IPNET_ADDR_LSB SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_LSB
#define SAND_HAL_FE_MI_IP_FILTER_IPNET_ADDR_TYPE SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_TYPE
#define SAND_HAL_FE_MI_IP_FILTER_IPNET_ADDR_DEFAULT SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS3__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS3__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS3__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS3__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS3__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS3__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_DEFAULT

#define SAND_HAL_FE_MI_L2PRO_VID_VID_ENB_MASK SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_MASK
#define SAND_HAL_FE_MI_L2PRO_VID_VID_ENB_SHIFT SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_SHIFT
#define SAND_HAL_FE_MI_L2PRO_VID_VID_ENB_MSB SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_MSB
#define SAND_HAL_FE_MI_L2PRO_VID_VID_ENB_LSB SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_LSB
#define SAND_HAL_FE_MI_L2PRO_VID_VID_ENB_TYPE SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_TYPE
#define SAND_HAL_FE_MI_L2PRO_VID_VID_ENB_DEFAULT SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_DEFAULT

#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_EMPTY_MASK SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_EMPTY_SHIFT SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_SHIFT
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_EMPTY_MSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_MSB
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_EMPTY_LSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_LSB
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_EMPTY_TYPE SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_TYPE
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_EMPTY_DEFAULT SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD3__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD3__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD3__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD3__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD3__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD3__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_DEFAULT

#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_FULL_MASK SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_FULL_SHIFT SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_SHIFT
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_FULL_MSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_MSB
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_FULL_LSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_LSB
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_FULL_TYPE SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_TYPE
#define SAND_HAL_FE_VF_PORT_ALLOC_SHIM_FULL_DEFAULT SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_DEFAULT

#define SAND_HAL_FE_VF_PORT_CONFIG_MAX_BUFF_MASK SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_MASK
#define SAND_HAL_FE_VF_PORT_CONFIG_MAX_BUFF_SHIFT SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_SHIFT
#define SAND_HAL_FE_VF_PORT_CONFIG_MAX_BUFF_MSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_MSB
#define SAND_HAL_FE_VF_PORT_CONFIG_MAX_BUFF_LSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_LSB
#define SAND_HAL_FE_VF_PORT_CONFIG_MAX_BUFF_TYPE SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_TYPE
#define SAND_HAL_FE_VF_PORT_CONFIG_MAX_BUFF_DEFAULT SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_DEFAULT

#define SAND_HAL_FE_PC_RMEM_ACC_DATA_PC_RMEM_DATA_MASK SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_MASK
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_PC_RMEM_DATA_SHIFT SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_SHIFT
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_PC_RMEM_DATA_MSB SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_MSB
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_PC_RMEM_DATA_LSB SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_LSB
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_PC_RMEM_DATA_TYPE SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_TYPE
#define SAND_HAL_FE_PC_RMEM_ACC_DATA_PC_RMEM_DATA_DEFAULT SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_DEFAULT

#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_L2PRO_BITENB_LO_MASK SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_L2PRO_BITENB_LO_SHIFT SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_SHIFT
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_L2PRO_BITENB_LO_MSB SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_MSB
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_L2PRO_BITENB_LO_LSB SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_LSB
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_L2PRO_BITENB_LO_TYPE SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_TYPE
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO_L2PRO_BITENB_LO_DEFAULT SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_DEFAULT

#define SAND_HAL_FE_PE_IPKT_CNT_IPKT_CNT_MASK SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_MASK
#define SAND_HAL_FE_PE_IPKT_CNT_IPKT_CNT_SHIFT SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_SHIFT
#define SAND_HAL_FE_PE_IPKT_CNT_IPKT_CNT_MSB SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_MSB
#define SAND_HAL_FE_PE_IPKT_CNT_IPKT_CNT_LSB SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_LSB
#define SAND_HAL_FE_PE_IPKT_CNT_IPKT_CNT_TYPE SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_TYPE
#define SAND_HAL_FE_PE_IPKT_CNT_IPKT_CNT_DEFAULT SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD2__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD2__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD2__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD2__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD2__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD2__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_DEFAULT

#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_WR_DATA_MASK SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_MASK
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_WR_DATA_SHIFT SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_SHIFT
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_WR_DATA_MSB SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_MSB
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_WR_DATA_LSB SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_LSB
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_WR_DATA_TYPE SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_TYPE
#define SAND_HAL_FE_ST_TX_W_WRITE_DATA_WR_DATA_DEFAULT SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS2__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS2__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS2__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS2__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS2__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS2__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS3__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS3__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS3__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS3__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS3__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS3__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_DEFAULT

#define SAND_HAL_FE_VF_PORT_CREDIT_CREDIT_MASK SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT_CREDIT_SHIFT SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_SHIFT
#define SAND_HAL_FE_VF_PORT_CREDIT_CREDIT_MSB SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_MSB
#define SAND_HAL_FE_VF_PORT_CREDIT_CREDIT_LSB SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_LSB
#define SAND_HAL_FE_VF_PORT_CREDIT_CREDIT_TYPE SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_TYPE
#define SAND_HAL_FE_VF_PORT_CREDIT_CREDIT_DEFAULT SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_DEFAULT

#define SAND_HAL_FE_MI_IP_FILTER_MASK_IPNET_BITENB_MASK SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_MASK
#define SAND_HAL_FE_MI_IP_FILTER_MASK_IPNET_BITENB_SHIFT SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_SHIFT
#define SAND_HAL_FE_MI_IP_FILTER_MASK_IPNET_BITENB_MSB SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_MSB
#define SAND_HAL_FE_MI_IP_FILTER_MASK_IPNET_BITENB_LSB SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_LSB
#define SAND_HAL_FE_MI_IP_FILTER_MASK_IPNET_BITENB_TYPE SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_TYPE
#define SAND_HAL_FE_MI_IP_FILTER_MASK_IPNET_BITENB_DEFAULT SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD1__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD1__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD1__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD1__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD1__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD1__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_DEFAULT

#define SAND_HAL_FE_MI_USR_L3TYPE_BITENB_MASK SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_MASK
#define SAND_HAL_FE_MI_USR_L3TYPE_BITENB_SHIFT SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_SHIFT
#define SAND_HAL_FE_MI_USR_L3TYPE_BITENB_MSB SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_MSB
#define SAND_HAL_FE_MI_USR_L3TYPE_BITENB_LSB SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_LSB
#define SAND_HAL_FE_MI_USR_L3TYPE_BITENB_TYPE SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_TYPE
#define SAND_HAL_FE_MI_USR_L3TYPE_BITENB_DEFAULT SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS1__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS1__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS1__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS1__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS1__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS1__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD2__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD2__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD2__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD2__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD2__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD2__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_DEFAULT

#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_TOP_MASK SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_MASK
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_TOP_SHIFT SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_SHIFT
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_TOP_MSB SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_MSB
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_TOP_LSB SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_LSB
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_TOP_TYPE SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_TYPE
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_TOP_DEFAULT SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS0__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS0__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS0__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS0__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS0__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS0__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_DEFAULT

#define SAND_HAL_FE_UN_REC_ACCESS_DATA_UN_REC_DATA_MASK SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_UN_REC_DATA_SHIFT SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_SHIFT
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_UN_REC_DATA_MSB SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_MSB
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_UN_REC_DATA_LSB SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_LSB
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_UN_REC_DATA_TYPE SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_TYPE
#define SAND_HAL_FE_UN_REC_ACCESS_DATA_UN_REC_DATA_DEFAULT SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD0__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD0__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD0__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD0__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD0__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD0__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD1__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD1__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD1__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD1__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD1__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD1__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_DEFAULT

#define SAND_HAL_FE_MI_L2PRO_HI_L2PRO_HI_MASK SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_MASK
#define SAND_HAL_FE_MI_L2PRO_HI_L2PRO_HI_SHIFT SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_SHIFT
#define SAND_HAL_FE_MI_L2PRO_HI_L2PRO_HI_MSB SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_MSB
#define SAND_HAL_FE_MI_L2PRO_HI_L2PRO_HI_LSB SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_LSB
#define SAND_HAL_FE_MI_L2PRO_HI_L2PRO_HI_TYPE SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_TYPE
#define SAND_HAL_FE_MI_L2PRO_HI_L2PRO_HI_DEFAULT SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_HASH_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_HASH_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_HASH_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_HASH_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_HASH_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_AGGR_HASH_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS1__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS1__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS1__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS1__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS1__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS1__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_DEFAULT

#define SAND_HAL_FE_SR_P_FRM_SIZE_MAX_FRM_SIZE_MASK SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_MASK
#define SAND_HAL_FE_SR_P_FRM_SIZE_MAX_FRM_SIZE_SHIFT SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_SHIFT
#define SAND_HAL_FE_SR_P_FRM_SIZE_MAX_FRM_SIZE_MSB SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_MSB
#define SAND_HAL_FE_SR_P_FRM_SIZE_MAX_FRM_SIZE_LSB SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_LSB
#define SAND_HAL_FE_SR_P_FRM_SIZE_MAX_FRM_SIZE_TYPE SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_TYPE
#define SAND_HAL_FE_SR_P_FRM_SIZE_MAX_FRM_SIZE_DEFAULT SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_DEFAULT

#define SAND_HAL_FE_VF_PORT_ALLOC_VRP_MASK SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC_VRP_SHIFT SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_SHIFT
#define SAND_HAL_FE_VF_PORT_ALLOC_VRP_MSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_MSB
#define SAND_HAL_FE_VF_PORT_ALLOC_VRP_LSB SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_LSB
#define SAND_HAL_FE_VF_PORT_ALLOC_VRP_TYPE SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_TYPE
#define SAND_HAL_FE_VF_PORT_ALLOC_VRP_DEFAULT SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS0__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS0__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS0__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS0__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS0__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS0__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD3__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD3__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD3__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD3__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD3__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD3__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS3__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS3__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS3__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS3__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS3__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS3__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_DEFAULT

#define SAND_HAL_FE_VF_PORT_MC_PR_BASE_MASK SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_MASK
#define SAND_HAL_FE_VF_PORT_MC_PR_BASE_SHIFT SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_SHIFT
#define SAND_HAL_FE_VF_PORT_MC_PR_BASE_MSB SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_MSB
#define SAND_HAL_FE_VF_PORT_MC_PR_BASE_LSB SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_LSB
#define SAND_HAL_FE_VF_PORT_MC_PR_BASE_TYPE SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_TYPE
#define SAND_HAL_FE_VF_PORT_MC_PR_BASE_DEFAULT SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD2__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD2__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD2__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD2__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD2__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_CMD2__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_COS_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_COS_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_COS_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_COS_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_COS_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_DFLT_COS_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_DEFAULT

#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_RX_BYTE_CNT_MASK SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_MASK
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_RX_BYTE_CNT_SHIFT SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_SHIFT
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_RX_BYTE_CNT_MSB SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_MSB
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_RX_BYTE_CNT_LSB SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_LSB
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_RX_BYTE_CNT_TYPE SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_TYPE
#define SAND_HAL_FE_SR_P_RX_BYTE_CNT_RX_BYTE_CNT_DEFAULT SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_DEFAULT

#define SAND_HAL_FE_VF_PORT_CONFIG_DROP_ON_FULL_MASK SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_MASK
#define SAND_HAL_FE_VF_PORT_CONFIG_DROP_ON_FULL_SHIFT SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_SHIFT
#define SAND_HAL_FE_VF_PORT_CONFIG_DROP_ON_FULL_MSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_MSB
#define SAND_HAL_FE_VF_PORT_CONFIG_DROP_ON_FULL_LSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_LSB
#define SAND_HAL_FE_VF_PORT_CONFIG_DROP_ON_FULL_TYPE SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_TYPE
#define SAND_HAL_FE_VF_PORT_CONFIG_DROP_ON_FULL_DEFAULT SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS2__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS2__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS2__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS2__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS2__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_OFS2__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD3__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD3__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD3__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD3__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD3__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_CMD3__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_BRIDGE_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_BRIDGE_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_BRIDGE_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_BRIDGE_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_BRIDGE_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_BRIDGE_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_DEFAULT

#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_BOTTOM_MASK SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_MASK
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_BOTTOM_SHIFT SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_SHIFT
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_BOTTOM_MSB SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_MSB
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_BOTTOM_LSB SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_LSB
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_BOTTOM_TYPE SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_TYPE
#define SAND_HAL_FE_UN_PHDR_FIFO_CONFIG_BOTTOM_DEFAULT SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_DEFAULT

#define SAND_HAL_FE_PE_IMEM_ACC_DATA_PE_IMEM_DATA_MASK SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_MASK
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_PE_IMEM_DATA_SHIFT SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_SHIFT
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_PE_IMEM_DATA_MSB SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_MSB
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_PE_IMEM_DATA_LSB SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_LSB
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_PE_IMEM_DATA_TYPE SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_TYPE
#define SAND_HAL_FE_PE_IMEM_ACC_DATA_PE_IMEM_DATA_DEFAULT SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_DEFAULT

#define SAND_HAL_FE_MI_USR_L3TYPE_TYPE_MASK SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_MASK
#define SAND_HAL_FE_MI_USR_L3TYPE_TYPE_SHIFT SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_SHIFT
#define SAND_HAL_FE_MI_USR_L3TYPE_TYPE_MSB SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_MSB
#define SAND_HAL_FE_MI_USR_L3TYPE_TYPE_LSB SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_LSB
#define SAND_HAL_FE_MI_USR_L3TYPE_TYPE_TYPE SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_TYPE
#define SAND_HAL_FE_MI_USR_L3TYPE_TYPE_DEFAULT SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_DEFAULT

#define SAND_HAL_FE_PF_IBYTE_CNT_IBYTE_CNT_MASK SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_MASK
#define SAND_HAL_FE_PF_IBYTE_CNT_IBYTE_CNT_SHIFT SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_SHIFT
#define SAND_HAL_FE_PF_IBYTE_CNT_IBYTE_CNT_MSB SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_MSB
#define SAND_HAL_FE_PF_IBYTE_CNT_IBYTE_CNT_LSB SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_LSB
#define SAND_HAL_FE_PF_IBYTE_CNT_IBYTE_CNT_TYPE SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_TYPE
#define SAND_HAL_FE_PF_IBYTE_CNT_IBYTE_CNT_DEFAULT SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_DEFAULT

#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS1__MASK SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS1__SHIFT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_SHIFT
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS1__MSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_MSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS1__LSB SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_LSB
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS1__TYPE SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_TYPE
#define SAND_HAL_FE_PE_PORT2_SCHED_PE_PORT2_SCHED_OFS1__DEFAULT SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD2__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD2__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD2__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD2__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD2__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_CMD2__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD1__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD1__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD1__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD1__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD1__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_CMD1__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_VLAN_MODE_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_VLAN_MODE_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_VLAN_MODE_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_VLAN_MODE_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_VLAN_MODE_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_VLAN_MODE_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_MPLS_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_MPLS_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_MPLS_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_MPLS_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_MPLS_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_DIS_MPLS_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_DEFAULT

#define SAND_HAL_FE_VF_PORT_CONFIG_MIN_BUFF_MASK SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_MASK
#define SAND_HAL_FE_VF_PORT_CONFIG_MIN_BUFF_SHIFT SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_SHIFT
#define SAND_HAL_FE_VF_PORT_CONFIG_MIN_BUFF_MSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_MSB
#define SAND_HAL_FE_VF_PORT_CONFIG_MIN_BUFF_LSB SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_LSB
#define SAND_HAL_FE_VF_PORT_CONFIG_MIN_BUFF_TYPE SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_TYPE
#define SAND_HAL_FE_VF_PORT_CONFIG_MIN_BUFF_DEFAULT SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_DEFAULT

#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS2__MASK SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS2__SHIFT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_SHIFT
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS2__MSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_MSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS2__LSB SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_LSB
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS2__TYPE SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_TYPE
#define SAND_HAL_FE_PF_PORT0_SCHED_PF_PORT0_SCHED_OFS2__DEFAULT SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_DEFAULT

#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD0__MASK SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD0__SHIFT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_SHIFT
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD0__MSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_MSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD0__LSB SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_LSB
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD0__TYPE SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_TYPE
#define SAND_HAL_FE_PE_PORT1_SCHED_PE_PORT1_SCHED_CMD0__DEFAULT SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_DEFAULT

#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_1_MASK SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_MASK
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_1_SHIFT SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_SHIFT
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_1_MSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_MSB
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_1_LSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_LSB
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_1_TYPE SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_TYPE
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_1_DEFAULT SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_DEFAULT

#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_2_MASK SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_MASK
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_2_SHIFT SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_SHIFT
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_2_MSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_MSB
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_2_LSB SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_LSB
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_2_TYPE SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_TYPE
#define SAND_HAL_FE_VF_P_RX_MAX_BURST_RX_MAXBURST_2_DEFAULT SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_DEFAULT

#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS1__MASK SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS1__SHIFT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_SHIFT
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS1__MSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_MSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS1__LSB SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_LSB
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS1__TYPE SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_TYPE
#define SAND_HAL_FE_PF_PORT1_SCHED_PF_PORT1_SCHED_OFS1__DEFAULT SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_DEFAULT

#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS0__MASK SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS0__SHIFT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_SHIFT
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS0__MSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_MSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS0__LSB SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_LSB
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS0__TYPE SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_TYPE
#define SAND_HAL_FE_PE_PORT0_SCHED_PE_PORT0_SCHED_OFS0__DEFAULT SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_DEFAULT

#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_L2PRO_BITENB_HI_MASK SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_L2PRO_BITENB_HI_SHIFT SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_SHIFT
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_L2PRO_BITENB_HI_MSB SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_MSB
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_L2PRO_BITENB_HI_LSB SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_LSB
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_L2PRO_BITENB_HI_TYPE SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_TYPE
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI_L2PRO_BITENB_HI_DEFAULT SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_DEFAULT

#define SAND_HAL_FE_MI_PORT_CONFIG_VID_MASK SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_MASK
#define SAND_HAL_FE_MI_PORT_CONFIG_VID_SHIFT SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_SHIFT
#define SAND_HAL_FE_MI_PORT_CONFIG_VID_MSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_MSB
#define SAND_HAL_FE_MI_PORT_CONFIG_VID_LSB SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_LSB
#define SAND_HAL_FE_MI_PORT_CONFIG_VID_TYPE SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_TYPE
#define SAND_HAL_FE_MI_PORT_CONFIG_VID_DEFAULT SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_DEFAULT

#define SAND_HAL_FE_SR_P_RX_PKT_CNT_RX_PKT_CNT_MASK SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_MASK
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_RX_PKT_CNT_SHIFT SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_SHIFT
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_RX_PKT_CNT_MSB SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_MSB
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_RX_PKT_CNT_LSB SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_LSB
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_RX_PKT_CNT_TYPE SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_TYPE
#define SAND_HAL_FE_SR_P_RX_PKT_CNT_RX_PKT_CNT_DEFAULT SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_DEFAULT

#define SAND_HAL_FE_MI_L2PRO_VID_VID_MASK SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_MASK
#define SAND_HAL_FE_MI_L2PRO_VID_VID_SHIFT SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_SHIFT
#define SAND_HAL_FE_MI_L2PRO_VID_VID_MSB SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_MSB
#define SAND_HAL_FE_MI_L2PRO_VID_VID_LSB SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_LSB
#define SAND_HAL_FE_MI_L2PRO_VID_VID_TYPE SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_TYPE
#define SAND_HAL_FE_MI_L2PRO_VID_VID_DEFAULT SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_DEFAULT



#endif
