// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/27/2025 14:47:54"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module fpga_top (
	clk,
	rst_n,
	LEDS,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	clk;
input 	rst_n;
output 	[15:0] LEDS;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDS[0]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[1]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[2]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[3]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[4]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[5]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[6]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[7]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[9]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[10]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[11]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[12]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[13]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[14]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDS[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \processor|pc_plus4_adder|Add0~1_sumout ;
wire \rst_n~input_o ;
wire \processor|pc_plus4_adder|Add0~2 ;
wire \processor|pc_plus4_adder|Add0~5_sumout ;
wire \processor|pc_plus4_adder|Add0~6 ;
wire \processor|pc_plus4_adder|Add0~37_sumout ;
wire \processor|pc_plus4_adder|Add0~38 ;
wire \processor|pc_plus4_adder|Add0~33_sumout ;
wire \processor|pc_module|current_PC[4]~DUPLICATE_q ;
wire \processor|pc_plus4_adder|Add0~34 ;
wire \processor|pc_plus4_adder|Add0~9_sumout ;
wire \processor|pc_plus4_adder|Add0~10 ;
wire \processor|pc_plus4_adder|Add0~13_sumout ;
wire \processor|pc_plus4_adder|Add0~14 ;
wire \processor|pc_plus4_adder|Add0~17_sumout ;
wire \processor|pc_plus4_adder|Add0~18 ;
wire \processor|pc_plus4_adder|Add0~21_sumout ;
wire \processor|pc_plus4_adder|Add0~22 ;
wire \processor|pc_plus4_adder|Add0~29_sumout ;
wire \processor|pc_plus4_adder|Add0~30 ;
wire \processor|pc_plus4_adder|Add0~25_sumout ;
wire \processor|instr_mem|mem~0_combout ;
wire \processor|pc_module|current_PC[3]~DUPLICATE_q ;
wire \processor|pc_module|current_PC[2]~DUPLICATE_q ;
wire \processor|instr_mem|mem~1_combout ;
wire \processor|instr_mem|mem~2_combout ;
wire \processor|pc_module|current_PC[5]~DUPLICATE_q ;
wire \processor|instr_mem|mem~4_combout ;
wire \processor|reg_unit|RU[2][0]~q ;
wire \processor|srcb_mux|y[0]~0_combout ;
wire \processor|srcb_mux|y[3]~1_combout ;
wire \processor|reg_unit|Decoder0~0_combout ;
wire \processor|reg_unit|RU[1][0]~q ;
wire \processor|alu|Add0~1_sumout ;
wire \processor|reg_unit|RU[2][1]~q ;
wire \processor|srcb_mux|y[1]~2_combout ;
wire \processor|reg_unit|RU[1][1]~q ;
wire \processor|alu|Add0~2 ;
wire \processor|alu|Add0~5_sumout ;
wire \processor|reg_unit|RU[1][2]~q ;
wire \processor|reg_unit|RU[2][2]~q ;
wire \processor|srcb_mux|y[2]~3_combout ;
wire \processor|alu|Add0~6 ;
wire \processor|alu|Add0~9_sumout ;
wire \processor|reg_unit|RU[2][3]~q ;
wire \processor|srcb_mux|y[3]~4_combout ;
wire \processor|reg_unit|RU[1][3]~q ;
wire \processor|alu|Add0~10 ;
wire \processor|alu|Add0~13_sumout ;
wire \processor|srcb_mux|y[3]~5_combout ;
wire \processor|instr_mem|mem~3_combout ;
wire \processor|reg_unit|RU[1][4]~q ;
wire \processor|reg_unit|RURs1[4]~0_combout ;
wire \processor|reg_unit|RU[2][4]~q ;
wire \processor|alu|Add0~14 ;
wire \processor|alu|Add0~17_sumout ;
wire \processor|reg_unit|RU[1][5]~q ;
wire \processor|reg_unit|RURs1[5]~1_combout ;
wire \processor|reg_unit|RU[2][5]~q ;
wire \processor|alu|Add0~18 ;
wire \processor|alu|Add0~21_sumout ;
wire \processor|reg_unit|RU[1][6]~q ;
wire \processor|reg_unit|RURs1[6]~2_combout ;
wire \processor|reg_unit|RU[2][6]~q ;
wire \processor|alu|Add0~22 ;
wire \processor|alu|Add0~25_sumout ;
wire \processor|reg_unit|RU[1][7]~q ;
wire \processor|reg_unit|RURs1[7]~3_combout ;
wire \processor|reg_unit|RU[2][7]~q ;
wire \processor|alu|Add0~26 ;
wire \processor|alu|Add0~29_sumout ;
wire \processor|reg_unit|RU[1][8]~q ;
wire \processor|reg_unit|RURs1[8]~4_combout ;
wire \processor|reg_unit|RU[2][8]~q ;
wire \processor|alu|Add0~30 ;
wire \processor|alu|Add0~33_sumout ;
wire \processor|reg_unit|RU[1][9]~q ;
wire \processor|reg_unit|RURs1[9]~5_combout ;
wire \processor|reg_unit|RU[2][9]~q ;
wire \processor|alu|Add0~34 ;
wire \processor|alu|Add0~37_sumout ;
wire \processor|reg_unit|RU[1][10]~q ;
wire \processor|reg_unit|RURs1[10]~6_combout ;
wire \processor|reg_unit|RU[2][10]~q ;
wire \processor|alu|Add0~38 ;
wire \processor|alu|Add0~41_sumout ;
wire \processor|reg_unit|RU[2][11]~q ;
wire \processor|reg_unit|RU[1][11]~q ;
wire \processor|reg_unit|RURs1[11]~7_combout ;
wire \processor|alu|Add0~42 ;
wire \processor|alu|Add0~45_sumout ;
wire \processor|reg_unit|RU[1][12]~q ;
wire \processor|reg_unit|RURs1[12]~8_combout ;
wire \processor|reg_unit|RU[2][12]~q ;
wire \processor|alu|Add0~46 ;
wire \processor|alu|Add0~49_sumout ;
wire \processor|reg_unit|RU[1][13]~q ;
wire \processor|reg_unit|RURs1[13]~9_combout ;
wire \processor|reg_unit|RU[2][13]~q ;
wire \processor|alu|Add0~50 ;
wire \processor|alu|Add0~53_sumout ;
wire \processor|reg_unit|RU[1][14]~q ;
wire \processor|reg_unit|RURs1[14]~10_combout ;
wire \processor|reg_unit|RU[2][14]~q ;
wire \processor|alu|Add0~54 ;
wire \processor|alu|Add0~57_sumout ;
wire \processor|reg_unit|RU[1][15]~q ;
wire \processor|reg_unit|RURs1[15]~11_combout ;
wire \processor|reg_unit|RU[2][15]~q ;
wire \processor|alu|Add0~58 ;
wire \processor|alu|Add0~61_sumout ;
wire \processor|reg_unit|RU[3][0]~q ;
wire \processor|reg_unit|RU[3][2]~feeder_combout ;
wire \processor|reg_unit|RU[3][2]~q ;
wire \processor|reg_unit|RU[3][1]~q ;
wire \processor|reg_unit|RU[3][3]~q ;
wire \display_ctrl|disp0|WideOr6~0_combout ;
wire \display_ctrl|disp0|WideOr5~0_combout ;
wire \display_ctrl|disp0|WideOr4~0_combout ;
wire \display_ctrl|disp0|WideOr3~0_combout ;
wire \display_ctrl|disp0|WideOr2~0_combout ;
wire \display_ctrl|disp0|WideOr1~0_combout ;
wire \display_ctrl|disp0|WideOr0~0_combout ;
wire \processor|reg_unit|RU[3][4]~q ;
wire \processor|reg_unit|RU[3][5]~q ;
wire \processor|reg_unit|RU[3][6]~feeder_combout ;
wire \processor|reg_unit|RU[3][6]~q ;
wire \processor|reg_unit|RU[3][7]~DUPLICATE_q ;
wire \display_ctrl|disp1|WideOr6~0_combout ;
wire \display_ctrl|disp1|WideOr5~0_combout ;
wire \display_ctrl|disp1|WideOr4~0_combout ;
wire \processor|reg_unit|RU[3][7]~q ;
wire \display_ctrl|disp1|WideOr3~0_combout ;
wire \display_ctrl|disp1|WideOr2~0_combout ;
wire \display_ctrl|disp1|WideOr1~0_combout ;
wire \display_ctrl|disp1|WideOr0~0_combout ;
wire \processor|reg_unit|RU[3][10]~q ;
wire \processor|reg_unit|RU[3][11]~q ;
wire \processor|reg_unit|RU[3][8]~q ;
wire \processor|reg_unit|RU[3][9]~q ;
wire \display_ctrl|disp2|WideOr6~0_combout ;
wire \display_ctrl|disp2|WideOr5~0_combout ;
wire \display_ctrl|disp2|WideOr4~0_combout ;
wire \display_ctrl|disp2|WideOr3~0_combout ;
wire \display_ctrl|disp2|WideOr2~0_combout ;
wire \display_ctrl|disp2|WideOr1~0_combout ;
wire \display_ctrl|disp2|WideOr0~0_combout ;
wire \processor|reg_unit|RU[3][12]~q ;
wire \processor|reg_unit|RU[3][13]~q ;
wire \processor|reg_unit|RU[3][15]~q ;
wire \processor|reg_unit|RU[3][14]~q ;
wire \display_ctrl|disp3|WideOr6~0_combout ;
wire \display_ctrl|disp3|WideOr5~0_combout ;
wire \display_ctrl|disp3|WideOr4~0_combout ;
wire \display_ctrl|disp3|WideOr3~0_combout ;
wire \display_ctrl|disp3|WideOr2~0_combout ;
wire \display_ctrl|disp3|WideOr1~0_combout ;
wire \display_ctrl|disp3|WideOr0~0_combout ;
wire \processor|reg_unit|RU[1][17]~q ;
wire \processor|reg_unit|RURs1[17]~13_combout ;
wire \processor|reg_unit|RU[2][17]~q ;
wire \processor|reg_unit|RU[1][16]~q ;
wire \processor|reg_unit|RURs1[16]~12_combout ;
wire \processor|alu|Add0~62 ;
wire \processor|alu|Add0~65_sumout ;
wire \processor|reg_unit|RU[2][16]~q ;
wire \processor|alu|Add0~66 ;
wire \processor|alu|Add0~69_sumout ;
wire \processor|reg_unit|RU[3][17]~q ;
wire \processor|reg_unit|RU[1][19]~q ;
wire \processor|reg_unit|RURs1[19]~15_combout ;
wire \processor|reg_unit|RU[2][19]~q ;
wire \processor|reg_unit|RU[2][18]~q ;
wire \processor|alu|Add0~70 ;
wire \processor|alu|Add0~73_sumout ;
wire \processor|reg_unit|RU[1][18]~q ;
wire \processor|reg_unit|RURs1[18]~14_combout ;
wire \processor|alu|Add0~74 ;
wire \processor|alu|Add0~77_sumout ;
wire \processor|reg_unit|RU[3][19]~q ;
wire \processor|reg_unit|RU[3][18]~DUPLICATE_q ;
wire \processor|reg_unit|RU[3][16]~q ;
wire \display_ctrl|disp4|WideOr6~0_combout ;
wire \processor|reg_unit|RU[3][18]~q ;
wire \display_ctrl|disp4|WideOr5~0_combout ;
wire \display_ctrl|disp4|WideOr4~0_combout ;
wire \display_ctrl|disp4|WideOr3~0_combout ;
wire \display_ctrl|disp4|WideOr2~0_combout ;
wire \display_ctrl|disp4|WideOr1~0_combout ;
wire \display_ctrl|disp4|WideOr0~0_combout ;
wire \processor|reg_unit|RU[2][22]~q ;
wire \processor|reg_unit|RU[1][22]~q ;
wire \processor|reg_unit|RURs1[22]~18_combout ;
wire \processor|reg_unit|RU[2][21]~q ;
wire \processor|reg_unit|RU[2][20]~q ;
wire \processor|alu|Add0~78 ;
wire \processor|alu|Add0~81_sumout ;
wire \processor|reg_unit|RU[1][20]~q ;
wire \processor|reg_unit|RURs1[20]~16_combout ;
wire \processor|alu|Add0~82 ;
wire \processor|alu|Add0~85_sumout ;
wire \processor|reg_unit|RU[1][21]~q ;
wire \processor|reg_unit|RURs1[21]~17_combout ;
wire \processor|alu|Add0~86 ;
wire \processor|alu|Add0~89_sumout ;
wire \processor|reg_unit|RU[3][22]~q ;
wire \processor|reg_unit|RU[3][21]~q ;
wire \processor|reg_unit|RU[3][20]~DUPLICATE_q ;
wire \processor|reg_unit|RU[1][23]~q ;
wire \processor|reg_unit|RURs1[23]~19_combout ;
wire \processor|reg_unit|RU[2][23]~q ;
wire \processor|alu|Add0~90 ;
wire \processor|alu|Add0~93_sumout ;
wire \processor|reg_unit|RU[3][23]~feeder_combout ;
wire \processor|reg_unit|RU[3][23]~q ;
wire \display_ctrl|disp5|WideOr6~0_combout ;
wire \processor|reg_unit|RU[3][20]~q ;
wire \display_ctrl|disp5|WideOr5~0_combout ;
wire \display_ctrl|disp5|WideOr4~0_combout ;
wire \display_ctrl|disp5|WideOr3~0_combout ;
wire \display_ctrl|disp5|WideOr2~0_combout ;
wire \display_ctrl|disp5|WideOr1~0_combout ;
wire \display_ctrl|disp5|WideOr0~0_combout ;
wire [31:0] \processor|pc_module|current_PC ;


// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \LEDS[0]~output (
	.i(\processor|alu|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[0]),
	.obar());
// synopsys translate_off
defparam \LEDS[0]~output .bus_hold = "false";
defparam \LEDS[0]~output .open_drain_output = "false";
defparam \LEDS[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDS[1]~output (
	.i(\processor|alu|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[1]),
	.obar());
// synopsys translate_off
defparam \LEDS[1]~output .bus_hold = "false";
defparam \LEDS[1]~output .open_drain_output = "false";
defparam \LEDS[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \LEDS[2]~output (
	.i(\processor|alu|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[2]),
	.obar());
// synopsys translate_off
defparam \LEDS[2]~output .bus_hold = "false";
defparam \LEDS[2]~output .open_drain_output = "false";
defparam \LEDS[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \LEDS[3]~output (
	.i(\processor|alu|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[3]),
	.obar());
// synopsys translate_off
defparam \LEDS[3]~output .bus_hold = "false";
defparam \LEDS[3]~output .open_drain_output = "false";
defparam \LEDS[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \LEDS[4]~output (
	.i(\processor|alu|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[4]),
	.obar());
// synopsys translate_off
defparam \LEDS[4]~output .bus_hold = "false";
defparam \LEDS[4]~output .open_drain_output = "false";
defparam \LEDS[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \LEDS[5]~output (
	.i(\processor|alu|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[5]),
	.obar());
// synopsys translate_off
defparam \LEDS[5]~output .bus_hold = "false";
defparam \LEDS[5]~output .open_drain_output = "false";
defparam \LEDS[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDS[6]~output (
	.i(\processor|alu|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[6]),
	.obar());
// synopsys translate_off
defparam \LEDS[6]~output .bus_hold = "false";
defparam \LEDS[6]~output .open_drain_output = "false";
defparam \LEDS[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \LEDS[7]~output (
	.i(\processor|alu|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[7]),
	.obar());
// synopsys translate_off
defparam \LEDS[7]~output .bus_hold = "false";
defparam \LEDS[7]~output .open_drain_output = "false";
defparam \LEDS[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \LEDS[8]~output (
	.i(\processor|alu|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[8]),
	.obar());
// synopsys translate_off
defparam \LEDS[8]~output .bus_hold = "false";
defparam \LEDS[8]~output .open_drain_output = "false";
defparam \LEDS[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \LEDS[9]~output (
	.i(\processor|alu|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[9]),
	.obar());
// synopsys translate_off
defparam \LEDS[9]~output .bus_hold = "false";
defparam \LEDS[9]~output .open_drain_output = "false";
defparam \LEDS[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDS[10]~output (
	.i(\processor|alu|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[10]),
	.obar());
// synopsys translate_off
defparam \LEDS[10]~output .bus_hold = "false";
defparam \LEDS[10]~output .open_drain_output = "false";
defparam \LEDS[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \LEDS[11]~output (
	.i(\processor|alu|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[11]),
	.obar());
// synopsys translate_off
defparam \LEDS[11]~output .bus_hold = "false";
defparam \LEDS[11]~output .open_drain_output = "false";
defparam \LEDS[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \LEDS[12]~output (
	.i(\processor|alu|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[12]),
	.obar());
// synopsys translate_off
defparam \LEDS[12]~output .bus_hold = "false";
defparam \LEDS[12]~output .open_drain_output = "false";
defparam \LEDS[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDS[13]~output (
	.i(\processor|alu|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[13]),
	.obar());
// synopsys translate_off
defparam \LEDS[13]~output .bus_hold = "false";
defparam \LEDS[13]~output .open_drain_output = "false";
defparam \LEDS[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \LEDS[14]~output (
	.i(\processor|alu|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[14]),
	.obar());
// synopsys translate_off
defparam \LEDS[14]~output .bus_hold = "false";
defparam \LEDS[14]~output .open_drain_output = "false";
defparam \LEDS[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \LEDS[15]~output (
	.i(\processor|alu|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[15]),
	.obar());
// synopsys translate_off
defparam \LEDS[15]~output .bus_hold = "false";
defparam \LEDS[15]~output .open_drain_output = "false";
defparam \LEDS[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\display_ctrl|disp0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\display_ctrl|disp0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\display_ctrl|disp0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\display_ctrl|disp0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\display_ctrl|disp0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\display_ctrl|disp0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\display_ctrl|disp0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\display_ctrl|disp1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\display_ctrl|disp1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\display_ctrl|disp1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\display_ctrl|disp1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\display_ctrl|disp1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\display_ctrl|disp1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\display_ctrl|disp1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\display_ctrl|disp2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\display_ctrl|disp2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\display_ctrl|disp2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\display_ctrl|disp2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\display_ctrl|disp2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\display_ctrl|disp2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\display_ctrl|disp2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\display_ctrl|disp3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\display_ctrl|disp3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\display_ctrl|disp3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\display_ctrl|disp3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\display_ctrl|disp3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\display_ctrl|disp3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\display_ctrl|disp3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\display_ctrl|disp4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\display_ctrl|disp4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\display_ctrl|disp4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\display_ctrl|disp4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\display_ctrl|disp4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\display_ctrl|disp4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\display_ctrl|disp4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\display_ctrl|disp5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\display_ctrl|disp5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\display_ctrl|disp5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\display_ctrl|disp5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\display_ctrl|disp5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\display_ctrl|disp5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\display_ctrl|disp5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N0
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~1 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~1_sumout  = SUM(( \processor|pc_module|current_PC [2] ) + ( VCC ) + ( !VCC ))
// \processor|pc_plus4_adder|Add0~2  = CARRY(( \processor|pc_module|current_PC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~1_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~1 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \processor|pc_plus4_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y14_N2
dffeas \processor|pc_module|current_PC[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[2] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N3
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~5 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~5_sumout  = SUM(( \processor|pc_module|current_PC [3] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~2  ))
// \processor|pc_plus4_adder|Add0~6  = CARRY(( \processor|pc_module|current_PC [3] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~5_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~5 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N5
dffeas \processor|pc_module|current_PC[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[3] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N6
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~37 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~37_sumout  = SUM(( \processor|pc_module|current_PC [4] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~6  ))
// \processor|pc_plus4_adder|Add0~38  = CARRY(( \processor|pc_module|current_PC [4] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~37_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~37 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N8
dffeas \processor|pc_module|current_PC[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[4] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N9
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~33 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~33_sumout  = SUM(( \processor|pc_module|current_PC [5] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~38  ))
// \processor|pc_plus4_adder|Add0~34  = CARRY(( \processor|pc_module|current_PC [5] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~33_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~33 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N11
dffeas \processor|pc_module|current_PC[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[5] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N7
dffeas \processor|pc_module|current_PC[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N12
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~9 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~9_sumout  = SUM(( \processor|pc_module|current_PC [6] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~34  ))
// \processor|pc_plus4_adder|Add0~10  = CARRY(( \processor|pc_module|current_PC [6] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~9_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~9 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N14
dffeas \processor|pc_module|current_PC[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[6] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N15
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~13 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~13_sumout  = SUM(( \processor|pc_module|current_PC [7] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~10  ))
// \processor|pc_plus4_adder|Add0~14  = CARRY(( \processor|pc_module|current_PC [7] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~13_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~13 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N17
dffeas \processor|pc_module|current_PC[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[7] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N18
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~17 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~17_sumout  = SUM(( \processor|pc_module|current_PC [8] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~14  ))
// \processor|pc_plus4_adder|Add0~18  = CARRY(( \processor|pc_module|current_PC [8] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~17_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~17 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N20
dffeas \processor|pc_module|current_PC[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[8] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N21
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~21 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~21_sumout  = SUM(( \processor|pc_module|current_PC [9] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~18  ))
// \processor|pc_plus4_adder|Add0~22  = CARRY(( \processor|pc_module|current_PC [9] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~21_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~21 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N23
dffeas \processor|pc_module|current_PC[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[9] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N24
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~29 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~29_sumout  = SUM(( \processor|pc_module|current_PC [10] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~22  ))
// \processor|pc_plus4_adder|Add0~30  = CARRY(( \processor|pc_module|current_PC [10] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~29_sumout ),
	.cout(\processor|pc_plus4_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~29 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N26
dffeas \processor|pc_module|current_PC[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[10] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N27
cyclonev_lcell_comb \processor|pc_plus4_adder|Add0~25 (
// Equation(s):
// \processor|pc_plus4_adder|Add0~25_sumout  = SUM(( \processor|pc_module|current_PC [11] ) + ( GND ) + ( \processor|pc_plus4_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|pc_module|current_PC [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|pc_plus4_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|pc_plus4_adder|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pc_plus4_adder|Add0~25 .extended_lut = "off";
defparam \processor|pc_plus4_adder|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|pc_plus4_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N29
dffeas \processor|pc_module|current_PC[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[11] .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N30
cyclonev_lcell_comb \processor|instr_mem|mem~0 (
// Equation(s):
// \processor|instr_mem|mem~0_combout  = ( !\processor|pc_module|current_PC [11] & ( !\processor|pc_module|current_PC [8] & ( (!\processor|pc_module|current_PC [10] & (!\processor|pc_module|current_PC [6] & (!\processor|pc_module|current_PC [9] & 
// !\processor|pc_module|current_PC [7]))) ) ) )

	.dataa(!\processor|pc_module|current_PC [10]),
	.datab(!\processor|pc_module|current_PC [6]),
	.datac(!\processor|pc_module|current_PC [9]),
	.datad(!\processor|pc_module|current_PC [7]),
	.datae(!\processor|pc_module|current_PC [11]),
	.dataf(!\processor|pc_module|current_PC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|instr_mem|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|instr_mem|mem~0 .extended_lut = "off";
defparam \processor|instr_mem|mem~0 .lut_mask = 64'h8000000000000000;
defparam \processor|instr_mem|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N4
dffeas \processor|pc_module|current_PC[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N1
dffeas \processor|pc_module|current_PC[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \processor|instr_mem|mem~1 (
// Equation(s):
// \processor|instr_mem|mem~1_combout  = ( \processor|pc_module|current_PC[2]~DUPLICATE_q  & ( (!\processor|pc_module|current_PC [5] & (!\processor|pc_module|current_PC[4]~DUPLICATE_q  & (\processor|instr_mem|mem~0_combout  & 
// \processor|pc_module|current_PC[3]~DUPLICATE_q ))) ) )

	.dataa(!\processor|pc_module|current_PC [5]),
	.datab(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|instr_mem|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|instr_mem|mem~1 .extended_lut = "off";
defparam \processor|instr_mem|mem~1 .lut_mask = 64'h0000000000080008;
defparam \processor|instr_mem|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N15
cyclonev_lcell_comb \processor|instr_mem|mem~2 (
// Equation(s):
// \processor|instr_mem|mem~2_combout  = (!\processor|pc_module|current_PC [5] & (!\processor|pc_module|current_PC[4]~DUPLICATE_q  & \processor|instr_mem|mem~0_combout ))

	.dataa(!\processor|pc_module|current_PC [5]),
	.datab(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|instr_mem|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|instr_mem|mem~2 .extended_lut = "off";
defparam \processor|instr_mem|mem~2 .lut_mask = 64'h0808080808080808;
defparam \processor|instr_mem|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N10
dffeas \processor|pc_module|current_PC[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|pc_plus4_adder|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc_module|current_PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|pc_module|current_PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N51
cyclonev_lcell_comb \processor|instr_mem|mem~4 (
// Equation(s):
// \processor|instr_mem|mem~4_combout  = ( \processor|instr_mem|mem~0_combout  & ( (\processor|pc_module|current_PC [3] & (!\processor|pc_module|current_PC [5] & (!\processor|pc_module|current_PC [4] & !\processor|pc_module|current_PC [2]))) ) )

	.dataa(!\processor|pc_module|current_PC [3]),
	.datab(!\processor|pc_module|current_PC [5]),
	.datac(!\processor|pc_module|current_PC [4]),
	.datad(!\processor|pc_module|current_PC [2]),
	.datae(gnd),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|instr_mem|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|instr_mem|mem~4 .extended_lut = "off";
defparam \processor|instr_mem|mem~4 .lut_mask = 64'h0000000040004000;
defparam \processor|instr_mem|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N23
dffeas \processor|reg_unit|RU[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][0] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N21
cyclonev_lcell_comb \processor|srcb_mux|y[0]~0 (
// Equation(s):
// \processor|srcb_mux|y[0]~0_combout  = ( \processor|reg_unit|RU[2][0]~q  & ( \processor|pc_module|current_PC[4]~DUPLICATE_q  ) ) # ( \processor|reg_unit|RU[2][0]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// ((!\processor|instr_mem|mem~0_combout ) # (\processor|pc_module|current_PC[5]~DUPLICATE_q )) # (\processor|pc_module|current_PC[2]~DUPLICATE_q ) ) ) ) # ( !\processor|reg_unit|RU[2][0]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & (!\processor|pc_module|current_PC[3]~DUPLICATE_q  & \processor|instr_mem|mem~0_combout ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datad(!\processor|instr_mem|mem~0_combout ),
	.datae(!\processor|reg_unit|RU[2][0]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|srcb_mux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|srcb_mux|y[0]~0 .extended_lut = "off";
defparam \processor|srcb_mux|y[0]~0 .lut_mask = 64'h0040FF770000FFFF;
defparam \processor|srcb_mux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N45
cyclonev_lcell_comb \processor|srcb_mux|y[3]~1 (
// Equation(s):
// \processor|srcb_mux|y[3]~1_combout  = ( \processor|instr_mem|mem~0_combout  & ( (!\processor|pc_module|current_PC [3]) # (((!\processor|pc_module|current_PC [2]) # (\processor|pc_module|current_PC [4])) # (\processor|pc_module|current_PC [5])) ) ) # ( 
// !\processor|instr_mem|mem~0_combout  )

	.dataa(!\processor|pc_module|current_PC [3]),
	.datab(!\processor|pc_module|current_PC [5]),
	.datac(!\processor|pc_module|current_PC [4]),
	.datad(!\processor|pc_module|current_PC [2]),
	.datae(gnd),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|srcb_mux|y[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|srcb_mux|y[3]~1 .extended_lut = "off";
defparam \processor|srcb_mux|y[3]~1 .lut_mask = 64'hFFFFFFFFFFBFFFBF;
defparam \processor|srcb_mux|y[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N21
cyclonev_lcell_comb \processor|reg_unit|Decoder0~0 (
// Equation(s):
// \processor|reg_unit|Decoder0~0_combout  = ( \processor|pc_module|current_PC[2]~DUPLICATE_q  & ( \processor|instr_mem|mem~0_combout  & ( (!\processor|pc_module|current_PC[4]~DUPLICATE_q  & (!\processor|pc_module|current_PC[3]~DUPLICATE_q  & 
// !\processor|pc_module|current_PC[5]~DUPLICATE_q )) ) ) )

	.dataa(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datac(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|Decoder0~0 .extended_lut = "off";
defparam \processor|reg_unit|Decoder0~0 .lut_mask = 64'h0000000000008080;
defparam \processor|reg_unit|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N32
dffeas \processor|reg_unit|RU[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][0] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \processor|alu|Add0~1 (
// Equation(s):
// \processor|alu|Add0~1_sumout  = SUM(( (\processor|srcb_mux|y[0]~0_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & \processor|instr_mem|mem~2_combout )))) ) + ( (\processor|instr_mem|mem~1_combout  & 
// \processor|reg_unit|RU[1][0]~q ) ) + ( !VCC ))
// \processor|alu|Add0~2  = CARRY(( (\processor|srcb_mux|y[0]~0_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & \processor|instr_mem|mem~2_combout )))) ) + ( (\processor|instr_mem|mem~1_combout  & 
// \processor|reg_unit|RU[1][0]~q ) ) + ( !VCC ))

	.dataa(!\processor|instr_mem|mem~1_combout ),
	.datab(!\processor|instr_mem|mem~2_combout ),
	.datac(!\processor|srcb_mux|y[0]~0_combout ),
	.datad(!\processor|srcb_mux|y[3]~1_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~1_sumout ),
	.cout(\processor|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~1 .extended_lut = "off";
defparam \processor|alu|Add0~1 .lut_mask = 64'h0000FFAA00000F02;
defparam \processor|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N8
dffeas \processor|reg_unit|RU[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][1] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \processor|srcb_mux|y[1]~2 (
// Equation(s):
// \processor|srcb_mux|y[1]~2_combout  = ( \processor|reg_unit|RU[2][1]~q  & ( \processor|pc_module|current_PC[4]~DUPLICATE_q  ) ) # ( \processor|reg_unit|RU[2][1]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// ((!\processor|instr_mem|mem~0_combout ) # (\processor|pc_module|current_PC[3]~DUPLICATE_q )) # (\processor|pc_module|current_PC[5]~DUPLICATE_q ) ) ) ) # ( !\processor|reg_unit|RU[2][1]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// (!\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & (\processor|instr_mem|mem~0_combout  & \processor|pc_module|current_PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datae(!\processor|reg_unit|RU[2][1]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|srcb_mux|y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|srcb_mux|y[1]~2 .extended_lut = "off";
defparam \processor|srcb_mux|y[1]~2 .lut_mask = 64'h0008F3FF0000FFFF;
defparam \processor|srcb_mux|y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N34
dffeas \processor|reg_unit|RU[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][1] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \processor|alu|Add0~5 (
// Equation(s):
// \processor|alu|Add0~5_sumout  = SUM(( (\processor|instr_mem|mem~1_combout  & \processor|reg_unit|RU[1][1]~q ) ) + ( (\processor|srcb_mux|y[1]~2_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & 
// \processor|instr_mem|mem~2_combout )))) ) + ( \processor|alu|Add0~2  ))
// \processor|alu|Add0~6  = CARRY(( (\processor|instr_mem|mem~1_combout  & \processor|reg_unit|RU[1][1]~q ) ) + ( (\processor|srcb_mux|y[1]~2_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & 
// \processor|instr_mem|mem~2_combout )))) ) + ( \processor|alu|Add0~2  ))

	.dataa(!\processor|instr_mem|mem~1_combout ),
	.datab(!\processor|instr_mem|mem~2_combout ),
	.datac(!\processor|srcb_mux|y[1]~2_combout ),
	.datad(!\processor|reg_unit|RU[1][1]~q ),
	.datae(gnd),
	.dataf(!\processor|srcb_mux|y[3]~1_combout ),
	.datag(gnd),
	.cin(\processor|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~5_sumout ),
	.cout(\processor|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~5 .extended_lut = "off";
defparam \processor|alu|Add0~5 .lut_mask = 64'h0000F0FD00000055;
defparam \processor|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N38
dffeas \processor|reg_unit|RU[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][2] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N20
dffeas \processor|reg_unit|RU[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][2] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N18
cyclonev_lcell_comb \processor|srcb_mux|y[2]~3 (
// Equation(s):
// \processor|srcb_mux|y[2]~3_combout  = ( \processor|reg_unit|RU[2][2]~q  & ( \processor|pc_module|current_PC[4]~DUPLICATE_q  ) ) # ( \processor|reg_unit|RU[2][2]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// ((!\processor|instr_mem|mem~0_combout ) # (\processor|pc_module|current_PC[5]~DUPLICATE_q )) # (\processor|pc_module|current_PC[2]~DUPLICATE_q ) ) ) ) # ( !\processor|reg_unit|RU[2][2]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & (\processor|instr_mem|mem~0_combout  & !\processor|pc_module|current_PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datae(!\processor|reg_unit|RU[2][2]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|srcb_mux|y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|srcb_mux|y[2]~3 .extended_lut = "off";
defparam \processor|srcb_mux|y[2]~3 .lut_mask = 64'h0400F7F70000FFFF;
defparam \processor|srcb_mux|y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \processor|alu|Add0~9 (
// Equation(s):
// \processor|alu|Add0~9_sumout  = SUM(( (\processor|instr_mem|mem~1_combout  & \processor|reg_unit|RU[1][2]~q ) ) + ( (\processor|srcb_mux|y[2]~3_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & 
// \processor|instr_mem|mem~2_combout )))) ) + ( \processor|alu|Add0~6  ))
// \processor|alu|Add0~10  = CARRY(( (\processor|instr_mem|mem~1_combout  & \processor|reg_unit|RU[1][2]~q ) ) + ( (\processor|srcb_mux|y[2]~3_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & 
// \processor|instr_mem|mem~2_combout )))) ) + ( \processor|alu|Add0~6  ))

	.dataa(!\processor|srcb_mux|y[3]~1_combout ),
	.datab(!\processor|instr_mem|mem~1_combout ),
	.datac(!\processor|instr_mem|mem~2_combout ),
	.datad(!\processor|reg_unit|RU[1][2]~q ),
	.datae(gnd),
	.dataf(!\processor|srcb_mux|y[2]~3_combout ),
	.datag(gnd),
	.cin(\processor|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~9_sumout ),
	.cout(\processor|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~9 .extended_lut = "off";
defparam \processor|alu|Add0~9 .lut_mask = 64'h0000FF5100000033;
defparam \processor|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N11
dffeas \processor|reg_unit|RU[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][3] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N9
cyclonev_lcell_comb \processor|srcb_mux|y[3]~4 (
// Equation(s):
// \processor|srcb_mux|y[3]~4_combout  = ( \processor|reg_unit|RU[2][3]~q  & ( \processor|pc_module|current_PC[4]~DUPLICATE_q  ) ) # ( \processor|reg_unit|RU[2][3]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// ((!\processor|instr_mem|mem~0_combout ) # (\processor|pc_module|current_PC[3]~DUPLICATE_q )) # (\processor|pc_module|current_PC[5]~DUPLICATE_q ) ) ) ) # ( !\processor|reg_unit|RU[2][3]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( 
// (!\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & (\processor|pc_module|current_PC[3]~DUPLICATE_q  & \processor|instr_mem|mem~0_combout ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datad(!\processor|instr_mem|mem~0_combout ),
	.datae(!\processor|reg_unit|RU[2][3]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|srcb_mux|y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|srcb_mux|y[3]~4 .extended_lut = "off";
defparam \processor|srcb_mux|y[3]~4 .lut_mask = 64'h0008FF3F0000FFFF;
defparam \processor|srcb_mux|y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N41
dffeas \processor|reg_unit|RU[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][3] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N39
cyclonev_lcell_comb \processor|alu|Add0~13 (
// Equation(s):
// \processor|alu|Add0~13_sumout  = SUM(( (\processor|srcb_mux|y[3]~4_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & \processor|instr_mem|mem~2_combout )))) ) + ( (\processor|instr_mem|mem~1_combout  & 
// \processor|reg_unit|RU[1][3]~q ) ) + ( \processor|alu|Add0~10  ))
// \processor|alu|Add0~14  = CARRY(( (\processor|srcb_mux|y[3]~4_combout  & ((!\processor|srcb_mux|y[3]~1_combout ) # ((!\processor|instr_mem|mem~1_combout  & \processor|instr_mem|mem~2_combout )))) ) + ( (\processor|instr_mem|mem~1_combout  & 
// \processor|reg_unit|RU[1][3]~q ) ) + ( \processor|alu|Add0~10  ))

	.dataa(!\processor|srcb_mux|y[3]~1_combout ),
	.datab(!\processor|instr_mem|mem~1_combout ),
	.datac(!\processor|instr_mem|mem~2_combout ),
	.datad(!\processor|srcb_mux|y[3]~4_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[1][3]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~13_sumout ),
	.cout(\processor|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~13 .extended_lut = "off";
defparam \processor|alu|Add0~13 .lut_mask = 64'h0000FFCC000000AE;
defparam \processor|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N42
cyclonev_lcell_comb \processor|srcb_mux|y[3]~5 (
// Equation(s):
// \processor|srcb_mux|y[3]~5_combout  = ( \processor|instr_mem|mem~0_combout  & ( (((\processor|pc_module|current_PC [3] & \processor|pc_module|current_PC [2])) # (\processor|pc_module|current_PC[4]~DUPLICATE_q )) # (\processor|pc_module|current_PC [5]) ) ) 
// # ( !\processor|instr_mem|mem~0_combout  )

	.dataa(!\processor|pc_module|current_PC [3]),
	.datab(!\processor|pc_module|current_PC [5]),
	.datac(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datad(!\processor|pc_module|current_PC [2]),
	.datae(gnd),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|srcb_mux|y[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|srcb_mux|y[3]~5 .extended_lut = "off";
defparam \processor|srcb_mux|y[3]~5 .lut_mask = 64'hFFFFFFFF3F7F3F7F;
defparam \processor|srcb_mux|y[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N48
cyclonev_lcell_comb \processor|instr_mem|mem~3 (
// Equation(s):
// \processor|instr_mem|mem~3_combout  = ( \processor|instr_mem|mem~0_combout  & ( (!\processor|pc_module|current_PC [5] & (!\processor|pc_module|current_PC[4]~DUPLICATE_q  & \processor|pc_module|current_PC [3])) ) )

	.dataa(gnd),
	.datab(!\processor|pc_module|current_PC [5]),
	.datac(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datad(!\processor|pc_module|current_PC [3]),
	.datae(gnd),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|instr_mem|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|instr_mem|mem~3 .extended_lut = "off";
defparam \processor|instr_mem|mem~3 .lut_mask = 64'h0000000000C000C0;
defparam \processor|instr_mem|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N37
dffeas \processor|reg_unit|RU[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][4] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N57
cyclonev_lcell_comb \processor|reg_unit|RURs1[4]~0 (
// Equation(s):
// \processor|reg_unit|RURs1[4]~0_combout  = ( \processor|reg_unit|RU[1][4]~q  & ( \processor|instr_mem|mem~0_combout  & ( (\processor|pc_module|current_PC [2] & (!\processor|pc_module|current_PC [5] & (!\processor|pc_module|current_PC [4] & 
// \processor|pc_module|current_PC [3]))) ) ) )

	.dataa(!\processor|pc_module|current_PC [2]),
	.datab(!\processor|pc_module|current_PC [5]),
	.datac(!\processor|pc_module|current_PC [4]),
	.datad(!\processor|pc_module|current_PC [3]),
	.datae(!\processor|reg_unit|RU[1][4]~q ),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[4]~0 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[4]~0 .lut_mask = 64'h0000000000000040;
defparam \processor|reg_unit|RURs1[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N44
dffeas \processor|reg_unit|RU[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][4] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N42
cyclonev_lcell_comb \processor|alu|Add0~17 (
// Equation(s):
// \processor|alu|Add0~17_sumout  = SUM(( \processor|reg_unit|RURs1[4]~0_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][4]~q ))) ) + ( 
// \processor|alu|Add0~14  ))
// \processor|alu|Add0~18  = CARRY(( \processor|reg_unit|RURs1[4]~0_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][4]~q ))) ) + ( 
// \processor|alu|Add0~14  ))

	.dataa(!\processor|instr_mem|mem~4_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~3_combout ),
	.datad(!\processor|reg_unit|RURs1[4]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][4]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~17_sumout ),
	.cout(\processor|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~17 .extended_lut = "off";
defparam \processor|alu|Add0~17 .lut_mask = 64'h0000FFFD000000FF;
defparam \processor|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N22
dffeas \processor|reg_unit|RU[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][5] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N9
cyclonev_lcell_comb \processor|reg_unit|RURs1[5]~1 (
// Equation(s):
// \processor|reg_unit|RURs1[5]~1_combout  = ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( \processor|instr_mem|mem~0_combout  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (\processor|pc_module|current_PC[3]~DUPLICATE_q  & 
// (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & \processor|reg_unit|RU[1][5]~q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datac(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datad(!\processor|reg_unit|RU[1][5]~q ),
	.datae(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[5]~1 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[5]~1 .lut_mask = 64'h0000000000100000;
defparam \processor|reg_unit|RURs1[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N47
dffeas \processor|reg_unit|RU[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][5] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N45
cyclonev_lcell_comb \processor|alu|Add0~21 (
// Equation(s):
// \processor|alu|Add0~21_sumout  = SUM(( \processor|reg_unit|RURs1[5]~1_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][5]~q ))) ) + ( 
// \processor|alu|Add0~18  ))
// \processor|alu|Add0~22  = CARRY(( \processor|reg_unit|RURs1[5]~1_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][5]~q ))) ) + ( 
// \processor|alu|Add0~18  ))

	.dataa(!\processor|instr_mem|mem~4_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~3_combout ),
	.datad(!\processor|reg_unit|RURs1[5]~1_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][5]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~21_sumout ),
	.cout(\processor|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~21 .extended_lut = "off";
defparam \processor|alu|Add0~21 .lut_mask = 64'h0000FFFD000000FF;
defparam \processor|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N26
dffeas \processor|reg_unit|RU[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][6] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \processor|reg_unit|RURs1[6]~2 (
// Equation(s):
// \processor|reg_unit|RURs1[6]~2_combout  = ( \processor|reg_unit|RU[1][6]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & 
// (\processor|instr_mem|mem~0_combout  & \processor|pc_module|current_PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datae(!\processor|reg_unit|RU[1][6]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[6]~2 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[6]~2 .lut_mask = 64'h0000000400000000;
defparam \processor|reg_unit|RURs1[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N50
dffeas \processor|reg_unit|RU[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][6] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \processor|alu|Add0~25 (
// Equation(s):
// \processor|alu|Add0~25_sumout  = SUM(( \processor|reg_unit|RURs1[6]~2_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][6]~q ))) ) + ( 
// \processor|alu|Add0~22  ))
// \processor|alu|Add0~26  = CARRY(( \processor|reg_unit|RURs1[6]~2_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][6]~q ))) ) + ( 
// \processor|alu|Add0~22  ))

	.dataa(!\processor|instr_mem|mem~4_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~3_combout ),
	.datad(!\processor|reg_unit|RURs1[6]~2_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][6]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~25_sumout ),
	.cout(\processor|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~25 .extended_lut = "off";
defparam \processor|alu|Add0~25 .lut_mask = 64'h0000FFFD000000FF;
defparam \processor|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N29
dffeas \processor|reg_unit|RU[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][7] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N27
cyclonev_lcell_comb \processor|reg_unit|RURs1[7]~3 (
// Equation(s):
// \processor|reg_unit|RURs1[7]~3_combout  = ( \processor|reg_unit|RU[1][7]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & 
// (\processor|pc_module|current_PC[3]~DUPLICATE_q  & \processor|instr_mem|mem~0_combout ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datad(!\processor|instr_mem|mem~0_combout ),
	.datae(!\processor|reg_unit|RU[1][7]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[7]~3 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[7]~3 .lut_mask = 64'h0000000400000000;
defparam \processor|reg_unit|RURs1[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N53
dffeas \processor|reg_unit|RU[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][7] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \processor|alu|Add0~29 (
// Equation(s):
// \processor|alu|Add0~29_sumout  = SUM(( \processor|reg_unit|RURs1[7]~3_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][7]~q ))) ) + ( 
// \processor|alu|Add0~26  ))
// \processor|alu|Add0~30  = CARRY(( \processor|reg_unit|RURs1[7]~3_combout  ) + ( (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & (\processor|instr_mem|mem~3_combout  & \processor|reg_unit|RU[2][7]~q ))) ) + ( 
// \processor|alu|Add0~26  ))

	.dataa(!\processor|instr_mem|mem~4_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~3_combout ),
	.datad(!\processor|reg_unit|RURs1[7]~3_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][7]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~29_sumout ),
	.cout(\processor|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~29 .extended_lut = "off";
defparam \processor|alu|Add0~29 .lut_mask = 64'h0000FFFD000000FF;
defparam \processor|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N5
dffeas \processor|reg_unit|RU[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][8] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N3
cyclonev_lcell_comb \processor|reg_unit|RURs1[8]~4 (
// Equation(s):
// \processor|reg_unit|RURs1[8]~4_combout  = ( \processor|reg_unit|RU[1][8]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & 
// (\processor|pc_module|current_PC[3]~DUPLICATE_q  & \processor|instr_mem|mem~0_combout ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datad(!\processor|instr_mem|mem~0_combout ),
	.datae(!\processor|reg_unit|RU[1][8]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[8]~4 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[8]~4 .lut_mask = 64'h0000000400000000;
defparam \processor|reg_unit|RURs1[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N55
dffeas \processor|reg_unit|RU[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][8] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N54
cyclonev_lcell_comb \processor|alu|Add0~33 (
// Equation(s):
// \processor|alu|Add0~33_sumout  = SUM(( \processor|reg_unit|RURs1[8]~4_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][8]~q ))) ) + ( 
// \processor|alu|Add0~30  ))
// \processor|alu|Add0~34  = CARRY(( \processor|reg_unit|RURs1[8]~4_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][8]~q ))) ) + ( 
// \processor|alu|Add0~30  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[8]~4_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][8]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~33_sumout ),
	.cout(\processor|alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~33 .extended_lut = "off";
defparam \processor|alu|Add0~33 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N2
dffeas \processor|reg_unit|RU[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][9] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N0
cyclonev_lcell_comb \processor|reg_unit|RURs1[9]~5 (
// Equation(s):
// \processor|reg_unit|RURs1[9]~5_combout  = ( \processor|reg_unit|RU[1][9]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & 
// (\processor|instr_mem|mem~0_combout  & \processor|pc_module|current_PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.datae(!\processor|reg_unit|RU[1][9]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[9]~5 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[9]~5 .lut_mask = 64'h0000000400000000;
defparam \processor|reg_unit|RURs1[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N58
dffeas \processor|reg_unit|RU[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][9] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N57
cyclonev_lcell_comb \processor|alu|Add0~37 (
// Equation(s):
// \processor|alu|Add0~37_sumout  = SUM(( \processor|reg_unit|RURs1[9]~5_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][9]~q ))) ) + ( 
// \processor|alu|Add0~34  ))
// \processor|alu|Add0~38  = CARRY(( \processor|reg_unit|RURs1[9]~5_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][9]~q ))) ) + ( 
// \processor|alu|Add0~34  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[9]~5_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][9]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~37_sumout ),
	.cout(\processor|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~37 .extended_lut = "off";
defparam \processor|alu|Add0~37 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N50
dffeas \processor|reg_unit|RU[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][10] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N48
cyclonev_lcell_comb \processor|reg_unit|RURs1[10]~6 (
// Equation(s):
// \processor|reg_unit|RURs1[10]~6_combout  = ( \processor|reg_unit|RU[1][10]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (\processor|instr_mem|mem~0_combout  & 
// (!\processor|pc_module|current_PC [5] & \processor|pc_module|current_PC [3]))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|instr_mem|mem~0_combout ),
	.datac(!\processor|pc_module|current_PC [5]),
	.datad(!\processor|pc_module|current_PC [3]),
	.datae(!\processor|reg_unit|RU[1][10]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[10]~6 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[10]~6 .lut_mask = 64'h0000001000000000;
defparam \processor|reg_unit|RURs1[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N2
dffeas \processor|reg_unit|RU[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][10] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \processor|alu|Add0~41 (
// Equation(s):
// \processor|alu|Add0~41_sumout  = SUM(( \processor|reg_unit|RURs1[10]~6_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][10]~q ))) ) + ( 
// \processor|alu|Add0~38  ))
// \processor|alu|Add0~42  = CARRY(( \processor|reg_unit|RURs1[10]~6_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][10]~q ))) ) + ( 
// \processor|alu|Add0~38  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|instr_mem|mem~4_combout ),
	.datac(!\processor|srcb_mux|y[3]~5_combout ),
	.datad(!\processor|reg_unit|RURs1[10]~6_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][10]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~41_sumout ),
	.cout(\processor|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~41 .extended_lut = "off";
defparam \processor|alu|Add0~41 .lut_mask = 64'h0000FFFB000000FF;
defparam \processor|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N4
dffeas \processor|reg_unit|RU[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][11] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N23
dffeas \processor|reg_unit|RU[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][11] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N21
cyclonev_lcell_comb \processor|reg_unit|RURs1[11]~7 (
// Equation(s):
// \processor|reg_unit|RURs1[11]~7_combout  = ( \processor|reg_unit|RU[1][11]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (!\processor|pc_module|current_PC [5] & (\processor|pc_module|current_PC[2]~DUPLICATE_q  & 
// (\processor|pc_module|current_PC [3] & \processor|instr_mem|mem~0_combout ))) ) ) )

	.dataa(!\processor|pc_module|current_PC [5]),
	.datab(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datac(!\processor|pc_module|current_PC [3]),
	.datad(!\processor|instr_mem|mem~0_combout ),
	.datae(!\processor|reg_unit|RU[1][11]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[11]~7 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[11]~7 .lut_mask = 64'h0000000200000000;
defparam \processor|reg_unit|RURs1[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N3
cyclonev_lcell_comb \processor|alu|Add0~45 (
// Equation(s):
// \processor|alu|Add0~45_sumout  = SUM(( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][11]~q ))) ) + ( \processor|reg_unit|RURs1[11]~7_combout  ) + ( 
// \processor|alu|Add0~42  ))
// \processor|alu|Add0~46  = CARRY(( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][11]~q ))) ) + ( \processor|reg_unit|RURs1[11]~7_combout  ) + ( 
// \processor|alu|Add0~42  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|instr_mem|mem~4_combout ),
	.datac(!\processor|srcb_mux|y[3]~5_combout ),
	.datad(!\processor|reg_unit|RU[2][11]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RURs1[11]~7_combout ),
	.datag(gnd),
	.cin(\processor|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~45_sumout ),
	.cout(\processor|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~45 .extended_lut = "off";
defparam \processor|alu|Add0~45 .lut_mask = 64'h0000FF0000000004;
defparam \processor|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N5
dffeas \processor|reg_unit|RU[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][12] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N3
cyclonev_lcell_comb \processor|reg_unit|RURs1[12]~8 (
// Equation(s):
// \processor|reg_unit|RURs1[12]~8_combout  = ( \processor|reg_unit|RU[1][12]~q  & ( \processor|instr_mem|mem~0_combout  & ( (!\processor|pc_module|current_PC [5] & (\processor|pc_module|current_PC [3] & (\processor|pc_module|current_PC[2]~DUPLICATE_q  & 
// !\processor|pc_module|current_PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC [5]),
	.datab(!\processor|pc_module|current_PC [3]),
	.datac(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datad(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datae(!\processor|reg_unit|RU[1][12]~q ),
	.dataf(!\processor|instr_mem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[12]~8 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[12]~8 .lut_mask = 64'h0000000000000200;
defparam \processor|reg_unit|RURs1[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N8
dffeas \processor|reg_unit|RU[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][12] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \processor|alu|Add0~49 (
// Equation(s):
// \processor|alu|Add0~49_sumout  = SUM(( \processor|reg_unit|RURs1[12]~8_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][12]~q ))) ) + ( 
// \processor|alu|Add0~46  ))
// \processor|alu|Add0~50  = CARRY(( \processor|reg_unit|RURs1[12]~8_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][12]~q ))) ) + ( 
// \processor|alu|Add0~46  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[12]~8_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][12]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~49_sumout ),
	.cout(\processor|alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~49 .extended_lut = "off";
defparam \processor|alu|Add0~49 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N56
dffeas \processor|reg_unit|RU[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][13] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N54
cyclonev_lcell_comb \processor|reg_unit|RURs1[13]~9 (
// Equation(s):
// \processor|reg_unit|RURs1[13]~9_combout  = ( \processor|reg_unit|RU[1][13]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (!\processor|pc_module|current_PC [5] & (\processor|pc_module|current_PC [3] & (\processor|instr_mem|mem~0_combout  & 
// \processor|pc_module|current_PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC [5]),
	.datab(!\processor|pc_module|current_PC [3]),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datae(!\processor|reg_unit|RU[1][13]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[13]~9 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[13]~9 .lut_mask = 64'h0000000200000000;
defparam \processor|reg_unit|RURs1[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N11
dffeas \processor|reg_unit|RU[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][13] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N9
cyclonev_lcell_comb \processor|alu|Add0~53 (
// Equation(s):
// \processor|alu|Add0~53_sumout  = SUM(( \processor|reg_unit|RURs1[13]~9_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][13]~q ))) ) + ( 
// \processor|alu|Add0~50  ))
// \processor|alu|Add0~54  = CARRY(( \processor|reg_unit|RURs1[13]~9_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][13]~q ))) ) + ( 
// \processor|alu|Add0~50  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[13]~9_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][13]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~53_sumout ),
	.cout(\processor|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~53 .extended_lut = "off";
defparam \processor|alu|Add0~53 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N20
dffeas \processor|reg_unit|RU[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][14] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N18
cyclonev_lcell_comb \processor|reg_unit|RURs1[14]~10 (
// Equation(s):
// \processor|reg_unit|RURs1[14]~10_combout  = ( \processor|reg_unit|RU[1][14]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (!\processor|pc_module|current_PC [5] & (\processor|pc_module|current_PC[2]~DUPLICATE_q  & 
// (\processor|instr_mem|mem~0_combout  & \processor|pc_module|current_PC [3]))) ) ) )

	.dataa(!\processor|pc_module|current_PC [5]),
	.datab(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC [3]),
	.datae(!\processor|reg_unit|RU[1][14]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[14]~10 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[14]~10 .lut_mask = 64'h0000000200000000;
defparam \processor|reg_unit|RURs1[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N14
dffeas \processor|reg_unit|RU[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][14] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \processor|alu|Add0~57 (
// Equation(s):
// \processor|alu|Add0~57_sumout  = SUM(( \processor|reg_unit|RURs1[14]~10_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][14]~q ))) ) + ( 
// \processor|alu|Add0~54  ))
// \processor|alu|Add0~58  = CARRY(( \processor|reg_unit|RURs1[14]~10_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][14]~q ))) ) + ( 
// \processor|alu|Add0~54  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|instr_mem|mem~4_combout ),
	.datac(!\processor|srcb_mux|y[3]~5_combout ),
	.datad(!\processor|reg_unit|RURs1[14]~10_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][14]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~57_sumout ),
	.cout(\processor|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~57 .extended_lut = "off";
defparam \processor|alu|Add0~57 .lut_mask = 64'h0000FFFB000000FF;
defparam \processor|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N59
dffeas \processor|reg_unit|RU[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][15] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N57
cyclonev_lcell_comb \processor|reg_unit|RURs1[15]~11 (
// Equation(s):
// \processor|reg_unit|RURs1[15]~11_combout  = ( \processor|reg_unit|RU[1][15]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (!\processor|pc_module|current_PC [5] & (\processor|pc_module|current_PC [3] & 
// (\processor|pc_module|current_PC[2]~DUPLICATE_q  & \processor|instr_mem|mem~0_combout ))) ) ) )

	.dataa(!\processor|pc_module|current_PC [5]),
	.datab(!\processor|pc_module|current_PC [3]),
	.datac(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datad(!\processor|instr_mem|mem~0_combout ),
	.datae(!\processor|reg_unit|RU[1][15]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[15]~11 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[15]~11 .lut_mask = 64'h0000000200000000;
defparam \processor|reg_unit|RURs1[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N17
dffeas \processor|reg_unit|RU[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][15] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N15
cyclonev_lcell_comb \processor|alu|Add0~61 (
// Equation(s):
// \processor|alu|Add0~61_sumout  = SUM(( \processor|reg_unit|RURs1[15]~11_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][15]~q ))) ) + ( 
// \processor|alu|Add0~58  ))
// \processor|alu|Add0~62  = CARRY(( \processor|reg_unit|RURs1[15]~11_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][15]~q ))) ) + ( 
// \processor|alu|Add0~58  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|instr_mem|mem~4_combout ),
	.datac(!\processor|srcb_mux|y[3]~5_combout ),
	.datad(!\processor|reg_unit|RURs1[15]~11_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][15]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~61_sumout ),
	.cout(\processor|alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~61 .extended_lut = "off";
defparam \processor|alu|Add0~61 .lut_mask = 64'h0000FFFB000000FF;
defparam \processor|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N28
dffeas \processor|reg_unit|RU[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][0] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N57
cyclonev_lcell_comb \processor|reg_unit|RU[3][2]~feeder (
// Equation(s):
// \processor|reg_unit|RU[3][2]~feeder_combout  = ( \processor|alu|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RU[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RU[3][2]~feeder .extended_lut = "off";
defparam \processor|reg_unit|RU[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_unit|RU[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N58
dffeas \processor|reg_unit|RU[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|reg_unit|RU[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][2] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N38
dffeas \processor|reg_unit|RU[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][1] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y14_N53
dffeas \processor|reg_unit|RU[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][3] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N0
cyclonev_lcell_comb \display_ctrl|disp0|WideOr6~0 (
// Equation(s):
// \display_ctrl|disp0|WideOr6~0_combout  = ( \processor|reg_unit|RU[3][1]~q  & ( \processor|reg_unit|RU[3][3]~q  & ( (\processor|reg_unit|RU[3][0]~q  & !\processor|reg_unit|RU[3][2]~q ) ) ) ) # ( !\processor|reg_unit|RU[3][1]~q  & ( 
// \processor|reg_unit|RU[3][3]~q  & ( (\processor|reg_unit|RU[3][0]~q  & \processor|reg_unit|RU[3][2]~q ) ) ) ) # ( !\processor|reg_unit|RU[3][1]~q  & ( !\processor|reg_unit|RU[3][3]~q  & ( !\processor|reg_unit|RU[3][0]~q  $ (!\processor|reg_unit|RU[3][2]~q 
// ) ) ) )

	.dataa(!\processor|reg_unit|RU[3][0]~q ),
	.datab(!\processor|reg_unit|RU[3][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|reg_unit|RU[3][1]~q ),
	.dataf(!\processor|reg_unit|RU[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp0|WideOr6~0 .extended_lut = "off";
defparam \display_ctrl|disp0|WideOr6~0 .lut_mask = 64'h6666000011114444;
defparam \display_ctrl|disp0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N48
cyclonev_lcell_comb \display_ctrl|disp0|WideOr5~0 (
// Equation(s):
// \display_ctrl|disp0|WideOr5~0_combout  = (!\processor|reg_unit|RU[3][1]~q  & (\processor|reg_unit|RU[3][2]~q  & (!\processor|reg_unit|RU[3][0]~q  $ (!\processor|reg_unit|RU[3][3]~q )))) # (\processor|reg_unit|RU[3][1]~q  & 
// ((!\processor|reg_unit|RU[3][0]~q  & (\processor|reg_unit|RU[3][2]~q )) # (\processor|reg_unit|RU[3][0]~q  & ((\processor|reg_unit|RU[3][3]~q )))))

	.dataa(!\processor|reg_unit|RU[3][2]~q ),
	.datab(!\processor|reg_unit|RU[3][0]~q ),
	.datac(!\processor|reg_unit|RU[3][1]~q ),
	.datad(!\processor|reg_unit|RU[3][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp0|WideOr5~0 .extended_lut = "off";
defparam \display_ctrl|disp0|WideOr5~0 .lut_mask = 64'h1447144714471447;
defparam \display_ctrl|disp0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N45
cyclonev_lcell_comb \display_ctrl|disp0|WideOr4~0 (
// Equation(s):
// \display_ctrl|disp0|WideOr4~0_combout  = ( \processor|reg_unit|RU[3][3]~q  & ( (\processor|reg_unit|RU[3][2]~q  & ((!\processor|reg_unit|RU[3][0]~q ) # (\processor|reg_unit|RU[3][1]~q ))) ) ) # ( !\processor|reg_unit|RU[3][3]~q  & ( 
// (!\processor|reg_unit|RU[3][0]~q  & (\processor|reg_unit|RU[3][1]~q  & !\processor|reg_unit|RU[3][2]~q )) ) )

	.dataa(!\processor|reg_unit|RU[3][0]~q ),
	.datab(!\processor|reg_unit|RU[3][1]~q ),
	.datac(!\processor|reg_unit|RU[3][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp0|WideOr4~0 .extended_lut = "off";
defparam \display_ctrl|disp0|WideOr4~0 .lut_mask = 64'h202020200B0B0B0B;
defparam \display_ctrl|disp0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N39
cyclonev_lcell_comb \display_ctrl|disp0|WideOr3~0 (
// Equation(s):
// \display_ctrl|disp0|WideOr3~0_combout  = ( \processor|reg_unit|RU[3][0]~q  & ( (!\processor|reg_unit|RU[3][2]~q  & (!\processor|reg_unit|RU[3][3]~q  & !\processor|reg_unit|RU[3][1]~q )) # (\processor|reg_unit|RU[3][2]~q  & ((\processor|reg_unit|RU[3][1]~q 
// ))) ) ) # ( !\processor|reg_unit|RU[3][0]~q  & ( (!\processor|reg_unit|RU[3][3]~q  & (\processor|reg_unit|RU[3][2]~q  & !\processor|reg_unit|RU[3][1]~q )) # (\processor|reg_unit|RU[3][3]~q  & (!\processor|reg_unit|RU[3][2]~q  & 
// \processor|reg_unit|RU[3][1]~q )) ) )

	.dataa(!\processor|reg_unit|RU[3][3]~q ),
	.datab(!\processor|reg_unit|RU[3][2]~q ),
	.datac(gnd),
	.datad(!\processor|reg_unit|RU[3][1]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp0|WideOr3~0 .extended_lut = "off";
defparam \display_ctrl|disp0|WideOr3~0 .lut_mask = 64'h2244224488338833;
defparam \display_ctrl|disp0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N30
cyclonev_lcell_comb \display_ctrl|disp0|WideOr2~0 (
// Equation(s):
// \display_ctrl|disp0|WideOr2~0_combout  = ( \processor|reg_unit|RU[3][0]~q  & ( (!\processor|reg_unit|RU[3][3]~q ) # ((!\processor|reg_unit|RU[3][1]~q  & !\processor|reg_unit|RU[3][2]~q )) ) ) # ( !\processor|reg_unit|RU[3][0]~q  & ( 
// (!\processor|reg_unit|RU[3][1]~q  & (\processor|reg_unit|RU[3][2]~q  & !\processor|reg_unit|RU[3][3]~q )) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][1]~q ),
	.datac(!\processor|reg_unit|RU[3][2]~q ),
	.datad(!\processor|reg_unit|RU[3][3]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp0|WideOr2~0 .extended_lut = "off";
defparam \display_ctrl|disp0|WideOr2~0 .lut_mask = 64'h0C000C00FFC0FFC0;
defparam \display_ctrl|disp0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \display_ctrl|disp0|WideOr1~0 (
// Equation(s):
// \display_ctrl|disp0|WideOr1~0_combout  = ( \processor|reg_unit|RU[3][3]~q  & ( (\processor|reg_unit|RU[3][2]~q  & (\processor|reg_unit|RU[3][0]~q  & !\processor|reg_unit|RU[3][1]~q )) ) ) # ( !\processor|reg_unit|RU[3][3]~q  & ( 
// (!\processor|reg_unit|RU[3][2]~q  & ((\processor|reg_unit|RU[3][1]~q ) # (\processor|reg_unit|RU[3][0]~q ))) # (\processor|reg_unit|RU[3][2]~q  & (\processor|reg_unit|RU[3][0]~q  & \processor|reg_unit|RU[3][1]~q )) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][2]~q ),
	.datac(!\processor|reg_unit|RU[3][0]~q ),
	.datad(!\processor|reg_unit|RU[3][1]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp0|WideOr1~0 .extended_lut = "off";
defparam \display_ctrl|disp0|WideOr1~0 .lut_mask = 64'h0CCF0CCF03000300;
defparam \display_ctrl|disp0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N51
cyclonev_lcell_comb \display_ctrl|disp0|WideOr0~0 (
// Equation(s):
// \display_ctrl|disp0|WideOr0~0_combout  = ( \processor|reg_unit|RU[3][0]~q  & ( (!\processor|reg_unit|RU[3][2]~q  $ (!\processor|reg_unit|RU[3][1]~q )) # (\processor|reg_unit|RU[3][3]~q ) ) ) # ( !\processor|reg_unit|RU[3][0]~q  & ( 
// (!\processor|reg_unit|RU[3][2]~q  $ (!\processor|reg_unit|RU[3][3]~q )) # (\processor|reg_unit|RU[3][1]~q ) ) )

	.dataa(!\processor|reg_unit|RU[3][2]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][1]~q ),
	.datad(!\processor|reg_unit|RU[3][3]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp0|WideOr0~0 .extended_lut = "off";
defparam \display_ctrl|disp0|WideOr0~0 .lut_mask = 64'h5FAF5FAF5AFF5AFF;
defparam \display_ctrl|disp0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N14
dffeas \processor|reg_unit|RU[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][4] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N14
dffeas \processor|reg_unit|RU[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][5] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N54
cyclonev_lcell_comb \processor|reg_unit|RU[3][6]~feeder (
// Equation(s):
// \processor|reg_unit|RU[3][6]~feeder_combout  = ( \processor|alu|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RU[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RU[3][6]~feeder .extended_lut = "off";
defparam \processor|reg_unit|RU[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_unit|RU[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N56
dffeas \processor|reg_unit|RU[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|reg_unit|RU[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][6] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y14_N7
dffeas \processor|reg_unit|RU[3][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][7]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N9
cyclonev_lcell_comb \display_ctrl|disp1|WideOr6~0 (
// Equation(s):
// \display_ctrl|disp1|WideOr6~0_combout  = (!\processor|reg_unit|RU[3][6]~q  & (\processor|reg_unit|RU[3][4]~q  & (!\processor|reg_unit|RU[3][5]~q  $ (\processor|reg_unit|RU[3][7]~DUPLICATE_q )))) # (\processor|reg_unit|RU[3][6]~q  & 
// (!\processor|reg_unit|RU[3][5]~q  & (!\processor|reg_unit|RU[3][4]~q  $ (\processor|reg_unit|RU[3][7]~DUPLICATE_q ))))

	.dataa(!\processor|reg_unit|RU[3][4]~q ),
	.datab(!\processor|reg_unit|RU[3][5]~q ),
	.datac(!\processor|reg_unit|RU[3][6]~q ),
	.datad(!\processor|reg_unit|RU[3][7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp1|WideOr6~0 .extended_lut = "off";
defparam \display_ctrl|disp1|WideOr6~0 .lut_mask = 64'h4814481448144814;
defparam \display_ctrl|disp1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N12
cyclonev_lcell_comb \display_ctrl|disp1|WideOr5~0 (
// Equation(s):
// \display_ctrl|disp1|WideOr5~0_combout  = ( \processor|reg_unit|RU[3][5]~q  & ( (!\processor|reg_unit|RU[3][4]~q  & ((\processor|reg_unit|RU[3][6]~q ))) # (\processor|reg_unit|RU[3][4]~q  & (\processor|reg_unit|RU[3][7]~DUPLICATE_q )) ) ) # ( 
// !\processor|reg_unit|RU[3][5]~q  & ( (\processor|reg_unit|RU[3][6]~q  & (!\processor|reg_unit|RU[3][7]~DUPLICATE_q  $ (!\processor|reg_unit|RU[3][4]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][4]~q ),
	.datad(!\processor|reg_unit|RU[3][6]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp1|WideOr5~0 .extended_lut = "off";
defparam \display_ctrl|disp1|WideOr5~0 .lut_mask = 64'h005A005A05F505F5;
defparam \display_ctrl|disp1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N15
cyclonev_lcell_comb \display_ctrl|disp1|WideOr4~0 (
// Equation(s):
// \display_ctrl|disp1|WideOr4~0_combout  = ( \processor|reg_unit|RU[3][6]~q  & ( (\processor|reg_unit|RU[3][7]~DUPLICATE_q  & ((!\processor|reg_unit|RU[3][4]~q ) # (\processor|reg_unit|RU[3][5]~q ))) ) ) # ( !\processor|reg_unit|RU[3][6]~q  & ( 
// (!\processor|reg_unit|RU[3][7]~DUPLICATE_q  & (!\processor|reg_unit|RU[3][4]~q  & \processor|reg_unit|RU[3][5]~q )) ) )

	.dataa(!\processor|reg_unit|RU[3][7]~DUPLICATE_q ),
	.datab(!\processor|reg_unit|RU[3][4]~q ),
	.datac(!\processor|reg_unit|RU[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp1|WideOr4~0 .extended_lut = "off";
defparam \display_ctrl|disp1|WideOr4~0 .lut_mask = 64'h0808080845454545;
defparam \display_ctrl|disp1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N8
dffeas \processor|reg_unit|RU[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][7] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N0
cyclonev_lcell_comb \display_ctrl|disp1|WideOr3~0 (
// Equation(s):
// \display_ctrl|disp1|WideOr3~0_combout  = ( \processor|reg_unit|RU[3][5]~q  & ( (!\processor|reg_unit|RU[3][6]~q  & (\processor|reg_unit|RU[3][7]~q  & !\processor|reg_unit|RU[3][4]~q )) # (\processor|reg_unit|RU[3][6]~q  & ((\processor|reg_unit|RU[3][4]~q 
// ))) ) ) # ( !\processor|reg_unit|RU[3][5]~q  & ( (!\processor|reg_unit|RU[3][7]~q  & (!\processor|reg_unit|RU[3][6]~q  $ (!\processor|reg_unit|RU[3][4]~q ))) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][7]~q ),
	.datac(!\processor|reg_unit|RU[3][6]~q ),
	.datad(!\processor|reg_unit|RU[3][4]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp1|WideOr3~0 .extended_lut = "off";
defparam \display_ctrl|disp1|WideOr3~0 .lut_mask = 64'h0CC00CC0300F300F;
defparam \display_ctrl|disp1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N6
cyclonev_lcell_comb \display_ctrl|disp1|WideOr2~0 (
// Equation(s):
// \display_ctrl|disp1|WideOr2~0_combout  = (!\processor|reg_unit|RU[3][5]~q  & ((!\processor|reg_unit|RU[3][6]~q  & (\processor|reg_unit|RU[3][4]~q )) # (\processor|reg_unit|RU[3][6]~q  & ((!\processor|reg_unit|RU[3][7]~DUPLICATE_q ))))) # 
// (\processor|reg_unit|RU[3][5]~q  & (\processor|reg_unit|RU[3][4]~q  & (!\processor|reg_unit|RU[3][7]~DUPLICATE_q )))

	.dataa(!\processor|reg_unit|RU[3][4]~q ),
	.datab(!\processor|reg_unit|RU[3][5]~q ),
	.datac(!\processor|reg_unit|RU[3][7]~DUPLICATE_q ),
	.datad(!\processor|reg_unit|RU[3][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp1|WideOr2~0 .extended_lut = "off";
defparam \display_ctrl|disp1|WideOr2~0 .lut_mask = 64'h54D054D054D054D0;
defparam \display_ctrl|disp1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N45
cyclonev_lcell_comb \display_ctrl|disp1|WideOr1~0 (
// Equation(s):
// \display_ctrl|disp1|WideOr1~0_combout  = ( \processor|reg_unit|RU[3][5]~q  & ( (!\processor|reg_unit|RU[3][7]~q  & ((!\processor|reg_unit|RU[3][6]~q ) # (\processor|reg_unit|RU[3][4]~q ))) ) ) # ( !\processor|reg_unit|RU[3][5]~q  & ( 
// (\processor|reg_unit|RU[3][4]~q  & (!\processor|reg_unit|RU[3][6]~q  $ (\processor|reg_unit|RU[3][7]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][6]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][7]~q ),
	.datad(!\processor|reg_unit|RU[3][4]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp1|WideOr1~0 .extended_lut = "off";
defparam \display_ctrl|disp1|WideOr1~0 .lut_mask = 64'h00A500A5A0F0A0F0;
defparam \display_ctrl|disp1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \display_ctrl|disp1|WideOr0~0 (
// Equation(s):
// \display_ctrl|disp1|WideOr0~0_combout  = ( \processor|reg_unit|RU[3][4]~q  & ( (!\processor|reg_unit|RU[3][6]~q  $ (!\processor|reg_unit|RU[3][5]~q )) # (\processor|reg_unit|RU[3][7]~DUPLICATE_q ) ) ) # ( !\processor|reg_unit|RU[3][4]~q  & ( 
// (!\processor|reg_unit|RU[3][6]~q  $ (!\processor|reg_unit|RU[3][7]~DUPLICATE_q )) # (\processor|reg_unit|RU[3][5]~q ) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][6]~q ),
	.datac(!\processor|reg_unit|RU[3][5]~q ),
	.datad(!\processor|reg_unit|RU[3][7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp1|WideOr0~0 .extended_lut = "off";
defparam \display_ctrl|disp1|WideOr0~0 .lut_mask = 64'h3FCF3FCF3CFF3CFF;
defparam \display_ctrl|disp1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N8
dffeas \processor|reg_unit|RU[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][10] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N29
dffeas \processor|reg_unit|RU[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][11] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N55
dffeas \processor|reg_unit|RU[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][8] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N17
dffeas \processor|reg_unit|RU[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][9] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N45
cyclonev_lcell_comb \display_ctrl|disp2|WideOr6~0 (
// Equation(s):
// \display_ctrl|disp2|WideOr6~0_combout  = ( \processor|reg_unit|RU[3][9]~q  & ( (!\processor|reg_unit|RU[3][10]~q  & (\processor|reg_unit|RU[3][11]~q  & \processor|reg_unit|RU[3][8]~q )) ) ) # ( !\processor|reg_unit|RU[3][9]~q  & ( 
// (!\processor|reg_unit|RU[3][10]~q  & (!\processor|reg_unit|RU[3][11]~q  & \processor|reg_unit|RU[3][8]~q )) # (\processor|reg_unit|RU[3][10]~q  & (!\processor|reg_unit|RU[3][11]~q  $ (\processor|reg_unit|RU[3][8]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][10]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][11]~q ),
	.datad(!\processor|reg_unit|RU[3][8]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp2|WideOr6~0 .extended_lut = "off";
defparam \display_ctrl|disp2|WideOr6~0 .lut_mask = 64'h50A550A5000A000A;
defparam \display_ctrl|disp2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N36
cyclonev_lcell_comb \display_ctrl|disp2|WideOr5~0 (
// Equation(s):
// \display_ctrl|disp2|WideOr5~0_combout  = ( \processor|reg_unit|RU[3][11]~q  & ( (!\processor|reg_unit|RU[3][8]~q  & (\processor|reg_unit|RU[3][10]~q )) # (\processor|reg_unit|RU[3][8]~q  & ((\processor|reg_unit|RU[3][9]~q ))) ) ) # ( 
// !\processor|reg_unit|RU[3][11]~q  & ( (\processor|reg_unit|RU[3][10]~q  & (!\processor|reg_unit|RU[3][8]~q  $ (!\processor|reg_unit|RU[3][9]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][10]~q ),
	.datab(!\processor|reg_unit|RU[3][8]~q ),
	.datac(!\processor|reg_unit|RU[3][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp2|WideOr5~0 .extended_lut = "off";
defparam \display_ctrl|disp2|WideOr5~0 .lut_mask = 64'h1414141447474747;
defparam \display_ctrl|disp2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N39
cyclonev_lcell_comb \display_ctrl|disp2|WideOr4~0 (
// Equation(s):
// \display_ctrl|disp2|WideOr4~0_combout  = ( \processor|reg_unit|RU[3][11]~q  & ( (\processor|reg_unit|RU[3][10]~q  & ((!\processor|reg_unit|RU[3][8]~q ) # (\processor|reg_unit|RU[3][9]~q ))) ) ) # ( !\processor|reg_unit|RU[3][11]~q  & ( 
// (!\processor|reg_unit|RU[3][10]~q  & (!\processor|reg_unit|RU[3][8]~q  & \processor|reg_unit|RU[3][9]~q )) ) )

	.dataa(!\processor|reg_unit|RU[3][10]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][8]~q ),
	.datad(!\processor|reg_unit|RU[3][9]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp2|WideOr4~0 .extended_lut = "off";
defparam \display_ctrl|disp2|WideOr4~0 .lut_mask = 64'h00A000A050555055;
defparam \display_ctrl|disp2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N3
cyclonev_lcell_comb \display_ctrl|disp2|WideOr3~0 (
// Equation(s):
// \display_ctrl|disp2|WideOr3~0_combout  = ( \processor|reg_unit|RU[3][11]~q  & ( (\processor|reg_unit|RU[3][9]~q  & (!\processor|reg_unit|RU[3][10]~q  $ (\processor|reg_unit|RU[3][8]~q ))) ) ) # ( !\processor|reg_unit|RU[3][11]~q  & ( 
// (!\processor|reg_unit|RU[3][10]~q  & (\processor|reg_unit|RU[3][8]~q  & !\processor|reg_unit|RU[3][9]~q )) # (\processor|reg_unit|RU[3][10]~q  & (!\processor|reg_unit|RU[3][8]~q  $ (\processor|reg_unit|RU[3][9]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][10]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][8]~q ),
	.datad(!\processor|reg_unit|RU[3][9]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp2|WideOr3~0 .extended_lut = "off";
defparam \display_ctrl|disp2|WideOr3~0 .lut_mask = 64'h5A055A0500A500A5;
defparam \display_ctrl|disp2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N42
cyclonev_lcell_comb \display_ctrl|disp2|WideOr2~0 (
// Equation(s):
// \display_ctrl|disp2|WideOr2~0_combout  = ( \processor|reg_unit|RU[3][11]~q  & ( (\processor|reg_unit|RU[3][8]~q  & (!\processor|reg_unit|RU[3][10]~q  & !\processor|reg_unit|RU[3][9]~q )) ) ) # ( !\processor|reg_unit|RU[3][11]~q  & ( 
// ((\processor|reg_unit|RU[3][10]~q  & !\processor|reg_unit|RU[3][9]~q )) # (\processor|reg_unit|RU[3][8]~q ) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][8]~q ),
	.datac(!\processor|reg_unit|RU[3][10]~q ),
	.datad(!\processor|reg_unit|RU[3][9]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp2|WideOr2~0 .extended_lut = "off";
defparam \display_ctrl|disp2|WideOr2~0 .lut_mask = 64'h3F333F3330003000;
defparam \display_ctrl|disp2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N15
cyclonev_lcell_comb \display_ctrl|disp2|WideOr1~0 (
// Equation(s):
// \display_ctrl|disp2|WideOr1~0_combout  = ( \processor|reg_unit|RU[3][10]~q  & ( (\processor|reg_unit|RU[3][8]~q  & (!\processor|reg_unit|RU[3][9]~q  $ (!\processor|reg_unit|RU[3][11]~q ))) ) ) # ( !\processor|reg_unit|RU[3][10]~q  & ( 
// (!\processor|reg_unit|RU[3][11]~q  & ((\processor|reg_unit|RU[3][8]~q ) # (\processor|reg_unit|RU[3][9]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][9]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][8]~q ),
	.datad(!\processor|reg_unit|RU[3][11]~q ),
	.datae(!\processor|reg_unit|RU[3][10]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp2|WideOr1~0 .extended_lut = "off";
defparam \display_ctrl|disp2|WideOr1~0 .lut_mask = 64'h5F00050A5F00050A;
defparam \display_ctrl|disp2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N33
cyclonev_lcell_comb \display_ctrl|disp2|WideOr0~0 (
// Equation(s):
// \display_ctrl|disp2|WideOr0~0_combout  = ( \processor|reg_unit|RU[3][11]~q  & ( (!\processor|reg_unit|RU[3][10]~q ) # ((\processor|reg_unit|RU[3][9]~q ) # (\processor|reg_unit|RU[3][8]~q )) ) ) # ( !\processor|reg_unit|RU[3][11]~q  & ( 
// (!\processor|reg_unit|RU[3][10]~q  & ((\processor|reg_unit|RU[3][9]~q ))) # (\processor|reg_unit|RU[3][10]~q  & ((!\processor|reg_unit|RU[3][8]~q ) # (!\processor|reg_unit|RU[3][9]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][10]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][8]~q ),
	.datad(!\processor|reg_unit|RU[3][9]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp2|WideOr0~0 .extended_lut = "off";
defparam \display_ctrl|disp2|WideOr0~0 .lut_mask = 64'h55FA55FAAFFFAFFF;
defparam \display_ctrl|disp2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N11
dffeas \processor|reg_unit|RU[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][12] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N32
dffeas \processor|reg_unit|RU[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][13] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N26
dffeas \processor|reg_unit|RU[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][15] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N35
dffeas \processor|reg_unit|RU[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][14] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N27
cyclonev_lcell_comb \display_ctrl|disp3|WideOr6~0 (
// Equation(s):
// \display_ctrl|disp3|WideOr6~0_combout  = ( \processor|reg_unit|RU[3][14]~q  & ( (!\processor|reg_unit|RU[3][13]~q  & (!\processor|reg_unit|RU[3][12]~q  $ (\processor|reg_unit|RU[3][15]~q ))) ) ) # ( !\processor|reg_unit|RU[3][14]~q  & ( 
// (\processor|reg_unit|RU[3][12]~q  & (!\processor|reg_unit|RU[3][13]~q  $ (\processor|reg_unit|RU[3][15]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][12]~q ),
	.datab(!\processor|reg_unit|RU[3][13]~q ),
	.datac(!\processor|reg_unit|RU[3][15]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp3|WideOr6~0 .extended_lut = "off";
defparam \display_ctrl|disp3|WideOr6~0 .lut_mask = 64'h4141414184848484;
defparam \display_ctrl|disp3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N36
cyclonev_lcell_comb \display_ctrl|disp3|WideOr5~0 (
// Equation(s):
// \display_ctrl|disp3|WideOr5~0_combout  = ( \processor|reg_unit|RU[3][15]~q  & ( (!\processor|reg_unit|RU[3][12]~q  & (\processor|reg_unit|RU[3][14]~q )) # (\processor|reg_unit|RU[3][12]~q  & ((\processor|reg_unit|RU[3][13]~q ))) ) ) # ( 
// !\processor|reg_unit|RU[3][15]~q  & ( (\processor|reg_unit|RU[3][14]~q  & (!\processor|reg_unit|RU[3][12]~q  $ (!\processor|reg_unit|RU[3][13]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][14]~q ),
	.datab(!\processor|reg_unit|RU[3][12]~q ),
	.datac(!\processor|reg_unit|RU[3][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp3|WideOr5~0 .extended_lut = "off";
defparam \display_ctrl|disp3|WideOr5~0 .lut_mask = 64'h1414141447474747;
defparam \display_ctrl|disp3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N30
cyclonev_lcell_comb \display_ctrl|disp3|WideOr4~0 (
// Equation(s):
// \display_ctrl|disp3|WideOr4~0_combout  = ( \processor|reg_unit|RU[3][14]~q  & ( (\processor|reg_unit|RU[3][15]~q  & ((!\processor|reg_unit|RU[3][12]~q ) # (\processor|reg_unit|RU[3][13]~q ))) ) ) # ( !\processor|reg_unit|RU[3][14]~q  & ( 
// (!\processor|reg_unit|RU[3][15]~q  & (!\processor|reg_unit|RU[3][12]~q  & \processor|reg_unit|RU[3][13]~q )) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][15]~q ),
	.datac(!\processor|reg_unit|RU[3][12]~q ),
	.datad(!\processor|reg_unit|RU[3][13]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp3|WideOr4~0 .extended_lut = "off";
defparam \display_ctrl|disp3|WideOr4~0 .lut_mask = 64'h00C000C030333033;
defparam \display_ctrl|disp3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N39
cyclonev_lcell_comb \display_ctrl|disp3|WideOr3~0 (
// Equation(s):
// \display_ctrl|disp3|WideOr3~0_combout  = ( \processor|reg_unit|RU[3][15]~q  & ( (\processor|reg_unit|RU[3][13]~q  & (!\processor|reg_unit|RU[3][14]~q  $ (\processor|reg_unit|RU[3][12]~q ))) ) ) # ( !\processor|reg_unit|RU[3][15]~q  & ( 
// (!\processor|reg_unit|RU[3][14]~q  & (\processor|reg_unit|RU[3][12]~q  & !\processor|reg_unit|RU[3][13]~q )) # (\processor|reg_unit|RU[3][14]~q  & (!\processor|reg_unit|RU[3][12]~q  $ (\processor|reg_unit|RU[3][13]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][14]~q ),
	.datab(!\processor|reg_unit|RU[3][12]~q ),
	.datac(gnd),
	.datad(!\processor|reg_unit|RU[3][13]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp3|WideOr3~0 .extended_lut = "off";
defparam \display_ctrl|disp3|WideOr3~0 .lut_mask = 64'h6611661100990099;
defparam \display_ctrl|disp3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N24
cyclonev_lcell_comb \display_ctrl|disp3|WideOr2~0 (
// Equation(s):
// \display_ctrl|disp3|WideOr2~0_combout  = ( \processor|reg_unit|RU[3][13]~q  & ( (\processor|reg_unit|RU[3][12]~q  & !\processor|reg_unit|RU[3][15]~q ) ) ) # ( !\processor|reg_unit|RU[3][13]~q  & ( (!\processor|reg_unit|RU[3][14]~q  & 
// (\processor|reg_unit|RU[3][12]~q )) # (\processor|reg_unit|RU[3][14]~q  & ((!\processor|reg_unit|RU[3][15]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][12]~q ),
	.datab(!\processor|reg_unit|RU[3][15]~q ),
	.datac(!\processor|reg_unit|RU[3][14]~q ),
	.datad(gnd),
	.datae(!\processor|reg_unit|RU[3][13]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp3|WideOr2~0 .extended_lut = "off";
defparam \display_ctrl|disp3|WideOr2~0 .lut_mask = 64'h5C5C44445C5C4444;
defparam \display_ctrl|disp3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N33
cyclonev_lcell_comb \display_ctrl|disp3|WideOr1~0 (
// Equation(s):
// \display_ctrl|disp3|WideOr1~0_combout  = ( \processor|reg_unit|RU[3][13]~q  & ( (!\processor|reg_unit|RU[3][15]~q  & ((!\processor|reg_unit|RU[3][14]~q ) # (\processor|reg_unit|RU[3][12]~q ))) ) ) # ( !\processor|reg_unit|RU[3][13]~q  & ( 
// (\processor|reg_unit|RU[3][12]~q  & (!\processor|reg_unit|RU[3][15]~q  $ (\processor|reg_unit|RU[3][14]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][12]~q ),
	.datab(!\processor|reg_unit|RU[3][15]~q ),
	.datac(gnd),
	.datad(!\processor|reg_unit|RU[3][14]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp3|WideOr1~0 .extended_lut = "off";
defparam \display_ctrl|disp3|WideOr1~0 .lut_mask = 64'h44114411CC44CC44;
defparam \display_ctrl|disp3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N24
cyclonev_lcell_comb \display_ctrl|disp3|WideOr0~0 (
// Equation(s):
// \display_ctrl|disp3|WideOr0~0_combout  = ( \processor|reg_unit|RU[3][14]~q  & ( (!\processor|reg_unit|RU[3][12]~q  & ((!\processor|reg_unit|RU[3][15]~q ) # (\processor|reg_unit|RU[3][13]~q ))) # (\processor|reg_unit|RU[3][12]~q  & 
// ((!\processor|reg_unit|RU[3][13]~q ) # (\processor|reg_unit|RU[3][15]~q ))) ) ) # ( !\processor|reg_unit|RU[3][14]~q  & ( (\processor|reg_unit|RU[3][15]~q ) # (\processor|reg_unit|RU[3][13]~q ) ) )

	.dataa(!\processor|reg_unit|RU[3][12]~q ),
	.datab(!\processor|reg_unit|RU[3][13]~q ),
	.datac(gnd),
	.datad(!\processor|reg_unit|RU[3][15]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp3|WideOr0~0 .extended_lut = "off";
defparam \display_ctrl|disp3|WideOr0~0 .lut_mask = 64'h33FF33FFEE77EE77;
defparam \display_ctrl|disp3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N56
dffeas \processor|reg_unit|RU[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][17] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \processor|reg_unit|RURs1[17]~13 (
// Equation(s):
// \processor|reg_unit|RURs1[17]~13_combout  = ( \processor|reg_unit|RU[1][17]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC [5] & 
// (\processor|pc_module|current_PC [3] & \processor|instr_mem|mem~0_combout ))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC [5]),
	.datac(!\processor|pc_module|current_PC [3]),
	.datad(!\processor|instr_mem|mem~0_combout ),
	.datae(!\processor|reg_unit|RU[1][17]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[17]~13 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[17]~13 .lut_mask = 64'h0000000400000000;
defparam \processor|reg_unit|RURs1[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N22
dffeas \processor|reg_unit|RU[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][17] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N53
dffeas \processor|reg_unit|RU[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][16] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N51
cyclonev_lcell_comb \processor|reg_unit|RURs1[16]~12 (
// Equation(s):
// \processor|reg_unit|RURs1[16]~12_combout  = ( \processor|reg_unit|RU[1][16]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (\processor|instr_mem|mem~0_combout  & 
// (\processor|pc_module|current_PC [3] & !\processor|pc_module|current_PC [5]))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|instr_mem|mem~0_combout ),
	.datac(!\processor|pc_module|current_PC [3]),
	.datad(!\processor|pc_module|current_PC [5]),
	.datae(!\processor|reg_unit|RU[1][16]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[16]~12 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[16]~12 .lut_mask = 64'h0000010000000000;
defparam \processor|reg_unit|RURs1[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \processor|alu|Add0~65 (
// Equation(s):
// \processor|alu|Add0~65_sumout  = SUM(( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][16]~q ))) ) + ( \processor|reg_unit|RURs1[16]~12_combout  ) + ( 
// \processor|alu|Add0~62  ))
// \processor|alu|Add0~66  = CARRY(( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][16]~q ))) ) + ( \processor|reg_unit|RURs1[16]~12_combout  ) + ( 
// \processor|alu|Add0~62  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RU[2][16]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RURs1[16]~12_combout ),
	.datag(gnd),
	.cin(\processor|alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~65_sumout ),
	.cout(\processor|alu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~65 .extended_lut = "off";
defparam \processor|alu|Add0~65 .lut_mask = 64'h0000FF0000000010;
defparam \processor|alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N19
dffeas \processor|reg_unit|RU[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][16] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \processor|alu|Add0~69 (
// Equation(s):
// \processor|alu|Add0~69_sumout  = SUM(( \processor|reg_unit|RURs1[17]~13_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][17]~q ))) ) + ( 
// \processor|alu|Add0~66  ))
// \processor|alu|Add0~70  = CARRY(( \processor|reg_unit|RURs1[17]~13_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][17]~q ))) ) + ( 
// \processor|alu|Add0~66  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[17]~13_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][17]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~69_sumout ),
	.cout(\processor|alu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~69 .extended_lut = "off";
defparam \processor|alu|Add0~69 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N23
dffeas \processor|reg_unit|RU[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][17] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N38
dffeas \processor|reg_unit|RU[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][19] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N27
cyclonev_lcell_comb \processor|reg_unit|RURs1[19]~15 (
// Equation(s):
// \processor|reg_unit|RURs1[19]~15_combout  = ( \processor|pc_module|current_PC[3]~DUPLICATE_q  & ( \processor|pc_module|current_PC[2]~DUPLICATE_q  & ( (\processor|reg_unit|RU[1][19]~q  & (!\processor|pc_module|current_PC[5]~DUPLICATE_q  & 
// (\processor|instr_mem|mem~0_combout  & !\processor|pc_module|current_PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|reg_unit|RU[1][19]~q ),
	.datab(!\processor|pc_module|current_PC[5]~DUPLICATE_q ),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datae(!\processor|pc_module|current_PC[3]~DUPLICATE_q ),
	.dataf(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[19]~15 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[19]~15 .lut_mask = 64'h0000000000000400;
defparam \processor|reg_unit|RURs1[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N28
dffeas \processor|reg_unit|RU[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][19] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N26
dffeas \processor|reg_unit|RU[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][18] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \processor|alu|Add0~73 (
// Equation(s):
// \processor|alu|Add0~73_sumout  = SUM(( \processor|reg_unit|RURs1[18]~14_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][18]~q ))) ) + ( 
// \processor|alu|Add0~70  ))
// \processor|alu|Add0~74  = CARRY(( \processor|reg_unit|RURs1[18]~14_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][18]~q ))) ) + ( 
// \processor|alu|Add0~70  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|instr_mem|mem~4_combout ),
	.datac(!\processor|srcb_mux|y[3]~5_combout ),
	.datad(!\processor|reg_unit|RURs1[18]~14_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][18]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~73_sumout ),
	.cout(\processor|alu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~73 .extended_lut = "off";
defparam \processor|alu|Add0~73 .lut_mask = 64'h0000FFFB000000FF;
defparam \processor|alu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N59
dffeas \processor|reg_unit|RU[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][18] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N57
cyclonev_lcell_comb \processor|reg_unit|RURs1[18]~14 (
// Equation(s):
// \processor|reg_unit|RURs1[18]~14_combout  = ( \processor|reg_unit|RU[1][18]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (!\processor|pc_module|current_PC [5] & 
// (\processor|instr_mem|mem~0_combout  & \processor|pc_module|current_PC [3]))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|pc_module|current_PC [5]),
	.datac(!\processor|instr_mem|mem~0_combout ),
	.datad(!\processor|pc_module|current_PC [3]),
	.datae(!\processor|reg_unit|RU[1][18]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[18]~14 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[18]~14 .lut_mask = 64'h0000000400000000;
defparam \processor|reg_unit|RURs1[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N27
cyclonev_lcell_comb \processor|alu|Add0~77 (
// Equation(s):
// \processor|alu|Add0~77_sumout  = SUM(( \processor|reg_unit|RURs1[19]~15_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][19]~q ))) ) + ( 
// \processor|alu|Add0~74  ))
// \processor|alu|Add0~78  = CARRY(( \processor|reg_unit|RURs1[19]~15_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (!\processor|instr_mem|mem~4_combout  & (\processor|srcb_mux|y[3]~5_combout  & \processor|reg_unit|RU[2][19]~q ))) ) + ( 
// \processor|alu|Add0~74  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|instr_mem|mem~4_combout ),
	.datac(!\processor|srcb_mux|y[3]~5_combout ),
	.datad(!\processor|reg_unit|RURs1[19]~15_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][19]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~77_sumout ),
	.cout(\processor|alu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~77 .extended_lut = "off";
defparam \processor|alu|Add0~77 .lut_mask = 64'h0000FFFB000000FF;
defparam \processor|alu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N32
dffeas \processor|reg_unit|RU[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][19] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N25
dffeas \processor|reg_unit|RU[3][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][18]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N14
dffeas \processor|reg_unit|RU[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][16] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N51
cyclonev_lcell_comb \display_ctrl|disp4|WideOr6~0 (
// Equation(s):
// \display_ctrl|disp4|WideOr6~0_combout  = ( \processor|reg_unit|RU[3][16]~q  & ( (!\processor|reg_unit|RU[3][17]~q  & (!\processor|reg_unit|RU[3][19]~q  $ (\processor|reg_unit|RU[3][18]~DUPLICATE_q ))) # (\processor|reg_unit|RU[3][17]~q  & 
// (\processor|reg_unit|RU[3][19]~q  & !\processor|reg_unit|RU[3][18]~DUPLICATE_q )) ) ) # ( !\processor|reg_unit|RU[3][16]~q  & ( (!\processor|reg_unit|RU[3][17]~q  & (!\processor|reg_unit|RU[3][19]~q  & \processor|reg_unit|RU[3][18]~DUPLICATE_q )) ) )

	.dataa(!\processor|reg_unit|RU[3][17]~q ),
	.datab(!\processor|reg_unit|RU[3][19]~q ),
	.datac(!\processor|reg_unit|RU[3][18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp4|WideOr6~0 .extended_lut = "off";
defparam \display_ctrl|disp4|WideOr6~0 .lut_mask = 64'h0808080892929292;
defparam \display_ctrl|disp4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N26
dffeas \processor|reg_unit|RU[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][18] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \display_ctrl|disp4|WideOr5~0 (
// Equation(s):
// \display_ctrl|disp4|WideOr5~0_combout  = ( \processor|reg_unit|RU[3][16]~q  & ( (!\processor|reg_unit|RU[3][17]~q  & (!\processor|reg_unit|RU[3][19]~q  & \processor|reg_unit|RU[3][18]~q )) # (\processor|reg_unit|RU[3][17]~q  & 
// (\processor|reg_unit|RU[3][19]~q )) ) ) # ( !\processor|reg_unit|RU[3][16]~q  & ( (\processor|reg_unit|RU[3][18]~q  & ((\processor|reg_unit|RU[3][19]~q ) # (\processor|reg_unit|RU[3][17]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][17]~q ),
	.datab(!\processor|reg_unit|RU[3][19]~q ),
	.datac(!\processor|reg_unit|RU[3][18]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp4|WideOr5~0 .extended_lut = "off";
defparam \display_ctrl|disp4|WideOr5~0 .lut_mask = 64'h0707070719191919;
defparam \display_ctrl|disp4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N27
cyclonev_lcell_comb \display_ctrl|disp4|WideOr4~0 (
// Equation(s):
// \display_ctrl|disp4|WideOr4~0_combout  = ( \processor|reg_unit|RU[3][17]~q  & ( \processor|reg_unit|RU[3][16]~q  & ( (\processor|reg_unit|RU[3][19]~q  & \processor|reg_unit|RU[3][18]~DUPLICATE_q ) ) ) ) # ( \processor|reg_unit|RU[3][17]~q  & ( 
// !\processor|reg_unit|RU[3][16]~q  & ( !\processor|reg_unit|RU[3][19]~q  $ (\processor|reg_unit|RU[3][18]~DUPLICATE_q ) ) ) ) # ( !\processor|reg_unit|RU[3][17]~q  & ( !\processor|reg_unit|RU[3][16]~q  & ( (\processor|reg_unit|RU[3][19]~q  & 
// \processor|reg_unit|RU[3][18]~DUPLICATE_q ) ) ) )

	.dataa(!\processor|reg_unit|RU[3][19]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\processor|reg_unit|RU[3][17]~q ),
	.dataf(!\processor|reg_unit|RU[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp4|WideOr4~0 .extended_lut = "off";
defparam \display_ctrl|disp4|WideOr4~0 .lut_mask = 64'h0505A5A500000505;
defparam \display_ctrl|disp4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N6
cyclonev_lcell_comb \display_ctrl|disp4|WideOr3~0 (
// Equation(s):
// \display_ctrl|disp4|WideOr3~0_combout  = ( \processor|reg_unit|RU[3][19]~q  & ( (\processor|reg_unit|RU[3][17]~q  & (!\processor|reg_unit|RU[3][18]~q  $ (\processor|reg_unit|RU[3][16]~q ))) ) ) # ( !\processor|reg_unit|RU[3][19]~q  & ( 
// (!\processor|reg_unit|RU[3][18]~q  & (\processor|reg_unit|RU[3][16]~q  & !\processor|reg_unit|RU[3][17]~q )) # (\processor|reg_unit|RU[3][18]~q  & (!\processor|reg_unit|RU[3][16]~q  $ (\processor|reg_unit|RU[3][17]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][18]~q ),
	.datab(!\processor|reg_unit|RU[3][16]~q ),
	.datac(!\processor|reg_unit|RU[3][17]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp4|WideOr3~0 .extended_lut = "off";
defparam \display_ctrl|disp4|WideOr3~0 .lut_mask = 64'h6161616109090909;
defparam \display_ctrl|disp4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \display_ctrl|disp4|WideOr2~0 (
// Equation(s):
// \display_ctrl|disp4|WideOr2~0_combout  = ( \processor|reg_unit|RU[3][16]~q  & ( (!\processor|reg_unit|RU[3][19]~q ) # ((!\processor|reg_unit|RU[3][18]~q  & !\processor|reg_unit|RU[3][17]~q )) ) ) # ( !\processor|reg_unit|RU[3][16]~q  & ( 
// (\processor|reg_unit|RU[3][18]~q  & (!\processor|reg_unit|RU[3][19]~q  & !\processor|reg_unit|RU[3][17]~q )) ) )

	.dataa(!\processor|reg_unit|RU[3][18]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][19]~q ),
	.datad(!\processor|reg_unit|RU[3][17]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp4|WideOr2~0 .extended_lut = "off";
defparam \display_ctrl|disp4|WideOr2~0 .lut_mask = 64'h50005000FAF0FAF0;
defparam \display_ctrl|disp4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N15
cyclonev_lcell_comb \display_ctrl|disp4|WideOr1~0 (
// Equation(s):
// \display_ctrl|disp4|WideOr1~0_combout  = ( \processor|reg_unit|RU[3][17]~q  & ( (!\processor|reg_unit|RU[3][19]~q  & ((!\processor|reg_unit|RU[3][18]~q ) # (\processor|reg_unit|RU[3][16]~q ))) ) ) # ( !\processor|reg_unit|RU[3][17]~q  & ( 
// (\processor|reg_unit|RU[3][16]~q  & (!\processor|reg_unit|RU[3][18]~q  $ (\processor|reg_unit|RU[3][19]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][18]~q ),
	.datab(!\processor|reg_unit|RU[3][19]~q ),
	.datac(!\processor|reg_unit|RU[3][16]~q ),
	.datad(gnd),
	.datae(!\processor|reg_unit|RU[3][17]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp4|WideOr1~0 .extended_lut = "off";
defparam \display_ctrl|disp4|WideOr1~0 .lut_mask = 64'h09098C8C09098C8C;
defparam \display_ctrl|disp4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N0
cyclonev_lcell_comb \display_ctrl|disp4|WideOr0~0 (
// Equation(s):
// \display_ctrl|disp4|WideOr0~0_combout  = ( \processor|reg_unit|RU[3][16]~q  & ( (!\processor|reg_unit|RU[3][18]~q  $ (!\processor|reg_unit|RU[3][17]~q )) # (\processor|reg_unit|RU[3][19]~q ) ) ) # ( !\processor|reg_unit|RU[3][16]~q  & ( 
// (!\processor|reg_unit|RU[3][19]~q  $ (!\processor|reg_unit|RU[3][18]~q )) # (\processor|reg_unit|RU[3][17]~q ) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][19]~q ),
	.datac(!\processor|reg_unit|RU[3][18]~q ),
	.datad(!\processor|reg_unit|RU[3][17]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp4|WideOr0~0 .extended_lut = "off";
defparam \display_ctrl|disp4|WideOr0~0 .lut_mask = 64'h3CFF3CFF3FF33FF3;
defparam \display_ctrl|disp4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N37
dffeas \processor|reg_unit|RU[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][22] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N50
dffeas \processor|reg_unit|RU[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][22] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \processor|reg_unit|RURs1[22]~18 (
// Equation(s):
// \processor|reg_unit|RURs1[22]~18_combout  = ( \processor|reg_unit|RU[1][22]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC [3] & (\processor|instr_mem|mem~0_combout  & 
// (\processor|pc_module|current_PC[2]~DUPLICATE_q  & !\processor|pc_module|current_PC [5]))) ) ) )

	.dataa(!\processor|pc_module|current_PC [3]),
	.datab(!\processor|instr_mem|mem~0_combout ),
	.datac(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datad(!\processor|pc_module|current_PC [5]),
	.datae(!\processor|reg_unit|RU[1][22]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[22]~18 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[22]~18 .lut_mask = 64'h0000010000000000;
defparam \processor|reg_unit|RURs1[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N34
dffeas \processor|reg_unit|RU[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][21] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N32
dffeas \processor|reg_unit|RU[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][20] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \processor|alu|Add0~81 (
// Equation(s):
// \processor|alu|Add0~81_sumout  = SUM(( \processor|reg_unit|RURs1[20]~16_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][20]~q ))) ) + ( 
// \processor|alu|Add0~78  ))
// \processor|alu|Add0~82  = CARRY(( \processor|reg_unit|RURs1[20]~16_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][20]~q ))) ) + ( 
// \processor|alu|Add0~78  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[20]~16_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][20]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~81_sumout ),
	.cout(\processor|alu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~81 .extended_lut = "off";
defparam \processor|alu|Add0~81 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N53
dffeas \processor|reg_unit|RU[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][20] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \processor|reg_unit|RURs1[20]~16 (
// Equation(s):
// \processor|reg_unit|RURs1[20]~16_combout  = ( \processor|reg_unit|RU[1][20]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC [3] & (\processor|instr_mem|mem~0_combout  & (!\processor|pc_module|current_PC [5] & 
// \processor|pc_module|current_PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|pc_module|current_PC [3]),
	.datab(!\processor|instr_mem|mem~0_combout ),
	.datac(!\processor|pc_module|current_PC [5]),
	.datad(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datae(!\processor|reg_unit|RU[1][20]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[20]~16 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[20]~16 .lut_mask = 64'h0000001000000000;
defparam \processor|reg_unit|RURs1[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \processor|alu|Add0~85 (
// Equation(s):
// \processor|alu|Add0~85_sumout  = SUM(( \processor|reg_unit|RURs1[21]~17_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][21]~q ))) ) + ( 
// \processor|alu|Add0~82  ))
// \processor|alu|Add0~86  = CARRY(( \processor|reg_unit|RURs1[21]~17_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][21]~q ))) ) + ( 
// \processor|alu|Add0~82  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[21]~17_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][21]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~85_sumout ),
	.cout(\processor|alu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~85 .extended_lut = "off";
defparam \processor|alu|Add0~85 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N47
dffeas \processor|reg_unit|RU[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][21] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N45
cyclonev_lcell_comb \processor|reg_unit|RURs1[21]~17 (
// Equation(s):
// \processor|reg_unit|RURs1[21]~17_combout  = ( \processor|reg_unit|RU[1][21]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (\processor|instr_mem|mem~0_combout  & 
// (!\processor|pc_module|current_PC [5] & \processor|pc_module|current_PC [3]))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|instr_mem|mem~0_combout ),
	.datac(!\processor|pc_module|current_PC [5]),
	.datad(!\processor|pc_module|current_PC [3]),
	.datae(!\processor|reg_unit|RU[1][21]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[21]~17 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[21]~17 .lut_mask = 64'h0000001000000000;
defparam \processor|reg_unit|RURs1[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \processor|alu|Add0~89 (
// Equation(s):
// \processor|alu|Add0~89_sumout  = SUM(( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][22]~q ))) ) + ( \processor|reg_unit|RURs1[22]~18_combout  ) + ( 
// \processor|alu|Add0~86  ))
// \processor|alu|Add0~90  = CARRY(( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][22]~q ))) ) + ( \processor|reg_unit|RURs1[22]~18_combout  ) + ( 
// \processor|alu|Add0~86  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RU[2][22]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RURs1[22]~18_combout ),
	.datag(gnd),
	.cin(\processor|alu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~89_sumout ),
	.cout(\processor|alu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~89 .extended_lut = "off";
defparam \processor|alu|Add0~89 .lut_mask = 64'h0000FF0000000010;
defparam \processor|alu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N53
dffeas \processor|reg_unit|RU[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][22] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N59
dffeas \processor|reg_unit|RU[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][21] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N56
dffeas \processor|reg_unit|RU[3][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][20]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N44
dffeas \processor|reg_unit|RU[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_unit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[1][23] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \processor|reg_unit|RURs1[23]~19 (
// Equation(s):
// \processor|reg_unit|RURs1[23]~19_combout  = ( \processor|reg_unit|RU[1][23]~q  & ( !\processor|pc_module|current_PC[4]~DUPLICATE_q  & ( (\processor|pc_module|current_PC[2]~DUPLICATE_q  & (\processor|instr_mem|mem~0_combout  & 
// (\processor|pc_module|current_PC [3] & !\processor|pc_module|current_PC [5]))) ) ) )

	.dataa(!\processor|pc_module|current_PC[2]~DUPLICATE_q ),
	.datab(!\processor|instr_mem|mem~0_combout ),
	.datac(!\processor|pc_module|current_PC [3]),
	.datad(!\processor|pc_module|current_PC [5]),
	.datae(!\processor|reg_unit|RU[1][23]~q ),
	.dataf(!\processor|pc_module|current_PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RURs1[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RURs1[23]~19 .extended_lut = "off";
defparam \processor|reg_unit|RURs1[23]~19 .lut_mask = 64'h0000010000000000;
defparam \processor|reg_unit|RURs1[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N41
dffeas \processor|reg_unit|RU[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|alu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[2][23] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \processor|alu|Add0~93 (
// Equation(s):
// \processor|alu|Add0~93_sumout  = SUM(( \processor|reg_unit|RURs1[23]~19_combout  ) + ( (\processor|instr_mem|mem~3_combout  & (\processor|srcb_mux|y[3]~5_combout  & (!\processor|instr_mem|mem~4_combout  & \processor|reg_unit|RU[2][23]~q ))) ) + ( 
// \processor|alu|Add0~90  ))

	.dataa(!\processor|instr_mem|mem~3_combout ),
	.datab(!\processor|srcb_mux|y[3]~5_combout ),
	.datac(!\processor|instr_mem|mem~4_combout ),
	.datad(!\processor|reg_unit|RURs1[23]~19_combout ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[2][23]~q ),
	.datag(gnd),
	.cin(\processor|alu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|alu|Add0~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|alu|Add0~93 .extended_lut = "off";
defparam \processor|alu|Add0~93 .lut_mask = 64'h0000FFEF000000FF;
defparam \processor|alu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N18
cyclonev_lcell_comb \processor|reg_unit|RU[3][23]~feeder (
// Equation(s):
// \processor|reg_unit|RU[3][23]~feeder_combout  = ( \processor|alu|Add0~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|alu|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_unit|RU[3][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_unit|RU[3][23]~feeder .extended_lut = "off";
defparam \processor|reg_unit|RU[3][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_unit|RU[3][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N20
dffeas \processor|reg_unit|RU[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor|reg_unit|RU[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][23] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N39
cyclonev_lcell_comb \display_ctrl|disp5|WideOr6~0 (
// Equation(s):
// \display_ctrl|disp5|WideOr6~0_combout  = ( \processor|reg_unit|RU[3][23]~q  & ( (\processor|reg_unit|RU[3][20]~DUPLICATE_q  & (!\processor|reg_unit|RU[3][22]~q  $ (!\processor|reg_unit|RU[3][21]~q ))) ) ) # ( !\processor|reg_unit|RU[3][23]~q  & ( 
// (!\processor|reg_unit|RU[3][21]~q  & (!\processor|reg_unit|RU[3][22]~q  $ (!\processor|reg_unit|RU[3][20]~DUPLICATE_q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][22]~q ),
	.datab(!\processor|reg_unit|RU[3][21]~q ),
	.datac(gnd),
	.datad(!\processor|reg_unit|RU[3][20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp5|WideOr6~0 .extended_lut = "off";
defparam \display_ctrl|disp5|WideOr6~0 .lut_mask = 64'h4488448800660066;
defparam \display_ctrl|disp5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N55
dffeas \processor|reg_unit|RU[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|alu|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|instr_mem|mem~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_unit|RU[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_unit|RU[3][20] .is_wysiwyg = "true";
defparam \processor|reg_unit|RU[3][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N42
cyclonev_lcell_comb \display_ctrl|disp5|WideOr5~0 (
// Equation(s):
// \display_ctrl|disp5|WideOr5~0_combout  = ( \processor|reg_unit|RU[3][23]~q  & ( (!\processor|reg_unit|RU[3][20]~q  & (\processor|reg_unit|RU[3][22]~q )) # (\processor|reg_unit|RU[3][20]~q  & ((\processor|reg_unit|RU[3][21]~q ))) ) ) # ( 
// !\processor|reg_unit|RU[3][23]~q  & ( (\processor|reg_unit|RU[3][22]~q  & (!\processor|reg_unit|RU[3][20]~q  $ (!\processor|reg_unit|RU[3][21]~q ))) ) )

	.dataa(gnd),
	.datab(!\processor|reg_unit|RU[3][20]~q ),
	.datac(!\processor|reg_unit|RU[3][22]~q ),
	.datad(!\processor|reg_unit|RU[3][21]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp5|WideOr5~0 .extended_lut = "off";
defparam \display_ctrl|disp5|WideOr5~0 .lut_mask = 64'h030C030C0C3F0C3F;
defparam \display_ctrl|disp5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N45
cyclonev_lcell_comb \display_ctrl|disp5|WideOr4~0 (
// Equation(s):
// \display_ctrl|disp5|WideOr4~0_combout  = ( \processor|reg_unit|RU[3][22]~q  & ( (\processor|reg_unit|RU[3][23]~q  & ((!\processor|reg_unit|RU[3][20]~q ) # (\processor|reg_unit|RU[3][21]~q ))) ) ) # ( !\processor|reg_unit|RU[3][22]~q  & ( 
// (!\processor|reg_unit|RU[3][23]~q  & (!\processor|reg_unit|RU[3][20]~q  & \processor|reg_unit|RU[3][21]~q )) ) )

	.dataa(!\processor|reg_unit|RU[3][23]~q ),
	.datab(!\processor|reg_unit|RU[3][20]~q ),
	.datac(!\processor|reg_unit|RU[3][21]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp5|WideOr4~0 .extended_lut = "off";
defparam \display_ctrl|disp5|WideOr4~0 .lut_mask = 64'h0808080845454545;
defparam \display_ctrl|disp5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N33
cyclonev_lcell_comb \display_ctrl|disp5|WideOr3~0 (
// Equation(s):
// \display_ctrl|disp5|WideOr3~0_combout  = ( \processor|reg_unit|RU[3][20]~DUPLICATE_q  & ( \processor|reg_unit|RU[3][22]~q  & ( \processor|reg_unit|RU[3][21]~q  ) ) ) # ( !\processor|reg_unit|RU[3][20]~DUPLICATE_q  & ( \processor|reg_unit|RU[3][22]~q  & ( 
// (!\processor|reg_unit|RU[3][21]~q  & !\processor|reg_unit|RU[3][23]~q ) ) ) ) # ( \processor|reg_unit|RU[3][20]~DUPLICATE_q  & ( !\processor|reg_unit|RU[3][22]~q  & ( (!\processor|reg_unit|RU[3][21]~q  & !\processor|reg_unit|RU[3][23]~q ) ) ) ) # ( 
// !\processor|reg_unit|RU[3][20]~DUPLICATE_q  & ( !\processor|reg_unit|RU[3][22]~q  & ( (\processor|reg_unit|RU[3][21]~q  & \processor|reg_unit|RU[3][23]~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][21]~q ),
	.datad(!\processor|reg_unit|RU[3][23]~q ),
	.datae(!\processor|reg_unit|RU[3][20]~DUPLICATE_q ),
	.dataf(!\processor|reg_unit|RU[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp5|WideOr3~0 .extended_lut = "off";
defparam \display_ctrl|disp5|WideOr3~0 .lut_mask = 64'h000FF000F0000F0F;
defparam \display_ctrl|disp5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N57
cyclonev_lcell_comb \display_ctrl|disp5|WideOr2~0 (
// Equation(s):
// \display_ctrl|disp5|WideOr2~0_combout  = ( \processor|reg_unit|RU[3][21]~q  & ( (\processor|reg_unit|RU[3][20]~q  & !\processor|reg_unit|RU[3][23]~q ) ) ) # ( !\processor|reg_unit|RU[3][21]~q  & ( (!\processor|reg_unit|RU[3][22]~q  & 
// (\processor|reg_unit|RU[3][20]~q )) # (\processor|reg_unit|RU[3][22]~q  & ((!\processor|reg_unit|RU[3][23]~q ))) ) )

	.dataa(!\processor|reg_unit|RU[3][22]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][20]~q ),
	.datad(!\processor|reg_unit|RU[3][23]~q ),
	.datae(!\processor|reg_unit|RU[3][21]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp5|WideOr2~0 .extended_lut = "off";
defparam \display_ctrl|disp5|WideOr2~0 .lut_mask = 64'h5F0A0F005F0A0F00;
defparam \display_ctrl|disp5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \display_ctrl|disp5|WideOr1~0 (
// Equation(s):
// \display_ctrl|disp5|WideOr1~0_combout  = ( \processor|reg_unit|RU[3][23]~q  & ( (\processor|reg_unit|RU[3][22]~q  & (!\processor|reg_unit|RU[3][21]~q  & \processor|reg_unit|RU[3][20]~DUPLICATE_q )) ) ) # ( !\processor|reg_unit|RU[3][23]~q  & ( 
// (!\processor|reg_unit|RU[3][22]~q  & ((\processor|reg_unit|RU[3][20]~DUPLICATE_q ) # (\processor|reg_unit|RU[3][21]~q ))) # (\processor|reg_unit|RU[3][22]~q  & (\processor|reg_unit|RU[3][21]~q  & \processor|reg_unit|RU[3][20]~DUPLICATE_q )) ) )

	.dataa(!\processor|reg_unit|RU[3][22]~q ),
	.datab(!\processor|reg_unit|RU[3][21]~q ),
	.datac(!\processor|reg_unit|RU[3][20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp5|WideOr1~0 .extended_lut = "off";
defparam \display_ctrl|disp5|WideOr1~0 .lut_mask = 64'h2B2B2B2B04040404;
defparam \display_ctrl|disp5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N3
cyclonev_lcell_comb \display_ctrl|disp5|WideOr0~0 (
// Equation(s):
// \display_ctrl|disp5|WideOr0~0_combout  = ( \processor|reg_unit|RU[3][22]~q  & ( (!\processor|reg_unit|RU[3][23]~q  & ((!\processor|reg_unit|RU[3][20]~q ) # (!\processor|reg_unit|RU[3][21]~q ))) # (\processor|reg_unit|RU[3][23]~q  & 
// ((\processor|reg_unit|RU[3][21]~q ) # (\processor|reg_unit|RU[3][20]~q ))) ) ) # ( !\processor|reg_unit|RU[3][22]~q  & ( (\processor|reg_unit|RU[3][21]~q ) # (\processor|reg_unit|RU[3][23]~q ) ) )

	.dataa(!\processor|reg_unit|RU[3][23]~q ),
	.datab(gnd),
	.datac(!\processor|reg_unit|RU[3][20]~q ),
	.datad(!\processor|reg_unit|RU[3][21]~q ),
	.datae(gnd),
	.dataf(!\processor|reg_unit|RU[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_ctrl|disp5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_ctrl|disp5|WideOr0~0 .extended_lut = "off";
defparam \display_ctrl|disp5|WideOr0~0 .lut_mask = 64'h55FF55FFAFF5AFF5;
defparam \display_ctrl|disp5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
