.assume adl=1
	bit 0,(hl)
	bit 1,(hl)
	bit 2,(hl)
	bit 3,(hl)
	bit 4,(hl)
	bit 5,(hl)
	bit 6,(hl)
	bit 7,(hl)
	bit 0,(ix+5)
	bit 1,(ix+5)
	bit 2,(ix+5)
	bit 3,(ix+5)
	bit 4,(ix+5)
	bit 5,(ix+5)
	bit 6,(ix+5)
	bit 7,(ix+5)
	bit 0,(iy+5)
	bit 1,(iy+5)
	bit 2,(iy+5)
	bit 3,(iy+5)
	bit 4,(iy+5)
	bit 5,(iy+5)
	bit 6,(iy+5)
	bit 7,(iy+5)
	bit 0,a
	bit 1,a
	bit 2,a
	bit 3,a
	bit 4,a
	bit 5,a
	bit 6,a
	bit 7,a
	bit 0,b
	bit 1,b
	bit 2,b
	bit 3,b
	bit 4,b
	bit 5,b
	bit 6,b
	bit 7,b
	bit 0,c
	bit 1,c
	bit 2,c
	bit 3,c
	bit 4,c
	bit 5,c
	bit 6,c
	bit 7,c
	bit 0,d
	bit 1,d
	bit 2,d
	bit 3,d
	bit 4,d
	bit 5,d
	bit 6,d
	bit 7,d
	bit 0,e
	bit 1,e
	bit 2,e
	bit 3,e
	bit 4,e
	bit 5,e
	bit 6,e
	bit 7,e
	bit 0,h
	bit 1,h
	bit 2,h
	bit 3,h
	bit 4,h
	bit 5,h
	bit 6,h
	bit 7,h
	bit 0,l
	bit 1,l
	bit 2,l
	bit 3,l
	bit 4,l
	bit 5,l
	bit 6,l
	bit 7,l
