Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: Minimal_UART_CORE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Minimal_UART_CORE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Minimal_UART_CORE"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : Minimal_UART_CORE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Minimal_UART_CORE is now defined in a different file.  It was defined in "C:/Users/m95952/Desktop/vhdl-serial-master/serial.vhd", and is now defined in "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/serial.vhd".
WARNING:HDLParsers:3607 - Unit work/Minimal_UART_CORE/PRINCIPAL is now defined in a different file.  It was defined in "C:/Users/m95952/Desktop/vhdl-serial-master/serial.vhd", and is now defined in "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/serial.vhd".
WARNING:HDLParsers:3607 - Unit work/BR_GENERATOR is now defined in a different file.  It was defined in "C:/Users/m95952/Desktop/vhdl-serial-master/BRG.vhd", and is now defined in "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/BRG.vhd".
WARNING:HDLParsers:3607 - Unit work/BR_GENERATOR/PRINCIPAL is now defined in a different file.  It was defined in "C:/Users/m95952/Desktop/vhdl-serial-master/BRG.vhd", and is now defined in "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/BRG.vhd".
Compiling vhdl file "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/BRG.vhd" in Library work.
Architecture principal of Entity br_generator is up to date.
Compiling vhdl file "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/serial.vhd" in Library work.
Architecture principal of Entity minimal_uart_core is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Minimal_UART_CORE> in library <work> (architecture <principal>).

Analyzing hierarchy for entity <BR_GENERATOR> in library <work> (architecture <principal>) with generics.
	DIVIDER_WIDTH = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Minimal_UART_CORE> in library <work> (Architecture <principal>).
WARNING:Xst:819 - "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/serial.vhd" line 105: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RECEIVING>
WARNING:Xst:819 - "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/serial.vhd" line 176: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DATA>
WARNING:Xst:819 - "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/serial.vhd" line 190: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <INP>
Entity <Minimal_UART_CORE> analyzed. Unit <Minimal_UART_CORE> generated.

Analyzing generic Entity <BR_GENERATOR> in library <work> (Architecture <principal>).
	DIVIDER_WIDTH = 16
Entity <BR_GENERATOR> analyzed. Unit <BR_GENERATOR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BR_GENERATOR>.
    Related source file is "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/BRG.vhd".
    Found 1-bit register for signal <CLK_SERIAL>.
    Found 1-bit register for signal <CLK_TXD>.
    Found 16-bit up counter for signal <COUNT_BRG>.
    Found 16-bit up counter for signal <COUNT_BRG_TXD>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <BR_GENERATOR> synthesized.


Synthesizing Unit <Minimal_UART_CORE>.
    Related source file is "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/serial.vhd".
WARNING:Xst:1780 - Signal <EOC2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EOC1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <EOCS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RECEIVING>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <OUTP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <INPL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 10-bit latch for signal <NEXT_STATE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ATUAL_STATE_TXD> of Case statement line 192 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ATUAL_STATE_TXD> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <ATUAL_STATE_TXD>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ATUAL_STATE_TXD> of Case statement line 192 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ATUAL_STATE_TXD> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ATUAL_STATE_TXD> of Case statement line 192 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ATUAL_STATE_TXD> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ATUAL_STATE_TXD> of Case statement line 192 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ATUAL_STATE_TXD> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ATUAL_STATE> of Case statement line 108 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ATUAL_STATE> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <ATUAL_STATE>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ATUAL_STATE> of Case statement line 108 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ATUAL_STATE> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ATUAL_STATE> of Case statement line 108 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ATUAL_STATE> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <EOC>.
    Found 1-bit register for signal <TXD>.
    Found 10-bit register for signal <ATUAL_STATE>.
    Found 10-bit register for signal <ATUAL_STATE_TXD>.
    Found 8-bit register for signal <DATA>.
    Found 1-bit register for signal <START>.
    Found 1-bit register for signal <TX_ENABLE>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Minimal_UART_CORE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 9
 1-bit register                                        : 6
 10-bit register                                       : 2
 8-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 2
 10-bit latch                                          : 1
 8-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Latches                                              : 5
 1-bit latch                                           : 2
 10-bit latch                                          : 1
 8-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Minimal_UART_CORE> ...

Optimizing unit <BR_GENERATOR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Minimal_UART_CORE, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Minimal_UART_CORE.ngr
Top Level Output File Name         : Minimal_UART_CORE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 131
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 30
#      LUT2                        : 8
#      LUT3                        : 3
#      LUT4                        : 18
#      LUT4_D                      : 4
#      MUXCY                       : 30
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 94
#      FD                          : 20
#      FDC_1                       : 1
#      FDCE_1                      : 1
#      FDE                         : 8
#      FDR                         : 29
#      FDRS                        : 5
#      FDS                         : 1
#      FDSE                        : 1
#      LD                          : 28
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 10
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       53  out of   7680     0%  
 Number of Slice Flip Flops:             77  out of  15360     0%  
 Number of 4 input LUTs:                 67  out of  15360     0%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    173    13%  
    IOB Flip Flops:                      17
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BRG/CLK_SERIAL                     | NONE(ATUAL_STATE_0)    | 18    |
BRG/CLK_TXD                        | NONE(ATUAL_STATE_TXD_1)| 10    |
CLOCK                              | BUFGP                  | 37    |
RXD                                | IBUF+BUFG              | 1     |
RX_CK_ENABLE(RX_CK_ENABLE1:O)      | NONE(*)(RECEIVING)     | 12    |
ATUAL_STATE_TXD_0                  | NONE(INPL_0)           | 8     |
ATUAL_STATE_9                      | NONE(OUTP_0)           | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------+------------------------+-------+
Control Signal                        | Buffer(FF name)        | Load  |
--------------------------------------+------------------------+-------+
ATUAL_STATE_TXD_9(ATUAL_STATE_TXD_9:Q)| NONE(TX_ENABLE)        | 1     |
EOCS(EOCS:Q)                          | NONE(START)            | 1     |
--------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.046ns (Maximum Frequency: 110.546MHz)
   Minimum input arrival time before clock: 2.224ns
   Maximum output required time after clock: 8.637ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BRG/CLK_TXD'
  Clock period: 2.947ns (frequency: 339.328MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               2.947ns (Levels of Logic = 1)
  Source:            ATUAL_STATE_TXD_0 (FF)
  Destination:       ATUAL_STATE_TXD_1 (FF)
  Source Clock:      BRG/CLK_TXD rising
  Destination Clock: BRG/CLK_TXD rising

  Data Path: ATUAL_STATE_TXD_0 to ATUAL_STATE_TXD_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            10   0.720   1.473  ATUAL_STATE_TXD_0 (ATUAL_STATE_TXD_0)
     LUT2:I0->O            1   0.551   0.000  NEXT_STATE_TXD<1>1 (NEXT_STATE_TXD<1>)
     FD:D                      0.203          ATUAL_STATE_TXD_1
    ----------------------------------------
    Total                      2.947ns (1.474ns logic, 1.473ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BRG/CLK_SERIAL'
  Clock period: 1.800ns (frequency: 555.556MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.800ns (Levels of Logic = 0)
  Source:            DATA_1 (FF)
  Destination:       DATA_0 (FF)
  Source Clock:      BRG/CLK_SERIAL rising
  Destination Clock: BRG/CLK_SERIAL rising

  Data Path: DATA_1 to DATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   0.877  DATA_1 (DATA_1)
     FDE:D                     0.203          DATA_0
    ----------------------------------------
    Total                      1.800ns (0.923ns logic, 0.877ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 9.046ns (frequency: 110.546MHz)
  Total number of paths / destination ports: 913 / 72
-------------------------------------------------------------------------
Delay:               4.523ns (Levels of Logic = 1)
  Source:            TX_ENABLE (FF)
  Destination:       BRG/COUNT_BRG_TXD_15 (FF)
  Source Clock:      CLOCK falling
  Destination Clock: CLOCK rising

  Data Path: TX_ENABLE to BRG/COUNT_BRG_TXD_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           5   0.720   0.989  TX_ENABLE (TX_ENABLE)
     LUT3:I2->O           16   0.551   1.237  BRG/COUNT_BRG_TXD_or000064 (BRG/COUNT_BRG_TXD_or0000)
     FDR:R                     1.026          BRG/COUNT_BRG_TXD_0
    ----------------------------------------
    Total                      4.523ns (2.297ns logic, 2.226ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            WR (PAD)
  Destination:       TX_ENABLE (FF)
  Destination Clock: CLOCK falling

  Data Path: WR to TX_ENABLE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  WR_IBUF (WR_IBUF)
     FDCE_1:CE                 0.602          TX_ENABLE
    ----------------------------------------
    Total                      2.224ns (1.423ns logic, 0.801ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BRG/CLK_SERIAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.901ns (Levels of Logic = 1)
  Source:            RXD (PAD)
  Destination:       DATA_7 (FF)
  Destination Clock: BRG/CLK_SERIAL rising

  Data Path: RXD to DATA_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  RXD_IBUF (RXD_IBUF1)
     FDE:D                     0.203          DATA_7
    ----------------------------------------
    Total                      1.901ns (1.024ns logic, 0.877ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ATUAL_STATE_TXD_0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            INP<0> (PAD)
  Destination:       INPL_0 (LATCH)
  Destination Clock: ATUAL_STATE_TXD_0 falling

  Data Path: INP<0> to INPL_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  INP_0_IBUF (INP_0_IBUF)
     LD:D                      0.203          INPL_0
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              8.637ns (Levels of Logic = 2)
  Source:            TX_ENABLE (FF)
  Destination:       READY (PAD)
  Source Clock:      CLOCK falling

  Data Path: TX_ENABLE to READY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           5   0.720   0.921  TX_ENABLE (TX_ENABLE)
     INV:I->O              1   0.551   0.801  READY1_INV_0 (READY_OBUF)
     OBUF:I->O                 5.644          READY_OBUF (READY)
    ----------------------------------------
    Total                      8.637ns (6.915ns logic, 1.722ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BRG/CLK_TXD'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.285ns (Levels of Logic = 1)
  Source:            ATUAL_STATE_TXD_9 (FF)
  Destination:       EOT (PAD)
  Source Clock:      BRG/CLK_TXD rising

  Data Path: ATUAL_STATE_TXD_9 to EOT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.720   0.921  ATUAL_STATE_TXD_9 (ATUAL_STATE_TXD_9)
     OBUF:I->O                 5.644          EOT_OBUF (EOT)
    ----------------------------------------
    Total                      7.285ns (6.364ns logic, 0.921ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ATUAL_STATE_9'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            OUTP_7 (LATCH)
  Destination:       OUTP<7> (PAD)
  Source Clock:      ATUAL_STATE_9 falling

  Data Path: OUTP_7 to OUTP<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.801  OUTP_7 (OUTP_7)
     OBUF:I->O                 5.644          OUTP_7_OBUF (OUTP<7>)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.73 secs
 
--> 

Total memory usage is 4536504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    8 (   0 filtered)

