TimeQuest Timing Analyzer report for animation
Wed Nov 13 21:56:25 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'flipflop:stage3|y[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'flipflop:stage3|y[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'flipflop:stage3|y[0]'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'flipflop:stage3|y[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; animation                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; flipflop:stage3|y[0]                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { flipflop:stage3|y[0] }                  ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                        ;
+------------+-----------------+---------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                    ;
+------------+-----------------+---------------------------------------+-------------------------+
; INF MHz    ; 179.4 MHz       ; flipflop:stage3|y[0]                  ; limit due to hold check ;
; 94.5 MHz   ; 94.5 MHz        ; CLOCK_50                              ;                         ;
; 147.56 MHz ; 147.56 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;                         ;
+------------+-----------------+---------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -5.664 ; -15.232       ;
; CLOCK_50                              ; -1.543 ; -12.324       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.223 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -2.787 ; -5.431        ;
; CLOCK_50                              ; -1.637 ; -19.550       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.518  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'flipflop:stage3|y[0]'                                                                                                              ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -5.664 ; inputX[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.519      ; 6.737      ;
; -5.658 ; inputX[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.517      ; 6.736      ;
; -5.629 ; inputX[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.519      ; 6.702      ;
; -5.623 ; inputX[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.517      ; 6.701      ;
; -5.557 ; inputX[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.519      ; 6.630      ;
; -5.552 ; inputY[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.444      ; 6.557      ;
; -5.551 ; inputX[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.517      ; 6.629      ;
; -5.521 ; inputX[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.519      ; 6.594      ;
; -5.515 ; inputX[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.517      ; 6.593      ;
; -5.383 ; inputY[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.446      ; 6.383      ;
; -5.364 ; inputY[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.444      ; 6.369      ;
; -5.329 ; inputY[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.444      ; 6.334      ;
; -5.294 ; inputY[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.444      ; 6.299      ;
; -5.252 ; inputY[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.444      ; 6.257      ;
; -5.195 ; inputY[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.446      ; 6.195      ;
; -5.193 ; inputX[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.519      ; 6.266      ;
; -5.187 ; inputX[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.517      ; 6.265      ;
; -5.160 ; inputY[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.446      ; 6.160      ;
; -5.125 ; inputY[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.446      ; 6.125      ;
; -5.083 ; inputY[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.446      ; 6.083      ;
; -5.027 ; inputX[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.519      ; 6.100      ;
; -5.021 ; inputX[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.517      ; 6.099      ;
; -4.915 ; inputY[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.444      ; 5.920      ;
; -4.872 ; inputX[7]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.519      ; 5.945      ;
; -4.866 ; inputX[7]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.517      ; 5.944      ;
; -4.746 ; inputY[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.446      ; 5.746      ;
; -3.910 ; enable                       ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -1.161     ; 2.394      ;
; -3.813 ; inputX[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.522      ; 4.889      ;
; -3.807 ; inputX[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.520      ; 4.888      ;
; -3.137 ; inputY[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.448      ; 4.146      ;
; -2.968 ; inputY[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.450      ; 3.972      ;
; -2.930 ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.513      ; 3.997      ;
; -2.924 ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.511      ; 3.996      ;
; -2.857 ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.553      ; 3.964      ;
; -2.851 ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.551      ; 3.963      ;
; -2.733 ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.553      ; 3.840      ;
; -2.727 ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.551      ; 3.839      ;
; -2.723 ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.454      ; 3.738      ;
; -2.684 ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.553      ; 3.791      ;
; -2.678 ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.551      ; 3.790      ;
; -2.674 ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.454      ; 3.689      ;
; -2.650 ; enable                       ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.277      ; 3.488      ;
; -2.622 ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.454      ; 3.637      ;
; -2.604 ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.553      ; 3.711      ;
; -2.598 ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.551      ; 3.710      ;
; -2.554 ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.456      ; 3.564      ;
; -2.494 ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.456      ; 3.504      ;
; -2.481 ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.454      ; 3.496      ;
; -2.465 ; enable                       ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.279      ; 3.298      ;
; -2.453 ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.456      ; 3.463      ;
; -2.417 ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.513      ; 3.484      ;
; -2.411 ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.511      ; 3.483      ;
; -2.374 ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.454      ; 3.389      ;
; -2.312 ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.456      ; 3.322      ;
; -2.304 ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.454      ; 3.319      ;
; -2.219 ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.513      ; 3.286      ;
; -2.213 ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.511      ; 3.285      ;
; -2.205 ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.456      ; 3.215      ;
; -2.041 ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.456      ; 3.051      ;
; -1.939 ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.553      ; 3.046      ;
; -1.933 ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.551      ; 3.045      ;
; -1.877 ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.454      ; 2.892      ;
; -1.683 ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.456      ; 2.693      ;
; -0.822 ; flipflop:stage3|y[1]         ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.443      ; 1.826      ;
; -0.266 ; flipflop:stage3|y[1]         ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.445      ; 1.265      ;
; 2.205  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 3.971      ; 1.577      ;
; 2.341  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 3.973      ; 1.436      ;
; 2.705  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 3.971      ; 1.577      ;
; 2.841  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 3.973      ; 1.436      ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                 ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.543 ; NextState:stage2|Y[1]  ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.443     ; 0.636      ;
; -1.240 ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.292     ; 0.484      ;
; -0.986 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.232      ; 2.683      ;
; -0.984 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.237      ; 2.686      ;
; -0.960 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.241      ; 2.666      ;
; -0.805 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.223      ; 2.493      ;
; -0.668 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.247      ; 2.380      ;
; -0.662 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.245      ; 2.372      ;
; -0.660 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.248      ; 2.373      ;
; -0.533 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.235      ; 2.233      ;
; -0.529 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.230      ; 2.224      ;
; -0.524 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.245      ; 2.234      ;
; -0.518 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.232      ; 2.215      ;
; -0.516 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.247      ; 2.228      ;
; -0.496 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.235      ; 2.196      ;
; -0.493 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.239      ; 2.197      ;
; -0.207 ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.238      ; 1.910      ;
; 0.572  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.420      ; 2.634      ;
; 0.572  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.420      ; 2.634      ;
; 0.572  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.420      ; 2.634      ;
; 0.572  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.420      ; 2.634      ;
; 0.572  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.420      ; 2.634      ;
; 0.822  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.460      ; 2.424      ;
; 0.822  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.460      ; 2.424      ;
; 0.822  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.460      ; 2.424      ;
; 1.072  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.420      ; 2.634      ;
; 1.072  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.420      ; 2.634      ;
; 1.072  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.420      ; 2.634      ;
; 1.072  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.420      ; 2.634      ;
; 1.072  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.420      ; 2.634      ;
; 1.322  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.460      ; 2.424      ;
; 1.322  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.460      ; 2.424      ;
; 1.322  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.460      ; 2.424      ;
; 1.907  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 1.396      ;
; 1.907  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 1.396      ;
; 1.907  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 1.396      ;
; 1.907  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 1.396      ;
; 1.907  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 1.396      ;
; 1.907  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 1.396      ;
; 1.907  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 1.396      ;
; 2.407  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 1.396      ;
; 2.407  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 1.396      ;
; 2.407  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 1.396      ;
; 2.407  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 1.396      ;
; 2.407  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 1.396      ;
; 2.407  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 1.396      ;
; 2.407  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 1.396      ;
; 9.418  ; currentCYCLE[0]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 10.374     ;
; 9.494  ; currentCYCLE[1]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 10.298     ;
; 9.839  ; currentCYCLE[0]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.956      ;
; 9.842  ; currentCYCLE[5]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 9.950      ;
; 9.910  ; currentCYCLE[0]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.885      ;
; 9.915  ; currentCYCLE[1]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.880      ;
; 9.935  ; currentCYCLE[4]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.245     ; 9.856      ;
; 9.980  ; currentCYCLE[10]       ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 9.812      ;
; 9.981  ; currentCYCLE[0]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.814      ;
; 9.986  ; currentCYCLE[2]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.245     ; 9.805      ;
; 9.986  ; currentCYCLE[1]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.809      ;
; 10.015 ; currentCYCLE[7]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 9.777      ;
; 10.051 ; currentCYCLE[3]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.245     ; 9.740      ;
; 10.052 ; currentCYCLE[0]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.743      ;
; 10.057 ; currentCYCLE[1]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.738      ;
; 10.083 ; currentCYCLE[8]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 9.709      ;
; 10.122 ; currentCYCLE[6]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.245     ; 9.669      ;
; 10.123 ; currentCYCLE[0]        ; inputX[3]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.672      ;
; 10.128 ; currentCYCLE[1]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.667      ;
; 10.194 ; currentCYCLE[0]        ; inputX[2]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.601      ;
; 10.199 ; currentCYCLE[1]        ; inputX[3]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.596      ;
; 10.263 ; currentCYCLE[5]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.532      ;
; 10.265 ; currentCYCLE[0]        ; inputX[1]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.530      ;
; 10.270 ; currentCYCLE[1]        ; inputX[2]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.525      ;
; 10.303 ; currentCYCLE[11]       ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 9.489      ;
; 10.334 ; currentCYCLE[5]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.461      ;
; 10.339 ; currentCYCLE[9]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.245     ; 9.452      ;
; 10.341 ; currentCYCLE[1]        ; inputX[1]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.454      ;
; 10.356 ; currentCYCLE[4]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.438      ;
; 10.357 ; currentCYCLE[12]       ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.244     ; 9.435      ;
; 10.401 ; currentCYCLE[10]       ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.394      ;
; 10.405 ; currentCYCLE[5]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.390      ;
; 10.407 ; currentCYCLE[2]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.387      ;
; 10.427 ; currentCYCLE[4]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.367      ;
; 10.436 ; currentCYCLE[7]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.359      ;
; 10.472 ; currentCYCLE[3]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.322      ;
; 10.472 ; currentCYCLE[10]       ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.323      ;
; 10.476 ; currentCYCLE[5]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.319      ;
; 10.478 ; currentCYCLE[2]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.316      ;
; 10.498 ; currentCYCLE[4]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.296      ;
; 10.504 ; currentCYCLE[8]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.291      ;
; 10.507 ; currentCYCLE[7]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.288      ;
; 10.543 ; currentCYCLE[6]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.251      ;
; 10.543 ; currentCYCLE[3]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.251      ;
; 10.543 ; currentCYCLE[10]       ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.252      ;
; 10.547 ; currentCYCLE[5]        ; inputX[3]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.248      ;
; 10.549 ; currentCYCLE[2]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.245      ;
; 10.569 ; currentCYCLE[4]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.225      ;
; 10.575 ; currentCYCLE[8]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.220      ;
; 10.578 ; currentCYCLE[7]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.217      ;
; 10.614 ; currentCYCLE[6]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.180      ;
; 10.614 ; currentCYCLE[3]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.242     ; 9.180      ;
; 10.614 ; currentCYCLE[10]       ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.241     ; 9.181      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.806      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.275 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.754      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.284 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.745      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.308 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.721      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.636      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.566      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.514      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.505      ;
; 33.530 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.505      ;
; 33.530 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.505      ;
; 33.530 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.505      ;
; 33.530 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.505      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'flipflop:stage3|y[0]'                                                                                                               ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.787 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 3.973      ; 1.436      ;
; -2.644 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 3.971      ; 1.577      ;
; -2.287 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 3.973      ; 1.436      ;
; -2.144 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 3.971      ; 1.577      ;
; 0.320  ; flipflop:stage3|y[1]         ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.445      ; 1.265      ;
; 0.883  ; flipflop:stage3|y[1]         ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.443      ; 1.826      ;
; 1.737  ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.456      ; 2.693      ;
; 1.913  ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.454      ; 2.867      ;
; 1.993  ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.553      ; 3.046      ;
; 1.994  ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.551      ; 3.045      ;
; 2.095  ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.456      ; 3.051      ;
; 2.259  ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.456      ; 3.215      ;
; 2.271  ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.454      ; 3.225      ;
; 2.273  ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.513      ; 3.286      ;
; 2.274  ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.511      ; 3.285      ;
; 2.366  ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.456      ; 3.322      ;
; 2.392  ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.454      ; 3.346      ;
; 2.422  ; inputY[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.444      ; 3.366      ;
; 2.471  ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.513      ; 3.484      ;
; 2.472  ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.511      ; 3.483      ;
; 2.507  ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.456      ; 3.463      ;
; 2.507  ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.454      ; 3.461      ;
; 2.519  ; enable                       ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.279      ; 3.298      ;
; 2.530  ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.454      ; 3.484      ;
; 2.548  ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.456      ; 3.504      ;
; 2.608  ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.456      ; 3.564      ;
; 2.658  ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.553      ; 3.711      ;
; 2.659  ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.551      ; 3.710      ;
; 2.665  ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.454      ; 3.619      ;
; 2.711  ; enable                       ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.277      ; 3.488      ;
; 2.724  ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.454      ; 3.678      ;
; 2.738  ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.553      ; 3.791      ;
; 2.739  ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.551      ; 3.790      ;
; 2.782  ; inputY[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.448      ; 3.730      ;
; 2.787  ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.553      ; 3.840      ;
; 2.788  ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.551      ; 3.839      ;
; 2.860  ; inputY[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.446      ; 3.806      ;
; 2.911  ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.553      ; 3.964      ;
; 2.912  ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.551      ; 3.963      ;
; 2.984  ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.513      ; 3.997      ;
; 2.985  ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.511      ; 3.996      ;
; 3.022  ; inputY[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.450      ; 3.972      ;
; 3.068  ; inputY[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.444      ; 4.012      ;
; 3.108  ; inputY[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.444      ; 4.052      ;
; 3.131  ; inputY[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.444      ; 4.075      ;
; 3.180  ; inputY[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.444      ; 4.124      ;
; 3.218  ; inputY[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.444      ; 4.162      ;
; 3.381  ; inputX[7]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.519      ; 4.400      ;
; 3.382  ; inputX[7]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.517      ; 4.399      ;
; 3.506  ; inputY[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.446      ; 4.452      ;
; 3.546  ; inputY[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.446      ; 4.492      ;
; 3.569  ; inputY[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.446      ; 4.515      ;
; 3.593  ; inputX[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.519      ; 4.612      ;
; 3.594  ; inputX[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.517      ; 4.611      ;
; 3.618  ; inputY[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.446      ; 4.564      ;
; 3.656  ; inputY[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.446      ; 4.602      ;
; 3.669  ; inputX[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.519      ; 4.688      ;
; 3.670  ; inputX[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.517      ; 4.687      ;
; 3.759  ; inputX[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.519      ; 4.778      ;
; 3.760  ; inputX[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.517      ; 4.777      ;
; 3.795  ; inputX[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.519      ; 4.814      ;
; 3.796  ; inputX[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.517      ; 4.813      ;
; 3.867  ; inputX[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.522      ; 4.889      ;
; 3.867  ; inputX[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.519      ; 4.886      ;
; 3.868  ; inputX[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.520      ; 4.888      ;
; 3.868  ; inputX[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.517      ; 4.885      ;
; 3.902  ; inputX[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.519      ; 4.921      ;
; 3.903  ; inputX[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.517      ; 4.920      ;
; 4.055  ; enable                       ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -1.161     ; 2.394      ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                              ;
+--------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.637 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.396      ;
; -1.637 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.396      ;
; -1.637 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.396      ;
; -1.637 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.396      ;
; -1.637 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.396      ;
; -1.637 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.396      ;
; -1.637 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.396      ;
; -1.137 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.396      ;
; -1.137 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.396      ;
; -1.137 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.396      ;
; -1.137 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.396      ;
; -1.137 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.396      ;
; -1.137 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.396      ;
; -1.137 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.396      ;
; -1.052 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.460      ; 1.924      ;
; -1.052 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.460      ; 1.924      ;
; -1.052 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.460      ; 1.924      ;
; -0.987 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.420      ; 1.949      ;
; -0.987 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.420      ; 1.949      ;
; -0.987 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.420      ; 1.949      ;
; -0.987 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.420      ; 1.949      ;
; -0.987 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.420      ; 1.949      ;
; -0.552 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.460      ; 1.924      ;
; -0.552 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.460      ; 1.924      ;
; -0.552 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.460      ; 1.924      ;
; -0.487 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.420      ; 1.949      ;
; -0.487 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.420      ; 1.949      ;
; -0.487 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.420      ; 1.949      ;
; -0.487 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.420      ; 1.949      ;
; -0.487 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.420      ; 1.949      ;
; 0.577  ; changeCoordinate:stage4|y[6] ; changeCoordinate:stage4|y[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.843      ;
; 0.663  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.358      ; 1.255      ;
; 0.673  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.360      ; 1.267      ;
; 0.715  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.320      ; 1.269      ;
; 0.801  ; counter_modk:C0|Q[24]        ; counter_modk:C0|Q[24]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.803  ; changeCoordinate:stage4|y[0] ; changeCoordinate:stage4|y[0]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; counter_modk:C0|Q[11]        ; counter_modk:C0|Q[11]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter_modk:C0|Q[8]         ; counter_modk:C0|Q[8]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter_modk:C0|Q[10]        ; counter_modk:C0|Q[10]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter_modk:C0|Q[1]         ; counter_modk:C0|Q[1]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter_modk:C0|Q[4]         ; counter_modk:C0|Q[4]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter_modk:C0|Q[6]         ; counter_modk:C0|Q[6]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; changeCoordinate:stage4|x[7] ; changeCoordinate:stage4|x[7]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.812  ; changeCoordinate:stage4|y[1] ; changeCoordinate:stage4|y[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.825  ; changeCoordinate:stage4|y[4] ; changeCoordinate:stage4|y[4]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.831  ; changeCoordinate:stage4|y[2] ; changeCoordinate:stage4|y[2]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.835  ; counter_modk:C0|Q[18]        ; counter_modk:C0|Q[18]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; counter_modk:C0|Q[16]        ; counter_modk:C0|Q[16]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; counter_modk:C0|Q[5]         ; counter_modk:C0|Q[5]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; counter_modk:C0|Q[9]         ; counter_modk:C0|Q[9]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; counter_modk:C0|Q[0]         ; counter_modk:C0|Q[0]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; counter_modk:C0|Q[3]         ; counter_modk:C0|Q[3]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; counter_modk:C0|Q[2]         ; counter_modk:C0|Q[2]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.874  ; changeCoordinate:stage4|y[5] ; changeCoordinate:stage4|y[5]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.140      ;
; 0.876  ; changeCoordinate:stage4|y[3] ; changeCoordinate:stage4|y[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.142      ;
; 0.895  ; color[0]                     ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~portb_datain_reg0   ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.069      ; 1.198      ;
; 0.938  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.238      ; 1.910      ;
; 0.945  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.360      ; 1.539      ;
; 0.955  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.358      ; 1.547      ;
; 0.967  ; changeCoordinate:stage4|x[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.358      ; 1.559      ;
; 0.979  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.352      ; 1.565      ;
; 0.983  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.352      ; 1.569      ;
; 0.988  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.348      ; 1.570      ;
; 0.989  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.318      ; 1.541      ;
; 0.994  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.351      ; 1.579      ;
; 1.013  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.348      ; 1.595      ;
; 1.023  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.348      ; 1.605      ;
; 1.024  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.305      ; 1.563      ;
; 1.026  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.351      ; 1.611      ;
; 1.065  ; counter_modk:C0|Q[25]        ; counter_modk:C0|Q[25]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.331      ;
; 1.078  ; inputY[0]                    ; changeCoordinate:stage4|y[0]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.006     ; 1.338      ;
; 1.084  ; inputY[1]                    ; changeCoordinate:stage4|y[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.010     ; 1.340      ;
; 1.084  ; inputY[3]                    ; changeCoordinate:stage4|y[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.010     ; 1.340      ;
; 1.088  ; inputX[0]                    ; changeCoordinate:stage4|x[0]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.009      ; 1.363      ;
; 1.089  ; inputY[5]                    ; changeCoordinate:stage4|y[5]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.010     ; 1.345      ;
; 1.091  ; inputX[5]                    ; changeCoordinate:stage4|x[5]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.006      ; 1.363      ;
; 1.098  ; firstTime                    ; inputY[0]                                                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.156     ; 1.208      ;
; 1.101  ; inputY[2]                    ; changeCoordinate:stage4|y[2]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.010     ; 1.357      ;
; 1.113  ; inputX[6]                    ; changeCoordinate:stage4|x[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.006      ; 1.385      ;
; 1.117  ; inputX[2]                    ; changeCoordinate:stage4|x[2]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.034     ; 1.349      ;
; 1.125  ; inputX[3]                    ; changeCoordinate:stage4|x[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.034     ; 1.357      ;
; 1.126  ; inputX[4]                    ; changeCoordinate:stage4|x[4]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.034     ; 1.358      ;
; 1.136  ; inputX[1]                    ; changeCoordinate:stage4|x[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.034     ; 1.368      ;
; 1.139  ; flipflop:stage3|y[1]         ; changeCoordinate:stage4|y[0]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.011     ; 1.394      ;
; 1.139  ; flipflop:stage3|y[1]         ; changeCoordinate:stage4|y[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.011     ; 1.394      ;
; 1.139  ; flipflop:stage3|y[1]         ; changeCoordinate:stage4|y[2]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.011     ; 1.394      ;
; 1.139  ; flipflop:stage3|y[1]         ; changeCoordinate:stage4|y[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.011     ; 1.394      ;
; 1.139  ; flipflop:stage3|y[1]         ; changeCoordinate:stage4|y[4]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.011     ; 1.394      ;
; 1.139  ; flipflop:stage3|y[1]         ; changeCoordinate:stage4|y[5]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.011     ; 1.394      ;
; 1.139  ; flipflop:stage3|y[1]         ; changeCoordinate:stage4|y[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.011     ; 1.394      ;
; 1.144  ; inputY[6]                    ; changeCoordinate:stage4|y[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.010     ; 1.400      ;
; 1.153  ; inputX[7]                    ; changeCoordinate:stage4|x[7]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.034     ; 1.385      ;
; 1.178  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.358      ; 1.770      ;
; 1.179  ; color[0]                     ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_datain_reg0   ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.484      ;
; 1.186  ; changeCoordinate:stage4|y[0] ; changeCoordinate:stage4|y[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; counter_modk:C0|Q[10]        ; counter_modk:C0|Q[11]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; counter_modk:C0|Q[8]         ; counter_modk:C0|Q[9]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; counter_modk:C0|Q[1]         ; counter_modk:C0|Q[2]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.193  ; changeCoordinate:stage4|x[3] ; changeCoordinate:stage4|x[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.194  ; counter_modk:C0|Q[7]         ; counter_modk:C0|Q[8]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.460      ;
+--------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.518 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.699 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.963      ;
; 0.707 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.971      ;
; 0.810 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.825 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.841 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.116      ;
; 0.862 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.862 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.919 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.183      ;
; 0.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
; 0.959 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.257      ;
; 0.998 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.266      ;
; 0.999 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.267      ;
; 1.010 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.277      ;
; 1.010 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.278      ;
; 1.034 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.301      ;
; 1.075 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.342      ;
; 1.117 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.383      ;
; 1.117 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.383      ;
; 1.117 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.383      ;
; 1.146 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.413      ;
; 1.158 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.426      ;
; 1.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.457      ;
; 1.196 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.196 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.198 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.496      ;
; 1.199 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.200 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.208 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.227 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.229 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.497      ;
; 1.231 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.497      ;
; 1.236 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.241 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.542      ;
; 1.241 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.503      ;
; 1.246 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.513      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.250 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.551      ;
; 1.254 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.260 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.561      ;
; 1.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.528      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.270 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.271 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.537      ;
; 1.277 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.562      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.281 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.566      ;
; 1.286 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.576      ;
; 1.288 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.573      ;
; 1.291 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.585      ;
; 1.291 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.559      ;
; 1.295 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.563      ;
; 1.298 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.564      ;
; 1.300 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.566      ;
; 1.319 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.333 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.599      ;
; 1.335 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.601      ;
; 1.341 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.341 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.345 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.611      ;
; 1.357 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.623      ;
; 1.365 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.632      ;
; 1.366 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.369 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.635      ;
; 1.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.637      ;
; 1.378 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.644      ;
; 1.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.663      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.667      ;
; 1.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.670      ;
; 1.407 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.673      ;
; 1.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.678      ;
; 1.428 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.429 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.697      ;
; 1.430 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.718      ;
; 1.445 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.733      ;
; 1.449 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.715      ;
; 1.461 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.762      ;
; 1.465 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.475 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.478 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.744      ;
; 1.478 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.744      ;
; 1.485 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.751      ;
; 1.488 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.773      ;
; 1.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.758      ;
; 1.494 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.760      ;
; 1.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.765      ;
; 1.501 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.802      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                       ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.178  ; 5.178  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.178  ; 5.178  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 3.278  ; 3.278  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.469  ; 2.469  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.549  ; 2.549  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.457  ; 2.457  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 2.224  ; 2.224  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 2.491  ; 2.491  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 1.315  ; 1.315  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.416  ; 0.416  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.763  ; 0.763  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.044  ; 0.044  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.182 ; -0.182 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.142 ; -0.142 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 4.098  ; 4.098  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.796 ; -4.796 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -4.796 ; -4.796 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.412  ; 0.412  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -2.205 ; -2.205 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.501 ; -1.501 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.652 ; -1.652 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -1.631 ; -1.631 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -1.469 ; -1.469 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -1.807 ; -1.807 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -1.199 ; -1.199 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -1.085 ; -1.085 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.186 ; -0.186 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.533 ; -0.533 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.186  ; 0.186  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.412  ; 0.412  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.372  ; 0.372  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -4.186 ; -4.186 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -3.868 ; -3.868 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.370 ; 9.370 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.119 ; 9.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.119 ; 9.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.867 ; 8.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.857 ; 8.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.370 ; 9.370 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.350 ; 9.350 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.350 ; 9.350 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.340 ; 9.340 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.340 ; 9.340 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.324 ; 4.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.622 ; 8.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.412 ; 8.412 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.412 ; 8.412 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.402 ; 8.402 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.402 ; 8.402 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.622 ; 8.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.622 ; 8.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.587 ; 8.587 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.607 ; 8.607 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.619 ; 8.619 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.619 ; 8.619 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.603 ; 4.603 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.755 ; 8.755 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.755 ; 8.755 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.535 ; 8.535 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.512 ; 8.512 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.522 ; 8.522 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.243 ; 8.243 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.243 ; 8.243 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.398 ; 5.398 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.487 ; 5.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.749 ; 5.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.749 ; 5.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.497 ; 5.497 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.487 ; 5.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.000 ; 6.000 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.990 ; 5.990 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.980 ; 5.980 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.980 ; 5.980 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.970 ; 5.970 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.970 ; 5.970 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.324 ; 4.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.715 ; 5.715 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.715 ; 5.715 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.925 ; 5.925 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.925 ; 5.925 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.890 ; 5.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.910 ; 5.910 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.922 ; 5.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.922 ; 5.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.603 ; 4.603 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.816 ; 5.816 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.328 ; 6.328 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.163 ; 6.163 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.163 ; 6.163 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.173 ; 6.173 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.173 ; 6.173 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.108 ; 6.108 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.085 ; 6.085 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.095 ; 6.095 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.816 ; 5.816 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.816 ; 5.816 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.398 ; 5.398 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -2.105 ; -6.152        ;
; CLOCK_50                              ; -0.451 ; -0.539        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.902 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.551 ; -3.029        ;
; CLOCK_50                              ; -0.901 ; -11.450       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.239  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'flipflop:stage3|y[0]'                                                                                                              ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.105 ; inputX[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.747      ; 2.960      ;
; -2.091 ; inputX[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.747      ; 2.946      ;
; -2.084 ; inputX[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.744      ; 2.941      ;
; -2.070 ; inputX[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.744      ; 2.927      ;
; -2.058 ; inputY[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.701      ; 2.872      ;
; -2.055 ; inputX[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.747      ; 2.910      ;
; -2.034 ; inputX[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.744      ; 2.891      ;
; -2.033 ; inputX[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.747      ; 2.888      ;
; -2.012 ; inputX[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.744      ; 2.869      ;
; -1.993 ; inputY[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.704      ; 2.805      ;
; -1.974 ; inputY[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.701      ; 2.788      ;
; -1.963 ; enable                       ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -0.987     ; 1.115      ;
; -1.961 ; inputY[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.701      ; 2.775      ;
; -1.936 ; inputY[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.701      ; 2.750      ;
; -1.923 ; inputY[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.701      ; 2.737      ;
; -1.909 ; inputY[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.704      ; 2.721      ;
; -1.898 ; inputX[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.747      ; 2.753      ;
; -1.896 ; inputY[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.704      ; 2.708      ;
; -1.877 ; inputX[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.744      ; 2.734      ;
; -1.871 ; inputY[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.704      ; 2.683      ;
; -1.858 ; inputY[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.704      ; 2.670      ;
; -1.837 ; inputX[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.747      ; 2.692      ;
; -1.816 ; inputX[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.744      ; 2.673      ;
; -1.805 ; inputY[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.701      ; 2.619      ;
; -1.777 ; inputX[7]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.747      ; 2.632      ;
; -1.756 ; inputX[7]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.744      ; 2.613      ;
; -1.740 ; inputY[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.704      ; 2.552      ;
; -1.332 ; inputX[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.748      ; 2.188      ;
; -1.311 ; inputX[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.169      ;
; -1.093 ; enable                       ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.396      ; 1.602      ;
; -1.019 ; enable                       ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.399      ; 1.526      ;
; -1.018 ; inputY[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.705      ; 1.836      ;
; -0.965 ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.739      ; 1.812      ;
; -0.953 ; inputY[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.708      ; 1.769      ;
; -0.944 ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.736      ; 1.793      ;
; -0.931 ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.752      ; 1.791      ;
; -0.910 ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.749      ; 1.772      ;
; -0.885 ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.752      ; 1.745      ;
; -0.864 ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.749      ; 1.726      ;
; -0.851 ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.752      ; 1.711      ;
; -0.830 ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.749      ; 1.692      ;
; -0.830 ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.707      ; 1.650      ;
; -0.812 ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.707      ; 1.632      ;
; -0.811 ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.752      ; 1.671      ;
; -0.790 ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.749      ; 1.652      ;
; -0.788 ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.707      ; 1.608      ;
; -0.765 ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.710      ; 1.583      ;
; -0.747 ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.710      ; 1.565      ;
; -0.723 ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.710      ; 1.541      ;
; -0.719 ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.707      ; 1.539      ;
; -0.710 ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.739      ; 1.557      ;
; -0.689 ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.736      ; 1.538      ;
; -0.665 ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.707      ; 1.485      ;
; -0.654 ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.710      ; 1.472      ;
; -0.609 ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.707      ; 1.429      ;
; -0.607 ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.739      ; 1.454      ;
; -0.600 ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.710      ; 1.418      ;
; -0.586 ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.736      ; 1.435      ;
; -0.541 ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.752      ; 1.401      ;
; -0.520 ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.749      ; 1.382      ;
; -0.510 ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.710      ; 1.328      ;
; -0.465 ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.707      ; 1.285      ;
; -0.400 ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.710      ; 1.218      ;
; -0.022 ; flipflop:stage3|y[1]         ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.700      ; 0.835      ;
; 0.229  ; flipflop:stage3|y[1]         ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.703      ; 0.582      ;
; 1.591  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.064      ; 0.727      ;
; 1.659  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.067      ; 0.657      ;
; 2.091  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.064      ; 0.727      ;
; 2.159  ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.067      ; 0.657      ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                 ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.451 ; NextState:stage2|Y[1]  ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.700     ; 0.283      ;
; -0.088 ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.411     ; 0.209      ;
; 0.344  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.040      ; 1.195      ;
; 0.349  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.045      ; 1.195      ;
; 0.359  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.049      ; 1.189      ;
; 0.418  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.032      ; 1.113      ;
; 0.494  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.053      ; 1.058      ;
; 0.501  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.055      ; 1.053      ;
; 0.501  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.051      ; 1.049      ;
; 0.539  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.038      ; 0.998      ;
; 0.542  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.043      ; 1.000      ;
; 0.549  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.052      ; 1.002      ;
; 0.553  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.042      ; 0.988      ;
; 0.561  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.054      ; 0.992      ;
; 0.573  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.049      ; 0.975      ;
; 0.573  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.045      ; 0.971      ;
; 0.672  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.315      ; 1.316      ;
; 0.672  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.315      ; 1.316      ;
; 0.672  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.315      ; 1.316      ;
; 0.672  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.315      ; 1.316      ;
; 0.672  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.315      ; 1.316      ;
; 0.706  ; NextState:stage2|start ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.047      ; 0.840      ;
; 0.782  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.328      ; 1.219      ;
; 0.782  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.328      ; 1.219      ;
; 0.782  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.328      ; 1.219      ;
; 1.172  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.315      ; 1.316      ;
; 1.172  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.315      ; 1.316      ;
; 1.172  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.315      ; 1.316      ;
; 1.172  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.315      ; 1.316      ;
; 1.172  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.315      ; 1.316      ;
; 1.281  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.357      ; 0.749      ;
; 1.281  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.357      ; 0.749      ;
; 1.281  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.357      ; 0.749      ;
; 1.281  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.357      ; 0.749      ;
; 1.281  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.357      ; 0.749      ;
; 1.281  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.357      ; 0.749      ;
; 1.281  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.357      ; 0.749      ;
; 1.282  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.328      ; 1.219      ;
; 1.282  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.328      ; 1.219      ;
; 1.282  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.328      ; 1.219      ;
; 1.781  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.357      ; 0.749      ;
; 1.781  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.357      ; 0.749      ;
; 1.781  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.357      ; 0.749      ;
; 1.781  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.357      ; 0.749      ;
; 1.781  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.357      ; 0.749      ;
; 1.781  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.357      ; 0.749      ;
; 1.781  ; flipflop:stage3|y[0]   ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.357      ; 0.749      ;
; 14.979 ; currentCYCLE[0]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.703      ;
; 15.016 ; currentCYCLE[1]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.666      ;
; 15.189 ; currentCYCLE[0]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.494      ;
; 15.211 ; currentCYCLE[5]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.471      ;
; 15.224 ; currentCYCLE[0]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.459      ;
; 15.226 ; currentCYCLE[1]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.457      ;
; 15.231 ; currentCYCLE[4]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.451      ;
; 15.243 ; currentCYCLE[2]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.439      ;
; 15.259 ; currentCYCLE[0]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.424      ;
; 15.261 ; currentCYCLE[1]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.422      ;
; 15.275 ; currentCYCLE[3]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.407      ;
; 15.286 ; currentCYCLE[10]       ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.396      ;
; 15.290 ; currentCYCLE[7]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.392      ;
; 15.294 ; currentCYCLE[0]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.389      ;
; 15.296 ; currentCYCLE[1]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.387      ;
; 15.323 ; currentCYCLE[8]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.359      ;
; 15.329 ; currentCYCLE[0]        ; inputX[3]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.354      ;
; 15.331 ; currentCYCLE[1]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.352      ;
; 15.337 ; currentCYCLE[6]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.345      ;
; 15.364 ; currentCYCLE[0]        ; inputX[2]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.319      ;
; 15.366 ; currentCYCLE[1]        ; inputX[3]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.317      ;
; 15.399 ; currentCYCLE[0]        ; inputX[1]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.284      ;
; 15.401 ; currentCYCLE[1]        ; inputX[2]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.282      ;
; 15.421 ; currentCYCLE[5]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.262      ;
; 15.432 ; currentCYCLE[11]       ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.250      ;
; 15.436 ; currentCYCLE[1]        ; inputX[1]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.247      ;
; 15.441 ; currentCYCLE[4]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.242      ;
; 15.445 ; currentCYCLE[9]        ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.237      ;
; 15.453 ; currentCYCLE[2]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.230      ;
; 15.456 ; currentCYCLE[5]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.227      ;
; 15.473 ; currentCYCLE[12]       ; inputX[0]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.350     ; 4.209      ;
; 15.476 ; currentCYCLE[4]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.207      ;
; 15.485 ; currentCYCLE[3]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.198      ;
; 15.488 ; currentCYCLE[2]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.195      ;
; 15.491 ; currentCYCLE[5]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.192      ;
; 15.496 ; currentCYCLE[10]       ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.187      ;
; 15.500 ; currentCYCLE[7]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.183      ;
; 15.511 ; currentCYCLE[4]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.172      ;
; 15.520 ; currentCYCLE[3]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.163      ;
; 15.523 ; currentCYCLE[2]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.160      ;
; 15.526 ; currentCYCLE[5]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.157      ;
; 15.531 ; currentCYCLE[10]       ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.152      ;
; 15.533 ; currentCYCLE[8]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.150      ;
; 15.535 ; currentCYCLE[7]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.148      ;
; 15.546 ; currentCYCLE[4]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.137      ;
; 15.547 ; currentCYCLE[6]        ; inputX[7]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.136      ;
; 15.555 ; currentCYCLE[3]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.128      ;
; 15.558 ; currentCYCLE[2]        ; inputX[4]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.125      ;
; 15.561 ; currentCYCLE[5]        ; inputX[3]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.122      ;
; 15.566 ; currentCYCLE[10]       ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.117      ;
; 15.568 ; currentCYCLE[8]        ; inputX[6]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.115      ;
; 15.570 ; currentCYCLE[7]        ; inputX[5]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.113      ;
; 15.581 ; currentCYCLE[4]        ; inputX[3]                                                                                                                    ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.349     ; 4.102      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.902 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.170      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.163      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.150      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.125      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.061      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.014 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.054      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.041      ;
; 37.046 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.029      ;
; 37.046 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.029      ;
; 37.046 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.029      ;
; 37.046 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.029      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'flipflop:stage3|y[0]'                                                                                                               ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.551 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.067      ; 0.657      ;
; -1.478 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.064      ; 0.727      ;
; -1.051 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.067      ; 0.657      ;
; -0.978 ; flipflop:stage3|y[0]         ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.064      ; 0.727      ;
; 0.379  ; flipflop:stage3|y[1]         ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.703      ; 0.582      ;
; 0.635  ; flipflop:stage3|y[1]         ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.700      ; 0.835      ;
; 1.008  ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.710      ; 1.218      ;
; 1.074  ; changeCoordinate:stage4|y[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.707      ; 1.281      ;
; 1.118  ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.710      ; 1.328      ;
; 1.133  ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.749      ; 1.382      ;
; 1.149  ; changeCoordinate:stage4|x[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.752      ; 1.401      ;
; 1.188  ; changeCoordinate:stage4|y[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.707      ; 1.395      ;
; 1.199  ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.736      ; 1.435      ;
; 1.208  ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.710      ; 1.418      ;
; 1.215  ; changeCoordinate:stage4|x[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.739      ; 1.454      ;
; 1.240  ; changeCoordinate:stage4|y[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.707      ; 1.447      ;
; 1.262  ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.710      ; 1.472      ;
; 1.282  ; inputY[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.701      ; 1.483      ;
; 1.291  ; changeCoordinate:stage4|y[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.707      ; 1.498      ;
; 1.302  ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.736      ; 1.538      ;
; 1.306  ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.707      ; 1.513      ;
; 1.318  ; changeCoordinate:stage4|x[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.739      ; 1.557      ;
; 1.331  ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.710      ; 1.541      ;
; 1.355  ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.710      ; 1.565      ;
; 1.368  ; changeCoordinate:stage4|y[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.707      ; 1.575      ;
; 1.373  ; changeCoordinate:stage4|y[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.710      ; 1.583      ;
; 1.401  ; changeCoordinate:stage4|y[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.707      ; 1.608      ;
; 1.403  ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.749      ; 1.652      ;
; 1.419  ; changeCoordinate:stage4|x[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.752      ; 1.671      ;
; 1.421  ; inputY[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.705      ; 1.626      ;
; 1.443  ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.749      ; 1.692      ;
; 1.459  ; changeCoordinate:stage4|x[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.752      ; 1.711      ;
; 1.477  ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.749      ; 1.726      ;
; 1.493  ; changeCoordinate:stage4|x[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.752      ; 1.745      ;
; 1.496  ; inputY[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.704      ; 1.700      ;
; 1.523  ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.749      ; 1.772      ;
; 1.531  ; inputY[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.701      ; 1.732      ;
; 1.539  ; changeCoordinate:stage4|x[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.752      ; 1.791      ;
; 1.541  ; inputY[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.701      ; 1.742      ;
; 1.557  ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.736      ; 1.793      ;
; 1.560  ; inputY[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.701      ; 1.761      ;
; 1.561  ; inputY[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.708      ; 1.769      ;
; 1.573  ; changeCoordinate:stage4|x[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.739      ; 1.812      ;
; 1.579  ; inputY[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.701      ; 1.780      ;
; 1.605  ; inputY[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.701      ; 1.806      ;
; 1.627  ; enable                       ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.399      ; 1.526      ;
; 1.691  ; inputX[7]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.744      ; 1.935      ;
; 1.706  ; enable                       ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.396      ; 1.602      ;
; 1.707  ; inputX[7]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.747      ; 1.954      ;
; 1.745  ; inputY[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.704      ; 1.949      ;
; 1.755  ; inputY[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.704      ; 1.959      ;
; 1.774  ; inputY[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.704      ; 1.978      ;
; 1.788  ; inputX[6]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.744      ; 2.032      ;
; 1.793  ; inputY[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.704      ; 1.997      ;
; 1.804  ; inputX[6]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.747      ; 2.051      ;
; 1.819  ; inputY[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.704      ; 2.023      ;
; 1.824  ; inputX[5]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.744      ; 2.068      ;
; 1.840  ; inputX[5]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.747      ; 2.087      ;
; 1.865  ; inputX[4]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.744      ; 2.109      ;
; 1.881  ; inputX[4]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.747      ; 2.128      ;
; 1.887  ; inputX[3]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.744      ; 2.131      ;
; 1.903  ; inputX[3]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.747      ; 2.150      ;
; 1.923  ; inputX[1]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.744      ; 2.167      ;
; 1.924  ; inputX[0]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 2.169      ;
; 1.937  ; inputX[2]                    ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.744      ; 2.181      ;
; 1.939  ; inputX[1]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.747      ; 2.186      ;
; 1.940  ; inputX[0]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.748      ; 2.188      ;
; 1.953  ; inputX[2]                    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.747      ; 2.200      ;
; 2.602  ; enable                       ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -0.987     ; 1.115      ;
+--------+------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                              ;
+--------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.901 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.357      ; 0.749      ;
; -0.901 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.357      ; 0.749      ;
; -0.901 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.357      ; 0.749      ;
; -0.901 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.357      ; 0.749      ;
; -0.901 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.357      ; 0.749      ;
; -0.901 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.357      ; 0.749      ;
; -0.901 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.357      ; 0.749      ;
; -0.651 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.328      ; 0.970      ;
; -0.651 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.328      ; 0.970      ;
; -0.651 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.328      ; 0.970      ;
; -0.638 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.315      ; 0.970      ;
; -0.638 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.315      ; 0.970      ;
; -0.638 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.315      ; 0.970      ;
; -0.638 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.315      ; 0.970      ;
; -0.638 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.315      ; 0.970      ;
; -0.401 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.357      ; 0.749      ;
; -0.401 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.357      ; 0.749      ;
; -0.401 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.357      ; 0.749      ;
; -0.401 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.357      ; 0.749      ;
; -0.401 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.357      ; 0.749      ;
; -0.401 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.357      ; 0.749      ;
; -0.401 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.357      ; 0.749      ;
; -0.151 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.328      ; 0.970      ;
; -0.151 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.328      ; 0.970      ;
; -0.151 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.328      ; 0.970      ;
; -0.138 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.315      ; 0.970      ;
; -0.138 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.315      ; 0.970      ;
; -0.138 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.315      ; 0.970      ;
; -0.138 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.315      ; 0.970      ;
; -0.138 ; flipflop:stage3|y[0]         ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.315      ; 0.970      ;
; 0.065  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.418      ; 0.621      ;
; 0.071  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.629      ;
; 0.084  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.407      ; 0.629      ;
; 0.155  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.047      ; 0.840      ;
; 0.181  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.739      ;
; 0.199  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.418      ; 0.755      ;
; 0.202  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.405      ; 0.745      ;
; 0.206  ; changeCoordinate:stage4|x[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.418      ; 0.762      ;
; 0.208  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.761      ;
; 0.212  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.765      ;
; 0.222  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.411      ; 0.771      ;
; 0.225  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.413      ; 0.776      ;
; 0.238  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.395      ; 0.771      ;
; 0.238  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.411      ; 0.787      ;
; 0.244  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.411      ; 0.793      ;
; 0.248  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.413      ; 0.799      ;
; 0.267  ; changeCoordinate:stage4|y[6] ; changeCoordinate:stage4|y[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.419      ;
; 0.288  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.049      ; 0.975      ;
; 0.288  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.045      ; 0.971      ;
; 0.292  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.418      ; 0.848      ;
; 0.300  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.054      ; 0.992      ;
; 0.308  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.042      ; 0.988      ;
; 0.312  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.865      ;
; 0.312  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.052      ; 1.002      ;
; 0.319  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.043      ; 1.000      ;
; 0.322  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.038      ; 0.998      ;
; 0.335  ; changeCoordinate:stage4|x[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.893      ;
; 0.341  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.413      ; 0.892      ;
; 0.358  ; counter_modk:C0|Q[24]        ; counter_modk:C0|Q[24]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; changeCoordinate:stage4|y[0] ; changeCoordinate:stage4|y[0]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; counter_modk:C0|Q[1]         ; counter_modk:C0|Q[1]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.055      ; 1.053      ;
; 0.360  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.051      ; 1.049      ;
; 0.361  ; counter_modk:C0|Q[11]        ; counter_modk:C0|Q[11]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter_modk:C0|Q[8]         ; counter_modk:C0|Q[8]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter_modk:C0|Q[10]        ; counter_modk:C0|Q[10]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter_modk:C0|Q[4]         ; counter_modk:C0|Q[4]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter_modk:C0|Q[6]         ; counter_modk:C0|Q[6]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; changeCoordinate:stage4|y[1] ; changeCoordinate:stage4|y[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; changeCoordinate:stage4|x[7] ; changeCoordinate:stage4|x[7]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; changeCoordinate:stage4|x[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.917      ;
; 0.367  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.053      ; 1.058      ;
; 0.368  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.408      ; 0.914      ;
; 0.369  ; counter_modk:C0|Q[18]        ; counter_modk:C0|Q[18]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter_modk:C0|Q[16]        ; counter_modk:C0|Q[16]                                                                                                              ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; counter_modk:C0|Q[5]         ; counter_modk:C0|Q[5]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; counter_modk:C0|Q[9]         ; counter_modk:C0|Q[9]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; counter_modk:C0|Q[0]         ; counter_modk:C0|Q[0]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; changeCoordinate:stage4|x[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.413      ; 0.922      ;
; 0.372  ; counter_modk:C0|Q[3]         ; counter_modk:C0|Q[3]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; counter_modk:C0|Q[2]         ; counter_modk:C0|Q[2]                                                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; changeCoordinate:stage4|y[4] ; changeCoordinate:stage4|y[4]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.409      ; 0.920      ;
; 0.373  ; changeCoordinate:stage4|y[2] ; changeCoordinate:stage4|y[2]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.376  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.408      ; 0.922      ;
; 0.381  ; color[0]                     ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~portb_datain_reg0   ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.063      ; 0.582      ;
; 0.386  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.398      ; 0.922      ;
; 0.389  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.409      ; 0.936      ;
; 0.391  ; changeCoordinate:stage4|y[3] ; changeCoordinate:stage4|y[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.392  ; changeCoordinate:stage4|y[5] ; changeCoordinate:stage4|y[5]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.393  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.404      ; 0.935      ;
; 0.394  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.404      ; 0.936      ;
; 0.398  ; changeCoordinate:stage4|x[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.398      ; 0.934      ;
; 0.404  ; changeCoordinate:stage4|x[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.398      ; 0.940      ;
; 0.443  ; NextState:stage2|start       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.032      ; 1.113      ;
; 0.461  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.402      ; 1.001      ;
; 0.467  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 1.025      ;
; 0.474  ; changeCoordinate:stage4|x[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.400      ; 1.012      ;
; 0.476  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.408      ; 1.022      ;
; 0.484  ; changeCoordinate:stage4|x[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.409      ; 1.031      ;
+--------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.239 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.318 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.469      ;
; 0.324 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.475      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.410 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.562      ;
; 0.414 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.565      ;
; 0.416 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.623      ;
; 0.447 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.601      ;
; 0.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.602      ;
; 0.454 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.607      ;
; 0.461 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.615      ;
; 0.461 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.614      ;
; 0.480 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.633      ;
; 0.502 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.666      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.669      ;
; 0.516 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.731      ;
; 0.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.528 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.695      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.702      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.565 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.567 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.721      ;
; 0.567 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.721      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.775      ;
; 0.571 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.719      ;
; 0.571 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.774      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.770      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.772      ;
; 0.577 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.777      ;
; 0.583 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.588 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.592 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.744      ;
; 0.600 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.609 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.613 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.766      ;
; 0.614 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.621 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.623 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.778      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.781      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.781      ;
; 0.631 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.832      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.839      ;
; 0.639 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.850      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.647 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.867      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.861      ;
; 0.670 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                       ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.429  ; 1.429  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.054  ; 1.054  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.080  ; 1.080  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.080  ; 1.080  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.936  ; 0.936  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 1.064  ; 1.064  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.759  ; 0.759  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.612  ; 0.612  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.197  ; 0.197  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.372  ; 0.372  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.061 ; -0.061 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.164 ; -0.164 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.136 ; -0.136 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 2.436  ; 2.436  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.602 ; -2.602 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.602 ; -2.602 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.284  ; 0.284  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.894 ; -0.894 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.621 ; -0.621 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.682 ; -0.682 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.717 ; -0.717 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.608 ; -0.608 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.501 ; -0.501 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.492 ; -0.492 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.252 ; -0.252 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.181  ; 0.181  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.284  ; 0.284  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.256  ; 0.256  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.465 ; -2.465 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.316 ; -2.316 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.372 ; 4.372 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.372 ; 4.372 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.237 ; 4.237 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.491 ; 4.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.479 ; 4.479 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.479 ; 4.479 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.223 ; 2.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.076 ; 4.076 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.076 ; 4.076 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.066 ; 4.066 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.066 ; 4.066 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.136 ; 4.136 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.156 ; 4.156 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.347 ; 2.347 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.156 ; 4.156 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.156 ; 4.156 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.103 ; 4.103 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.113 ; 4.113 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.972 ; 3.972 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.972 ; 3.972 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.713 ; 2.713 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.895 ; 2.895 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.895 ; 2.895 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.024 ; 3.024 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.014 ; 3.014 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.002 ; 3.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.002 ; 3.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.223 ; 2.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.868 ; 2.868 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.868 ; 2.868 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.965 ; 2.965 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.965 ; 2.965 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.928 ; 2.928 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.948 ; 2.948 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.347 ; 2.347 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.154 ; 3.154 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.071 ; 3.071 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.071 ; 3.071 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.050 ; 3.050 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.713 ; 2.713 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -5.664  ; -2.787  ; N/A      ; N/A     ; 0.500               ;
;  CLOCK_50                              ; -1.543  ; -1.637  ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.223  ; 0.239   ; N/A      ; N/A     ; 17.873              ;
;  flipflop:stage3|y[0]                  ; -5.664  ; -2.787  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -27.556 ; -24.981 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -12.324 ; -19.550 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  flipflop:stage3|y[0]                  ; -15.232 ; -5.431  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+---------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.178  ; 5.178  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.178  ; 5.178  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 3.278  ; 3.278  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.469  ; 2.469  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.549  ; 2.549  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.457  ; 2.457  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 2.224  ; 2.224  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 2.491  ; 2.491  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 1.315  ; 1.315  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.416  ; 0.416  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.763  ; 0.763  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.044  ; 0.044  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.164 ; -0.164 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.136 ; -0.136 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 4.098  ; 4.098  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.602 ; -2.602 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.602 ; -2.602 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.412  ; 0.412  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.894 ; -0.894 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.621 ; -0.621 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.682 ; -0.682 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.717 ; -0.717 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.608 ; -0.608 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.501 ; -0.501 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.492 ; -0.492 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.252 ; -0.252 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.186  ; 0.186  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.412  ; 0.412  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.372  ; 0.372  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.465 ; -2.465 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.316 ; -2.316 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.370 ; 9.370 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.119 ; 9.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.119 ; 9.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.867 ; 8.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.857 ; 8.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.370 ; 9.370 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.350 ; 9.350 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.350 ; 9.350 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.340 ; 9.340 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.340 ; 9.340 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.324 ; 4.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.622 ; 8.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.412 ; 8.412 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.412 ; 8.412 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.402 ; 8.402 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.402 ; 8.402 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.622 ; 8.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.622 ; 8.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.587 ; 8.587 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.607 ; 8.607 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.619 ; 8.619 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.619 ; 8.619 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.603 ; 4.603 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.755 ; 8.755 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.755 ; 8.755 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.590 ; 8.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.600 ; 8.600 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.535 ; 8.535 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.512 ; 8.512 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.522 ; 8.522 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.243 ; 8.243 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.243 ; 8.243 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.398 ; 5.398 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.895 ; 2.895 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.895 ; 2.895 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.024 ; 3.024 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.014 ; 3.014 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.002 ; 3.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.002 ; 3.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.223 ; 2.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.868 ; 2.868 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.868 ; 2.868 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.965 ; 2.965 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.965 ; 2.965 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.928 ; 2.928 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.948 ; 2.948 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.347 ; 2.347 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.154 ; 3.154 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.071 ; 3.071 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.071 ; 3.071 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.050 ; 3.050 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.713 ; 2.713 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 189328   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 23       ; 40       ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 1070     ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 189328   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 23       ; 40       ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 1070     ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 13 21:56:20 2013
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "stage2|start|combout" is a latch
    Warning (335094): Node "stage2|Y[0]|combout" is a latch
    Warning (335094): Node "stage2|Y[1]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name flipflop:stage3|y[0] flipflop:stage3|y[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.664       -15.232 flipflop:stage3|y[0] 
    Info (332119):    -1.543       -12.324 CLOCK_50 
    Info (332119):    33.223         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.787
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.787        -5.431 flipflop:stage3|y[0] 
    Info (332119):    -1.637       -19.550 CLOCK_50 
    Info (332119):     0.518         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.105
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.105        -6.152 flipflop:stage3|y[0] 
    Info (332119):    -0.451        -0.539 CLOCK_50 
    Info (332119):    36.902         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.551
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.551        -3.029 flipflop:stage3|y[0] 
    Info (332119):    -0.901       -11.450 CLOCK_50 
    Info (332119):     0.239         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 284 megabytes
    Info: Processing ended: Wed Nov 13 21:56:25 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


