// SPDX-License-Identifier: MPL-2.0
#include <array>
#include <cstdint>
#include <string_view>
#include <initializer_list>
#include "instructions.hpp"

using enum RVInstructionFormat;
using enum RVInstructionID;
using enum RVInstructionSet;
using std::nullopt;

const std::array<rvinstruction, 273> instructions = {
        {{"lui", U, LUI, 0b0110111, 0b000, RV32I},
         {"auipc", U, AUIPC, 0b0010111, 0b000, RV32I},
         {"jal", J, JAL, 0b1101111, 0b000, RV32I},
         {"jalr", I, JALR, 0b1100111, 0b000, RV32I},
         {"beq", B, BEQ, 0b1100011, 0b000, RV32I},
         {"bne", B, BNE, 0b1100011, 0b001, RV32I},
         {"blt", B, BLT, 0b1100011, 0b001, RV32I},
         {"bge", B, BGE, 0b1100011, 0b100, RV32I},
         {"bltu", B, BLTU, 0b1100011, 0b101, RV32I},
         {"bgeu", B, BGEU, 0b1100011, 0b110, RV32I},
         {"lb", I, LB, 0b0000011, 0b000, RV32I},
         {"lh", I, LH, 0b0000011, 0b001, RV32I},
         {"lw", I, LW, 0b0000011, 0b010, RV32I},
         {"lbu", I, LBU, 0b0000011, 0b100, RV32I},
         {"lhu", I, LHU, 0b0000011, 0b101, RV32I},
         {"sb", S, SB, 0b0100011, 0b000, RV32I},
         {"sh", S, SH, 0b0100011, 0b001, RV32I},
         {"sw", S, SW, 0b0100011, 0b010, RV32I},
         {"addi", I, ADDI, 0b0010011, 0b000, RV32I},
         {"slti", I, SLTI, 0b0010011, 0b010, RV32I},
         {"sltiu", I, SLTIU, 0b0010011, 0b011, RV32I},
         {"xori", I, XORI, 0b0010011, 0b100, RV32I},
         {"ori", I, ORI, 0b0010011, 0b110, RV32I},
         {"andi", I, ANDI, 0b0010011, 0b111, RV32I},
         {"slli", R, SLLI, 0b0010011, 0b0000000001, RV32I, {nullopt, nullopt, true}},
         {"srli", R, SRLI, 0b0010011, 0b0000000101, RV32I, {nullopt, nullopt, true}},
         {"srai", R, SRAI, 0b0010011, 0b0100000101, RV32I, {nullopt, nullopt, true}},
         {"add", R, ADD, 0b0110011, 0b0000000000, RV32I},
         {"sub", R, SUB, 0b0110011, 0b0100000000, RV32I},
         {"sll", R, SLL, 0b0110011, 0b0000000001, RV32I},
         {"slt", R, SLT, 0b0110011, 0b0000000010, RV32I},
         {"sltu", R, SLTU, 0b0110011, 0b0000000011, RV32I},
         {"xor", R, XOR, 0b0110011, 0b0000000100, RV32I},
         {"srl", R, SRL, 0b0110011, 0b0000000101, RV32I},
         {"sra", R, SRA, 0b0110011, 0b0100000101, RV32I},
         {"or", R, OR, 0b0110011, 0b0000000110, RV32I},
         {"and", R, AND, 0b0110011, 0b0000000111, RV32I},
         {"fence", I, FENCE, 0b0001111, 0b000, RV32I},
         {"fence.tso", I, FENCETSO, 0b0001111, 0b000, RV32I},
         {"pause", I, PAUSE, 0b0001111, 0b000, RV32I},
         {"ecall", I, ECALL, 0b1110011, 0b000, RV32I},
         {"ebreak", I, EBREAK, 0b1110011, 0b000, RV32I},
         {"lwu", I, LWU, 0b0000011, 0b110, RV64I},
         {"ld", I, LD, 0b0000011, 0b011, RV64I},
         {"sd", S, SD, 0b0100011, 0b011, RV64I},
         {"addiw", I, ADDIW, 0b0011011, 0b0000000000, RV64I},
         {"slliw", R, SLLIW, 0b0011011, 0b0000000001, RV64I, {nullopt, nullopt, true}},
         {"srliw", R, SRLIW, 0b0011011, 0b0000000101, RV64I, {nullopt, nullopt, true}},
         {"sraiw", R, SRAIW, 0b0011011, 0b0100000101, RV64I, {nullopt, nullopt, true}},
         {"addw", R, ADDW, 0b0111011, 0b0000000000, RV64I},
         {"subw", R, SUBW, 0b0111011, 0b0100000000, RV64I},
         {"sllw", R, SLLW, 0b0111011, 0b0000000001, RV64I},
         {"srlw", R, SRLW, 0b0111011, 0b0000000101, RV64I},
         {"sraw", R, SRAW, 0b0111011, 0b0100000101, RV64I},
         {"mul", R, MUL, 0b0110011, 0b0000001000, RV32M},
         {"mulh", R, MULH, 0b0110011, 0b0000001001, RV32M},
         {"mulhsu", R, MULHSU, 0b0110011, 0b0000001010, RV32M},
         {"mulhu", R, MULHU, 0b0110011, 0b0000001011, RV32M},
         {"div", R, DIV, 0b0110011, 0b0000001100, RV32M},
         {"divu", R, DIVU, 0b0110011, 0b0000001101, RV32M},
         {"rem", R, REM, 0b0110011, 0b0000001110, RV32M},
         {"remu", R, REMU, 0b0110011, 0b0000001111, RV32M},
         {"mulw", R, MULW, 0b0111011, 0b0000001000, RV64M},
         {"divw", R, DIVW, 0b0111011, 0b0000001100, RV64M},
         {"divuw", R, DIVUW, 0b0111011, 0b0000001101, RV64M},
         {"remw", R, REMW, 0b0111011, 0b0000001110, RV64M},
         {"remuw", R, REMUW, 0b0111011, 0b0000001111, RV64M},
         {"lr.w", R, LRW, 0b0101111, 0b0001000010, RV32A, {0b00000}},
         {"sc.w", R, SCW, 0b0101111, 0b0001100010, RV32A},
         {"amoswap.w", R, AMOSWAPW, 0b0101111, 0b0000100010, RV32A},
         {"amoadd.w", R, AMOADDW, 0b0101111, 0b0000000010, RV32A},
         {"amoxor.w", R, AMOXORW, 0b0101111, 0b0010000010, RV32A},
         {"amoand.w", R, AMOANDW, 0b0101111, 0b0110000010, RV32A},
         {"amoor.w", R, AMOORW, 0b0101111, 0b0100000010, RV32A},
         {"amomin.w", R, AMOMINW, 0b0101111, 0b1000000010, RV32A},
         {"amomax.w", R, AMOMAXW, 0b0101111, 0b1010000010, RV32A},
         {"amominu.w", R, AMOMINUW, 0b0101111, 0b1100000010, RV32A},
         {"amomaxu.w", R, AMOMAXUW, 0b0101111, 0b1110000010, RV32A},
         {"lr.d", R, LRD, 0b0101111, 0b0001000011, RV64A},
         {"sc.d", R, SCD, 0b0101111, 0b0001100011, RV64A},
         {"amoswap.d", R, AMOSWAPD, 0b0101111, 0b0000100011, RV64A},
         {"amoadd.d", R, AMOADDD, 0b0101111, 0b0000000011, RV64A},
         {"amoxor.d", R, AMOXORD, 0b0101111, 0b0010000011, RV64A},
         {"amoand.d", R, AMOANDD, 0b0101111, 0b0110000011, RV64A},
         {"amoor.d", R, AMOORD, 0b0101111, 0b0100000011, RV64A},
         {"amomin.d", R, AMOMIND, 0b0101111, 0b1000000011, RV64A},
         {"amomax.d", R, AMOMAXD, 0b0101111, 0b1010000011, RV64A},
         {"amominu.d", R, AMOMINUD, 0b0101111, 0b1100000011, RV64A},
         {"amomaxu.d", R, AMOMAXUD, 0b0101111, 0b1110000011, RV64A},
         {"fmadd.s", R4, FMADDS, 0b1000011, 0b00, RV32F, {nullopt, true}},
         {"fmsub.s", R4, FMSUBS, 0b1000111, 0b00, RV32F, {nullopt, true}},
         {"fnmsub.s", R4, FNMSUBS, 0b1001011, 0b00, RV32F, {nullopt, true}},
         {"fnmadd.s", R4, FNMADDS, 0b1001111, 0b00, RV32F, {nullopt, true}},
         {"fadd.s", R, FADDS, 0b1010011, 0b0000000000, RV32F, {nullopt, true}},
         {"fsub.s", R, FSUBS, 0b1010011, 0b0000100000, RV32F, {nullopt, true}},
         {"fmul.s", R, FMULS, 0b1010011, 0b0001000000, RV32F, {nullopt, true}},
         {"fdiv.s", R, FDIVS, 0b1010011, 0b0001100000, RV32F, {nullopt, true}},
         {"fsqrt.s", R, FSQRTS, 0b1010011, 0b0101100000, RV32F, {0b00000, true}},
         {"fsgnj.s", R, FSGNJS, 0b1010011, 0b0010000000, RV32F},
         {"fsgnjn.s", R, FSGNJNS, 0b1010011, 0b0010000001, RV32F},
         {"fsgnjx.s", R, FSGNJXS, 0b1010011, 0b0010000010, RV32F},
         {"fmin.s", R, FMINS, 0b1010011, 0b0010100000, RV32F},
         {"fmax.s", R, FMAXS, 0b1010011, 0b0010100001, RV32F},
         {"fcvt.w.s", R, FCVTWS, 0b1010011, 0b1100000000, RV32F, {0b00000, true}},
         {"fcvt.wu.s", R, FCVTWUS, 0b1010011, 0b1100000000, RV32F, {0b00001, true}},
         {"fmv.x.w", R, FMVXW, 0b1010011, 0b1110000000, RV32F, {0b00000}},
         {"feq.s", R, FEQS, 0b1010011, 0b1010000010, RV32F},
         {"flt.s", R, FLTS, 0b1010011, 0b1010000001, RV32F},
         {"fle.s", R, FLES, 0b1010011, 0b1010000000, RV32F},
         {"fclass.s", R, FCLASSS, 0b1010011, 0b1110000001, RV32F, {0b00000}},
         {"fcvt.s.w", R, FCVTSW, 0b1010011, 0b1101000000, RV32F, {0b00000, true}},
         {"fcvt.s.wu", R, FCVTSWU, 0b1010011, 0b1101000000, RV32F, {0b00001, true}},
         {"fmv.w.x", R, FMVWX, 0b1010011, 0b1111000000, RV32F, {0b00000}},
         {"flw", I, FLW, 0b0000111, 0b010, RV32F},
         {"fsw", S, FSW, 0b0100111, 0b010, RV32F},
         {"fcvt.l.s", R, FCVTLS, 0b1010011, 0b1100000000, RV64F, {0b00010, true}},
         {"fcvt.lu.s", R, FCVTLUS, 0b1010011, 0b1100000000, RV64F, {0b00011, true}},
         {"fcvt.s.l", R, FCVTSL, 0b1010011, 0b1101000000, RV64F, {0b00010, true}},
         {"fcvt.s.lu", R, FCVTSLU, 0b1010011, 0b1101000000, RV64F, {0b00011, true}},
         {"fadd.d", R, FADDD, 0b1010011, 0b0000001000, RV32D, {nullopt, true}},
         {"fmadd.d", R4, FMADDD, 0b1000011, 0b01000, RV32D, {nullopt, true}},
         {"fmax.d", R, FMAXD, 0b1010011, 0b0010101001, RV32D},
         {"fclass.d", R, FCLASSD, 0b1010011, 0b1110001001, RV32D, {0b00000}},
         {"fcvt.d.s", R, FCVTDS, 0b1010011, 0b0100001000, RV32D, {0b00000, true}},
         {"fcvt.d.w", R, FCVTDW, 0b1010011, 0b1101001000, RV32D, {0b00000, true}},
         {"fcvt.d.wu", R, FCVTDWU, 0b1010011, 0b1101001000, RV32D, {0b00001, true}},
         {"fcvt.s.d", R, FCVTSD, 0b1010011, 0b0100000000, RV32D, {0b00001, true}},
         {"fcvt.w.d", R, FCVTWD, 0b1010011, 0b1100001000, RV32D, {0b00000, true}},
         {"fcvt.wu.d", R, FCVTWUD, 0b1010011, 0b1100001000, RV32D, {0b00001, true}},
         {"fdiv.d", R, FDIVD, 0b1010011, 0b0001101000, RV32D, {nullopt, true}},
         {"feq.d", R, FEQD, 0b1010011, 0b1010001010, RV32D},
         {"flt.d", R, FLTD, 0b1010011, 0b1010001001, RV32D},
         {"fle.d", R, FLED, 0b1010011, 0b1010001000, RV32D},
         {"fld", I, FLD, 0b0000111, 0b011, RV32D},
         {"fmin.d", R, FMIND, 0b1010011, 0b0010101000, RV32D},
         {"fmsub.d", R4, FMSUBD, 0b1000111, 0b01000, RV32D, {nullopt, true}},
         {"fmul.d", R, FMULD, 0b1010011, 0b0001001000, RV32D, {nullopt,true}},
         {"fnmadd.d", R4, FNMADDD, 0b1001111, 0b01000, RV32D, {nullopt, true}},
         {"fnmsub.d", R4, FNMSUBD, 0b1001011, 0b01000, RV32D, {nullopt, true}},
         {"fsd", S, FSD, 0b0100111, 0b011, RV32D},
         {"fsgnj.d", R, FSGNJD, 0b1010011, 0b0010001000, RV32D},
         {"fsgnjn.d", R, FSGJND, 0b1010011, 0b0010001001, RV32D},
         {"fsgnjx.d", R, FSGNJXD, 0b1010011, 0b0010001010, RV32D},
         {"fsqrt.d", R, FSQRTD, 0b1010011, 0b0101101000, RV32D, {0b00000, true}},
         {"fsub.d", R, FSUBD, 0b1010011, 0b0000101000, RV32D, {nullopt, true}},
         {"fcvt.l.d", R, FCVTLD, 0b1010011, 0b1100001000, RV64D, {0b00010, true}},
         {"fcvt.lu.d", R, FCVTLUD, 0b1010011, 0b1100001000, RV64D, {0b00011, true}},
         {"fmv.x.d", R, FMVXD, 0b1010011, 0b1110001000, RV64D, {0b00000}},
         {"fcvt.d.l", R, FCVTDL, 0b1010011, 0b1101001000, RV64D, {0b00010, true}},
         {"fcvt.d.lu", R, FCVTDLU, 0b1010011, 0b1101001000, RV64D, {0b00011, true}},
         {"fmv.d.x", R, FMVDX, 0b1010011, 0b1111001000, RV64D, {0b00000}},
         {"flq", I, FLQ, 0b0000111, 0b100, RV32Q},
         {"fsq", S, FSQ, 0b0100111, 0b100, RV32Q},
         {"fmadd.q", R4, FMADDQ, 0b1000011, 0b11000, RV32Q, {nullopt, true}},
        {"fmsub.q", R4, FMSUBQ, 0b1000111, 0b11000, RV32Q, {nullopt, true}},
        {"fnmsub.q", R4, FNMSUBQ, 0b1001011, 0b11000, RV32Q, {nullopt, true}},
        {"fnmadd.q", R4, FNMADDQ, 0b1001111, 0b11000, RV32Q, {nullopt, true}},
        {"fadd.q", R, FADDQ, 0b1010011, 0b0000011000, RV32Q, {nullopt, true}},
        {"fsub.q", R, FSUBQ, 0b1010011, 0b0000111000, RV32Q, {nullopt, true}},
        {"fmul.q", R, FMULQ, 0b1010011, 0b0001011000, RV32Q, {nullopt, true}},
        {"fdiv.q", R, FDIVQ, 0b1010011, 0b0001111000, RV32Q, {nullopt, true}},
        {"fsqrt.q", R, FSQRTQ, 0b1010011, 0b0101111000, RV32Q, {0b00000, true}},
        {"fsgnj.q", R, FSGNJQ, 0b1010011, 0b0010011000, RV32Q},
        {"fsgnjn.q", R, FSGNJNQ, 0b1010011, 0b0010011001, RV32Q},
        {"fsgnjx.q", R, FSGNJXQ, 0b1010011, 0b0010011010, RV32Q},
        {"fmin.q", R, FMINQ, 0b1010011, 0b0010111000, RV32Q},
        {"fmax.q", R, FMAXQ, 0b1010011, 0b0010111001, RV32Q},
        {"fcvt.s.q", R, FCVTSQ, 0b1010011, 0b0100000000, RV32Q, {0b00011, true}},
        {"fcvt.q.s", R, FCVTQS, 0b1010011, 0b0100011000, RV32Q, {0b00000, true}},
        {"fcvt.d.q", R, FCVTDQ, 0b1010011, 0b0100001000, RV32Q, {0b00011, true}},
        {"fcvt.q.d", R, FCVTQD, 0b1010011, 0b0100011000, RV32Q, {0b00001, true}},
        {"feq.q", R, FEQQ, 0b1010011, 0b1010011010, RV32Q},
        {"flt.q", R, FLTQ, 0b1010011, 0b1010011001, RV32Q},
        {"fle.q", R, FLEQ, 0b1010011, 0b1010011000, RV32Q},
        {"fclass.q", R, FCLASSQ, 0b1010011, 0b1110011001, RV32Q, {0b00000}},
        {"fcvt.w.q", R, FCVTWQ, 0b1010011, 0b1100011000, RV32Q, {0b00000, true}},
        {"fcvt.wu.q", R, FCVTWUQ, 0b1010011, 0b1100011000, RV32Q, {0b00001, true}},
        {"fcvt.q.w", R, FCVTQW, 0b1010011, 0b1101011000, RV32Q, {0b00000, true}},
        {"fcvt.q.wu", R, FCVTQWU, 0b1010011, 0b1101011000, RV32Q, {0b00001, true}},
        {"fcvt.l.q", R, FCVTLQ, 0b1010011, 0b1100011000, RV64Q, {0b00010, true}},
        {"fcvt.lu.q", R, FCVTLUQ, 0b1010011, 0b1100011000, RV64Q, {0b00011, true}},
        {"fcvt.q.l", R, FCVTQL, 0b1010011, 0b1101011000, RV64Q, {0b00010, true}},
        {"fcvt.q.lu", R, FCVTQLU, 0b1010011, 0b1101011000, RV64Q, {0b00011, true}},
        {"flh", I, FLH, 0b0000111, 0b001, RV32Zfh},
        {"fsh", S, FSH, 0b0100111, 0b001, RV32Zfh},
        {"fmadd.h", R4, FMADDH, 0b1000011, 0b10, RV32Zfh, {nullopt, true}},
        {"fmsub.h", R4, FMSUBH, 0b1000111, 0b10, RV32Zfh, {nullopt, true}},
        {"fnmsub.h", R4, FNMSUBH, 0b1001011, 0b10, RV32Zfh, {nullopt, true}},
        {"fnmadd.h", R4, FNMADDH, 0b1001111, 0b10, RV32Zfh, {nullopt, true}},
        {"fadd.h", R, FADDH, 0b1010011, 0b0000010000, RV32Zfh, {nullopt, true}},
        {"fsub.h", R, FSUBH, 0b1010011, 0b0000110000, RV32Zfh, {nullopt, true}},
        {"fmul.h", R, FMULH, 0b1010011, 0b0001010000, RV32Zfh, {nullopt, true}},
        {"fdiv.h", R, FDIVH, 0b1010011, 0b0001110000, RV32Zfh, {nullopt, true}},
        {"fsqrt.h", R, FSQRTH, 0b1010011, 0b0101110000, RV32Zfh, {0b00000, true}},
        {"fsgnj.h", R, FSGNJH, 0b1010011, 0b0010010000, RV32Zfh},
        {"fsgnjn.h", R, FSGNJNH, 0b1010011, 0b0010010001, RV32Zfh},
        {"fsgnjx.h", R, FSGNJXH, 0b1010011, 0b0010010010, RV32Zfh},
        {"fmin.h", R, FMINH, 0b1010011, 0b0010110000, RV32Zfh},
        {"fmax.h", R, FMAXH, 0b1010011, 0b0010110001, RV32Zfh},
        {"fcvt.s.h", R, FCVTSH, 0b1010011, 0b0100000000, RV32Zfh, {0b00010, true}},
        {"fcvt.h.s", R, FCVTHS, 0b1010011, 0b0100010000, RV32Zfh, {0b00000, true}},
        {"fcvt.d.h", R, FCVTDH, 0b1010011, 0b0100001000, RV32Zfh, {0b00010, true}},
        {"fcvt.h.d", R, FCVTHD, 0b1010011, 0b0100010000, RV32Zfh, {0b00001, true}},
        {"fcvt.q.h", R, FCVTQH, 0b1010011, 0b0100011000, RV32Zfh, {0b00010, true}},
        {"fcvt.h.q", R, FCVTHQ, 0b1010011, 0b0100010000, RV32Zfh, {0b00011, true}},
        {"feq.h", R, FEQH, 0b1010011, 0b1010010010, RV32Zfh},
        {"flt.h", R, FLTH, 0b1010011, 0b1010010001, RV32Zfh},
        {"fle.h", R, FLEH, 0b1010011, 0b1010010000, RV32Zfh},
        {"fclass.h", R, FCLASSH, 0b1010011, 0b1110010001, RV32Zfh, {0b00000}},
        {"fcvt.w.h", R, FCVTWH, 0b1010011, 0b1100010000, RV32Zfh, {0b00000, true}},
        {"fcvt.wu.h", R, FCVTWUH, 0b1010011, 0b1100010000, RV32Zfh, {0b00001, true}},
        {"fmv.x.h", R, FMVXH, 0b1010011, 0b1110010000, RV32Zfh, {0b00000}},
        {"fcvt.h.w", R, FCVTHW, 0b1010011, 0b1101010000, RV32Zfh, {0b00000, true}},
        {"fcvt.h.wu", R, FCVTHWU, 0b1010011, 0b1101010000, RV32Zfh, {0b00001, true}},
        {"fmv.h.x", R, FMVXH, 0b1010011, 0b1111010000, RV32Zfh, {0b00000}},
        {"fcvt.l.h", R, FCVTLH, 0b1010011, 0b1100010000, RV64Zfh, {0b00010, true}},
        {"fcvt.lu.h", R, FCVTLUH, 0b1010011, 0b1100010000, RV64Zfh, {0b00011, true}},
        {"fcvt.h.l", R, FCVTHL, 0b1010011, 0b1101010000, RV64Zfh, {0b00010, true}},
        {"fcvt.h.lu", R, FCVTHLU, 0b1010011, 0b1101010000, RV64Zfh, {0b00011, true}},
         {"fence.i", I, FENCEI, 0b0001111, 0b001, Zifencei},
         {"csrrw", I, CSRRW, 0b1110011, 0b001, Zicsr},
         {"csrrs", I, CSRRS, 0b1110011, 0b010, Zicsr},
         {"csrrc", I, CSRRC, 0b1110011, 0b011, Zicsr},
         {"csrrwi", I, CSRRWI, 0b1110011, 0b101, Zicsr},
         {"csrrsi", I, CSRRSI, 0b1110011, 0b110, Zicsr},
         {"csrrci", I, CSRRCI, 0b1110011, 0b111, Zicsr},
         {"wrs.nto", I, WRSNTO, 0b1110011, 0b000, Zawrs},
         {"wrs.sto", I, WRSSTO, 0b1110011, 0b000, Zawrs},
         {"c.lwsp", CIW, CLWSP, 0b10, 0b010, C},
         {"c.ldsp", CIW, CLDSP, 0b10, 0b011, C},
         {"c.lqsp", CIW, CLQSP, 0b10, 0b001, C},
         {"c.flwsp", CIW, CFLWSP, 0b10, 0b011, C},
         {"c.fldsp", CIW, CFLDSP, 0b10, 0b001, C},
         {"c.swsp", CIW, CSWSP, 0b10, 0b110, C},
         {"c.sdsp", CIW, CSDSP, 0b10, 0b111, C},
         {"c.sqsp", CIW, CSQSP, 0b10, 0b101, C},
         {"c.fswsp", CIW, CFSWSP, 0b10, 0b111, C},
         {"c.fsdsp", CIW, CFSDSP, 0b10, 0b101, C},
         {"c.lw", CI, CLW, 0b00, 0b010, C},
         {"c.ld", CI, CLD, 0b00, 0b011, C},
         {"c.lq", CI, CLQ, 0b00, 0b001, C},
         {"c.flw", CI, CFLW, 0b00, 0b011, C},
         {"c.fld", CI, CFLD, 0b00, 0b001, C},
         {"c.sw", CI, CSW, 0b00, 0b110, C},
         {"c.sd", CI, CSD, 0b00, 0b111, C},
         {"c.sq", CI, CSQ, 0b00, 0b101, C},
         {"c.fsw", CI, CFSW, 0b00, 0b111, C},
         {"c.fsd", CI, CFSD, 0b00, 0b101, C},
         {"c.j", CJ, CJump, 0b01, 0b101, C},
         {"c.jal", CJ, CJAL, 0b01, 0b001, C},
         {"c.jr", CR, CJR, 0b10, 0b100, C},
         {"c.jalr", CR, CJALR, 0b10, 0b100, C},
         {"c.beqz", CB, CBEQZ, 0b01, 0b110, C},
         {"c.bnez", CB, CBNEZ, 0b01, 0b111, C},
         {"c.li", CI, CLI, 0b01, 0b010, C},
         {"c.lui", CI, CLUI, 0b01, 0b011, C},
         {"c.addi", CI, CADDI, 0b01, 0b000, C},
         {"c.addiw", CI, CADDIW, 0b01, 0b001, C},
         {"c.addi16sp", CI, CADDI16SP, 0b01, 0b011, C},
         {"c.slli", CI, CSLLI, 0b10, 0b000, C},
         {"c.srli", CI, CSRLI, 0b01, 0b100, C},
         {"c.srai", CI, CSRAI, 0b01, 0b100, C},
         {"c.andi", CI, CANDI, 0b01, 0b100, C},
         {"c.mv", CR, CMV, 0b10, 0b100, C},
         {"c.add", CR, CADD, 0b10, 0b100, C},
         {"c.and", CR, CAND, 0b01, 0b100, C},
         {"c.or", CR, COR, 0b01, 0b100, C},
         {"c.xor", CR, CXOR, 0b01, 0b100, C},
         {"c.sub", CR, CSUB, 0b01, 0b100, C},
         {"c.addw", CR, CADDW, 0b01, 0b100, C},
         {"c.subw", CR, CSUBW, 0b01, 0b100, C},
         {"c.nop", CR, CNOP, 0b01, 0b000, C},
         {"c.ebreak", CR, CEBREAK, 0b10, 0b100, C}}};
