<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AMDGPURegisterBankInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LegalizerHelper_8h_source.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterBank_8h_source.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterBankInfo_8h_source.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterBank.inc&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPURegisterBankInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPURegisterBankInfo_8cpp__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2AMDGPURegisterBankInfo_8cpp" alt=""/></div>
</div>
</div>
<p><a href="AMDGPURegisterBankInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">GET_TARGET_REGBANK_IMPL</a></td></tr>
<tr class="separator:a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a092bddc616abf0a6c9bc9c7048559f76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html#a092bddc616abf0a6c9bc9c7048559f76">isInstrUniform</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a092bddc616abf0a6c9bc9c7048559f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd86d813757b6a6e4b94c03a856002a4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> NewTy)</td></tr>
<tr class="memdesc:abd86d813757b6a6e4b94c03a856002a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace the current type each register in <code>Regs</code> has with <code>NewTy</code>.  <a href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">More...</a><br /></td></tr>
<tr class="separator:abd86d813757b6a6e4b94c03a856002a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3232adbead0d5386a1e7636a9d772f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="separator:afa3232adbead0d5386a1e7636a9d772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c842e9306c2a0e84e8304dcf2a6d0f4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html#a1c842e9306c2a0e84e8304dcf2a6d0f4">getOtherVRegDef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a1c842e9306c2a0e84e8304dcf2a6d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b5b48aa9ca3ada6f20fc231e31834e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, <a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="separator:a54b5b48aa9ca3ada6f20fc231e31834e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This file implements the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000014">Todo:</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3184bd75cc7f72f64f0ed5364ba90b08" name="a3184bd75cc7f72f64f0ed5364ba90b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184bd75cc7f72f64f0ed5364ba90b08">&#9670;&nbsp;</a></span>GET_TARGET_REGBANK_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_TARGET_REGBANK_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00029">29</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="afa3232adbead0d5386a1e7636a9d772f" name="afa3232adbead0d5386a1e7636a9d772f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3232adbead0d5386a1e7636a9d772f">&#9670;&nbsp;</a></span>getHalfSizedType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1LLT.html">LLT</a> getHalfSizedType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00595">595</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00165">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00099">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00073">llvm::LLT::scalarOrVector()</a>.</p>

</div>
</div>
<a id="a1c842e9306c2a0e84e8304dcf2a6d0f4" name="a1c842e9306c2a0e84e8304dcf2a6d0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c842e9306c2a0e84e8304dcf2a6d0f4">&#9670;&nbsp;</a></span>getOtherVRegDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * getOtherVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00936">936</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="ELFYAML_8cpp_source.html#l00877">Other</a>.</p>

</div>
</div>
<a id="a092bddc616abf0a6c9bc9c7048559f76" name="a092bddc616abf0a6c9bc9c7048559f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a092bddc616abf0a6c9bc9c7048559f76">&#9670;&nbsp;</a></span>isInstrUniform()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isInstrUniform </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00322">322</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00032">llvm::AMDGPUInstrInfo::isUniformMMO()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00331">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="abd86d813757b6a6e4b94c03a856002a4" name="abd86d813757b6a6e4b94c03a856002a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd86d813757b6a6e4b94c03a856002a4">&#9670;&nbsp;</a></span>setRegsToType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void setRegsToType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>NewTy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace the current type each register in <code>Regs</code> has with <code>NewTy</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00587">587</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a54b5b48aa9ca3ada6f20fc231e31834e" name="a54b5b48aa9ca3ada6f20fc231e31834e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b5b48aa9ca3ada6f20fc231e31834e">&#9670;&nbsp;</a></span>substituteSimpleCopyRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void substituteSimpleCopyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> AMDGPURegisterBankInfo::OperandsMapper &amp;&#160;</td>
          <td class="paramname"><em>OpdMapper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01018">1018</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00327">llvm::RegisterBankInfo::OperandsMapper::getMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00728">llvm::RegisterBankInfo::OperandsMapper::getVRegs()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00052">llvm::MachineOperand::setReg()</a>, and <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:25:16 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
