module FSM_sequence_tb ();

	reg 	   clk;
				rst;
	wire [3:0] LEDR;



FSM_PW DUT(
.clk(clk), 
.rst(rst),
.LEDR(LEDR)
);


always begin
	forever #10 clk = ~clk;
end


initial
begin
	clk = 0;
	rst = 1;
	#5 rst = 0;
	#10 rst = 1;
	
	entrada_pw = 6;
	enable_data = 1;
	#100
	enable_data = 0;
	#60
	entrada_pw = 9;
	enable_data = 1;
	#100
	enable_data = 0;
	#60
	entrada_pw = 8;
	enable_data = 1;
	#100
	enable_data = 0;
	#60
	entrada_pw = 7;
	enable_data = 1;
	#100
	enable_data = 0;
	#100
	enable_data = 1;
	#100
	$stop;
end


endmodule