Classic Timing Analyzer report for COADEXP2
Mon Oct 16 16:34:20 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.043 ns    ; C0            ; 74173:inst9|7 ; --         ; CPR2     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.617 ns    ; 74173:inst3|9 ; T1            ; CPR0       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.750 ns   ; LM            ; 74173:inst9|6 ; --         ; CPR2     ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CPR2            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPR1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPR0            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 8.043 ns   ; C0   ; 74173:inst9|7 ; CPR2     ;
; N/A   ; None         ; 7.309 ns   ; C0   ; 74173:inst9|8 ; CPR2     ;
; N/A   ; None         ; 7.289 ns   ; C0   ; 74173:inst9|6 ; CPR2     ;
; N/A   ; None         ; 6.212 ns   ; C0   ; 74173:inst9|9 ; CPR2     ;
; N/A   ; None         ; 5.776 ns   ; A2   ; 74173:inst3|7 ; CPR0     ;
; N/A   ; None         ; 5.662 ns   ; A0   ; 74173:inst3|9 ; CPR0     ;
; N/A   ; None         ; 5.550 ns   ; A3   ; 74173:inst3|6 ; CPR0     ;
; N/A   ; None         ; 5.550 ns   ; A1   ; 74173:inst3|8 ; CPR0     ;
; N/A   ; None         ; 5.525 ns   ; LM   ; 74173:inst9|7 ; CPR2     ;
; N/A   ; None         ; 5.488 ns   ; DM   ; 74173:inst9|7 ; CPR2     ;
; N/A   ; None         ; 5.400 ns   ; B2   ; 74173:inst|7  ; CPR1     ;
; N/A   ; None         ; 5.302 ns   ; B3   ; 74173:inst|6  ; CPR1     ;
; N/A   ; None         ; 5.220 ns   ; B1   ; 74173:inst|8  ; CPR1     ;
; N/A   ; None         ; 5.177 ns   ; LM   ; 74173:inst9|8 ; CPR2     ;
; N/A   ; None         ; 5.139 ns   ; DM   ; 74173:inst9|8 ; CPR2     ;
; N/A   ; None         ; 4.923 ns   ; DM   ; 74173:inst9|9 ; CPR2     ;
; N/A   ; None         ; 4.881 ns   ; DM   ; 74173:inst9|6 ; CPR2     ;
; N/A   ; None         ; 4.864 ns   ; RM   ; 74173:inst9|7 ; CPR2     ;
; N/A   ; None         ; 4.849 ns   ; B0   ; 74173:inst|9  ; CPR1     ;
; N/A   ; None         ; 4.439 ns   ; RM   ; 74173:inst9|9 ; CPR2     ;
; N/A   ; None         ; 4.438 ns   ; RM   ; 74173:inst9|8 ; CPR2     ;
; N/A   ; None         ; 4.016 ns   ; LM   ; 74173:inst9|6 ; CPR2     ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 9.617 ns   ; 74173:inst3|9 ; T1 ; CPR0       ;
; N/A   ; None         ; 9.321 ns   ; 74173:inst9|8 ; D1 ; CPR2       ;
; N/A   ; None         ; 9.290 ns   ; 74173:inst9|9 ; D0 ; CPR2       ;
; N/A   ; None         ; 9.262 ns   ; 74173:inst9|7 ; D2 ; CPR2       ;
; N/A   ; None         ; 8.962 ns   ; 74173:inst3|6 ; T4 ; CPR0       ;
; N/A   ; None         ; 8.955 ns   ; 74173:inst3|8 ; T2 ; CPR0       ;
; N/A   ; None         ; 8.939 ns   ; 74173:inst3|7 ; T3 ; CPR0       ;
; N/A   ; None         ; 8.920 ns   ; 74173:inst9|6 ; D3 ; CPR2       ;
+-------+--------------+------------+---------------+----+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -3.750 ns ; LM   ; 74173:inst9|6 ; CPR2     ;
; N/A           ; None        ; -4.172 ns ; RM   ; 74173:inst9|8 ; CPR2     ;
; N/A           ; None        ; -4.173 ns ; RM   ; 74173:inst9|9 ; CPR2     ;
; N/A           ; None        ; -4.583 ns ; B0   ; 74173:inst|9  ; CPR1     ;
; N/A           ; None        ; -4.598 ns ; RM   ; 74173:inst9|7 ; CPR2     ;
; N/A           ; None        ; -4.615 ns ; DM   ; 74173:inst9|6 ; CPR2     ;
; N/A           ; None        ; -4.657 ns ; DM   ; 74173:inst9|9 ; CPR2     ;
; N/A           ; None        ; -4.873 ns ; DM   ; 74173:inst9|8 ; CPR2     ;
; N/A           ; None        ; -4.911 ns ; LM   ; 74173:inst9|8 ; CPR2     ;
; N/A           ; None        ; -4.954 ns ; B1   ; 74173:inst|8  ; CPR1     ;
; N/A           ; None        ; -5.036 ns ; B3   ; 74173:inst|6  ; CPR1     ;
; N/A           ; None        ; -5.134 ns ; B2   ; 74173:inst|7  ; CPR1     ;
; N/A           ; None        ; -5.222 ns ; DM   ; 74173:inst9|7 ; CPR2     ;
; N/A           ; None        ; -5.238 ns ; C0   ; 74173:inst9|9 ; CPR2     ;
; N/A           ; None        ; -5.259 ns ; LM   ; 74173:inst9|7 ; CPR2     ;
; N/A           ; None        ; -5.284 ns ; A3   ; 74173:inst3|6 ; CPR0     ;
; N/A           ; None        ; -5.284 ns ; A1   ; 74173:inst3|8 ; CPR0     ;
; N/A           ; None        ; -5.396 ns ; A0   ; 74173:inst3|9 ; CPR0     ;
; N/A           ; None        ; -5.510 ns ; A2   ; 74173:inst3|7 ; CPR0     ;
; N/A           ; None        ; -5.921 ns ; C0   ; 74173:inst9|8 ; CPR2     ;
; N/A           ; None        ; -6.547 ns ; C0   ; 74173:inst9|7 ; CPR2     ;
; N/A           ; None        ; -6.742 ns ; C0   ; 74173:inst9|6 ; CPR2     ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Oct 16 16:34:20 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP2 -c COADEXP2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CPR2" is an undefined clock
    Info: Assuming node "CPR1" is an undefined clock
    Info: Assuming node "CPR0" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CPR2"
Info: No valid register-to-register data paths exist for clock "CPR1"
Info: No valid register-to-register data paths exist for clock "CPR0"
Info: tsu for register "74173:inst9|7" (data pin = "C0", clock pin = "CPR2") is 8.043 ns
    Info: + Longest pin to register delay is 11.442 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_75; Fanout = 2; PIN Node = 'C0'
        Info: 2: + IC(6.060 ns) + CELL(0.206 ns) = 7.240 ns; Loc. = LCCOMB_X12_Y1_N26; Fanout = 2; COMB Node = '74283:inst2|f74283:sub|104~49'
        Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 7.813 ns; Loc. = LCCOMB_X12_Y1_N24; Fanout = 2; COMB Node = '74283:inst2|f74283:sub|105~108'
        Info: 4: + IC(1.076 ns) + CELL(0.650 ns) = 9.539 ns; Loc. = LCCOMB_X10_Y1_N20; Fanout = 3; COMB Node = '74283:inst2|f74283:sub|80'
        Info: 5: + IC(0.395 ns) + CELL(0.366 ns) = 10.300 ns; Loc. = LCCOMB_X10_Y1_N10; Fanout = 1; COMB Node = 'SHIFTER:inst8|inst13~9'
        Info: 6: + IC(0.383 ns) + CELL(0.651 ns) = 11.334 ns; Loc. = LCCOMB_X10_Y1_N4; Fanout = 1; COMB Node = 'SHIFTER:inst8|inst13'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 11.442 ns; Loc. = LCFF_X10_Y1_N5; Fanout = 1; REG Node = '74173:inst9|7'
        Info: Total cell delay = 3.161 ns ( 27.63 % )
        Info: Total interconnect delay = 8.281 ns ( 72.37 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CPR2" to destination register is 3.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 4; CLK Node = 'CPR2'
        Info: 2: + IC(1.699 ns) + CELL(0.666 ns) = 3.359 ns; Loc. = LCFF_X10_Y1_N5; Fanout = 1; REG Node = '74173:inst9|7'
        Info: Total cell delay = 1.660 ns ( 49.42 % )
        Info: Total interconnect delay = 1.699 ns ( 50.58 % )
Info: tco from clock "CPR0" to destination pin "T1" through register "74173:inst3|9" is 9.617 ns
    Info: + Longest clock path from clock "CPR0" to source register is 2.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 4; CLK Node = 'CPR0'
        Info: 2: + IC(1.317 ns) + CELL(0.666 ns) = 2.977 ns; Loc. = LCFF_X10_Y1_N25; Fanout = 3; REG Node = '74173:inst3|9'
        Info: Total cell delay = 1.660 ns ( 55.76 % )
        Info: Total interconnect delay = 1.317 ns ( 44.24 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.336 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y1_N25; Fanout = 3; REG Node = '74173:inst3|9'
        Info: 2: + IC(3.230 ns) + CELL(3.106 ns) = 6.336 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'T1'
        Info: Total cell delay = 3.106 ns ( 49.02 % )
        Info: Total interconnect delay = 3.230 ns ( 50.98 % )
Info: th for register "74173:inst9|6" (data pin = "LM", clock pin = "CPR2") is -3.750 ns
    Info: + Longest clock path from clock "CPR2" to destination register is 3.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 4; CLK Node = 'CPR2'
        Info: 2: + IC(1.699 ns) + CELL(0.666 ns) = 3.359 ns; Loc. = LCFF_X10_Y1_N15; Fanout = 1; REG Node = '74173:inst9|6'
        Info: Total cell delay = 1.660 ns ( 49.42 % )
        Info: Total interconnect delay = 1.699 ns ( 50.58 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.415 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_70; Fanout = 3; PIN Node = 'LM'
        Info: 2: + IC(6.117 ns) + CELL(0.206 ns) = 7.307 ns; Loc. = LCCOMB_X10_Y1_N14; Fanout = 1; COMB Node = 'SHIFTER:inst8|inst17'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.415 ns; Loc. = LCFF_X10_Y1_N15; Fanout = 1; REG Node = '74173:inst9|6'
        Info: Total cell delay = 1.298 ns ( 17.51 % )
        Info: Total interconnect delay = 6.117 ns ( 82.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Mon Oct 16 16:34:20 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


