#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Apr 16 22:15:18 2024
# Process ID: 24936
# Current directory: L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.runs/synth_1
# Command line: vivado.exe -log Carry_Look_Ahead_Adder_Subtractor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Carry_Look_Ahead_Adder_Subtractor.tcl
# Log file: L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.runs/synth_1/Carry_Look_Ahead_Adder_Subtractor.vds
# Journal file: L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Carry_Look_Ahead_Adder_Subtractor.tcl -notrace
Command: synth_design -top Carry_Look_Ahead_Adder_Subtractor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17656 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 381.652 ; gain = 97.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Carry_Look_Ahead_Adder_Subtractor' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd:30]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'Full_Adder_0' of component 'Full_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Half_Adder' declared at 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Half_Adder.vhd:17' bound to instance 'Half_Adder_2' of component 'Half_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Half_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Half_Adder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Half_Adder' (1#1) [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Half_Adder.vhd:24]
INFO: [Synth 8-3491] module 'Half_Adder' declared at 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Half_Adder.vhd:17' bound to instance 'Half_Adder_1' of component 'Half_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (2#1) [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'Full_Adder_1' of component 'Full_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd:67]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'Full_Adder_2' of component 'Full_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd:75]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'Full_Adder_3' of component 'Full_Adder' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd:83]
INFO: [Synth 8-3491] module 'Carry_Look_Ahead' declared at 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead.vhd:17' bound to instance 'Carry_Look_Ahead_0' of component 'Carry_Look_Ahead' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Carry_Look_Ahead' [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Carry_Look_Ahead' (3#1) [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Carry_Look_Ahead_Adder_Subtractor' (4#1) [L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 437.277 ; gain = 152.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 437.277 ; gain = 152.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 437.277 ; gain = 152.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.277 ; gain = 152.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Carry_Look_Ahead_Adder_Subtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Half_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     1|
|3     |LUT5 |     3|
|4     |LUT6 |     5|
|5     |IBUF |    10|
|6     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 575.605 ; gain = 291.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 674.074 ; gain = 401.723
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'L:/Documents/Xilinx/Vivado/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.runs/synth_1/Carry_Look_Ahead_Adder_Subtractor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Carry_Look_Ahead_Adder_Subtractor_utilization_synth.rpt -pb Carry_Look_Ahead_Adder_Subtractor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 674.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 22:15:31 2024...
