#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 16 15:02:35 2019
# Process ID: 4440
# Current directory: C:/Users/maria/Desktop/trabajo_vhdl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11932 C:\Users\maria\Desktop\trabajo_vhdl\trabajo_vhdl.xpr
# Log file: C:/Users/maria/Desktop/trabajo_vhdl/vivado.log
# Journal file: C:/Users/maria/Desktop/trabajo_vhdl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 726.059 ; gain = 93.254
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divisor_reloj_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj divisor_reloj_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sources_1/new/C_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_reloj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sim_1/new/divisor_reloj_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_reloj_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj [divisor_reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 808.047 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
open_project C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divisor_reloj_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj divisor_reloj_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj [divisor_reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj_tb
Built simulation snapshot divisor_reloj_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divisor_reloj_tb_behav -key {Behavioral:sim_1:Functional:divisor_reloj_tb} -tclbatch {divisor_reloj_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source divisor_reloj_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divisor_reloj_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 842.238 ; gain = 28.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divisor_reloj_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj divisor_reloj_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sim_1/new/divisor_reloj_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_reloj_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj [divisor_reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj_tb
Built simulation snapshot divisor_reloj_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divisor_reloj_tb_behav -key {Behavioral:sim_1:Functional:divisor_reloj_tb} -tclbatch {divisor_reloj_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source divisor_reloj_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divisor_reloj_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 842.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divisor_reloj_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj divisor_reloj_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divisor_reloj_tb_behav -key {Behavioral:sim_1:Functional:divisor_reloj_tb} -tclbatch {divisor_reloj_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source divisor_reloj_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divisor_reloj_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 863.262 ; gain = 20.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divisor_reloj_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj divisor_reloj_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sim_1/new/divisor_reloj_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_reloj_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj [divisor_reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj_tb
Built simulation snapshot divisor_reloj_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divisor_reloj_tb_behav -key {Behavioral:sim_1:Functional:divisor_reloj_tb} -tclbatch {divisor_reloj_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source divisor_reloj_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divisor_reloj_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 868.250 ; gain = 0.000
set_property top cafetera_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cafetera_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cafetera_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sources_1/new/Comp_Estados_cafetera.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cafetera'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sim_1/new/Comp_Estados_cafetera_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cafetera_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cafetera_tb_behav xil_defaultlib.cafetera_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cafetera_tb_behav xil_defaultlib.cafetera_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.cafetera [cafetera_default]
Compiling architecture behavioral of entity xil_defaultlib.cafetera_tb
Built simulation snapshot cafetera_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim/xsim.dir/cafetera_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim/xsim.dir/cafetera_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 16 15:36:36 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 16 15:36:36 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 872.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cafetera_tb_behav -key {Behavioral:sim_1:Functional:cafetera_tb} -tclbatch {cafetera_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cafetera_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cafetera_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 872.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 875.719 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cafetera_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cafetera_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sim_1/new/Comp_Estados_cafetera_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cafetera_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cafetera_tb_behav xil_defaultlib.cafetera_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cafetera_tb_behav xil_defaultlib.cafetera_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.cafetera [cafetera_default]
Compiling architecture behavioral of entity xil_defaultlib.cafetera_tb
Built simulation snapshot cafetera_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cafetera_tb_behav -key {Behavioral:sim_1:Functional:cafetera_tb} -tclbatch {cafetera_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cafetera_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cafetera_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 875.828 ; gain = 0.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top display_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sources_1/new/C_clk_dis_state.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_dis_state'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sources_1/new/C_decodificador_2a4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodificador_2a4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.srcs/sources_1/new/Comp_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot display_tb_behav xil_defaultlib.display_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot display_tb_behav xil_defaultlib.display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.multiplexor_4a1 [multiplexor_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_2a4 [decodificador_2a4_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_dis_state [clk_dis_state_default]
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj [\divisor_reloj(max=50000)\]
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.display_tb
Built simulation snapshot display_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim/xsim.dir/display_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim/xsim.dir/display_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 16 15:46:04 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 16 15:46:04 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 916.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_tb_behav -key {Behavioral:sim_1:Functional:display_tb} -tclbatch {display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 924.246 ; gain = 7.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 928.539 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 16:07:24 2019...
