[2025-09-17 09:16:45] START suite=qualcomm_srv trace=srv777_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv777_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2657755 heartbeat IPC: 3.763 cumulative IPC: 3.763 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5105951 cumulative IPC: 3.917 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5105951 cumulative IPC: 3.917 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5105952 heartbeat IPC: 4.085 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13959463 heartbeat IPC: 1.129 cumulative IPC: 1.129 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22685496 heartbeat IPC: 1.146 cumulative IPC: 1.138 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 31650661 heartbeat IPC: 1.115 cumulative IPC: 1.13 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 40472028 heartbeat IPC: 1.134 cumulative IPC: 1.131 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 49297413 heartbeat IPC: 1.133 cumulative IPC: 1.131 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 57899669 heartbeat IPC: 1.162 cumulative IPC: 1.136 (Simulation time: 00 hr 08 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv777_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 66914011 heartbeat IPC: 1.109 cumulative IPC: 1.133 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 75713594 heartbeat IPC: 1.136 cumulative IPC: 1.133 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 84524687 heartbeat IPC: 1.135 cumulative IPC: 1.133 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 88198084 cumulative IPC: 1.134 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 88198084 cumulative IPC: 1.134 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv777_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.134 instructions: 100000003 cycles: 88198084
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.61 Average ROB Occupancy at Mispredict: 27.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1362
BRANCH_INDIRECT: 0.3717
BRANCH_CONDITIONAL: 11.66
BRANCH_DIRECT_CALL: 0.4863
BRANCH_INDIRECT_CALL: 0.5347
BRANCH_RETURN: 0.422


====Backend Stall Breakdown====
ROB_STALL: 113040
LQ_STALL: 0
SQ_STALL: 368482


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 65.523254
REPLAY_LOAD: 38.374386
NON_REPLAY_LOAD: 10.281604

== Total ==
ADDR_TRANS: 5635
REPLAY_LOAD: 15580
NON_REPLAY_LOAD: 91825

== Counts ==
ADDR_TRANS: 86
REPLAY_LOAD: 406
NON_REPLAY_LOAD: 8931

cpu0->cpu0_STLB TOTAL        ACCESS:    2051870 HIT:    2038379 MISS:      13491 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2051870 HIT:    2038379 MISS:      13491 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 81.64 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9645333 HIT:    8482352 MISS:    1162981 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7861089 HIT:    6830553 MISS:    1030536 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600309 HIT:     495334 MISS:     104975 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1161443 HIT:    1144753 MISS:      16690 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22492 HIT:      11712 MISS:      10780 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15307857 HIT:    7819019 MISS:    7488838 MSHR_MERGE:    1802886
cpu0->cpu0_L1I LOAD         ACCESS:   15307857 HIT:    7819019 MISS:    7488838 MSHR_MERGE:    1802886
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29887787 HIT:   25359906 MISS:    4527881 MSHR_MERGE:    1729915
cpu0->cpu0_L1D LOAD         ACCESS:   16664384 HIT:   13986391 MISS:    2677993 MSHR_MERGE:     502828
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13196147 HIT:   11368900 MISS:    1827247 MSHR_MERGE:    1226938
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27256 HIT:       4615 MISS:      22641 MSHR_MERGE:        149
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12543562 HIT:   10429021 MISS:    2114541 MSHR_MERGE:    1067122
cpu0->cpu0_ITLB LOAD         ACCESS:   12543562 HIT:   10429021 MISS:    2114541 MSHR_MERGE:    1067122
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.311 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28431014 HIT:   27080939 MISS:    1350075 MSHR_MERGE:     345624
cpu0->cpu0_DTLB LOAD         ACCESS:   28431014 HIT:   27080939 MISS:    1350075 MSHR_MERGE:     345624
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.76 cycles
cpu0->LLC TOTAL        ACCESS:    1342922 HIT:    1311431 MISS:      31491 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1030536 HIT:    1008955 MISS:      21581 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     104975 HIT:      98387 MISS:       6588 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     196631 HIT:     196446 MISS:        185 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10780 HIT:       7643 MISS:       3137 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        931
  ROW_BUFFER_MISS:      30347
  AVG DBUS CONGESTED CYCLE: 3.395
Channel 0 WQ ROW_BUFFER_HIT:        267
  ROW_BUFFER_MISS:       4348
  FULL:          0
Channel 0 REFRESHES ISSUED:       7350

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501029       543886       101162         2451
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           59         1965         1194          268
  STLB miss resolved @ L2C                0         2018         2337         1428          129
  STLB miss resolved @ LLC                0          381         1076         3208          684
  STLB miss resolved @ MEM                0            1          469         2320         1458

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188118        53218      1365854       181727          299
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1085          589           26
  STLB miss resolved @ L2C                0         1266         7258         1541            8
  STLB miss resolved @ LLC                0          101         2308         1459           46
  STLB miss resolved @ MEM                0            0           66          174           95
[2025-09-17 09:29:18] END   suite=qualcomm_srv trace=srv777_ap (rc=0)
