********************************************************
Frequency divider (F/4)
********************************************************



module freq_div_4_bh (clk_2, clk_out, clk, rst);

input clk,rst; 
output reg clk_out, clk_2;

always @ (posedge clk) begin

if (rst)
	clk_2 <= 0; 
else 
	clk_2 <= ~ clk_2 ; 

end 

always @ (posedge clk) begin

if (rst)
	clk_out <= 0; 
else 
	clk_out <= ~ clk_out ;

end 

endmodule