
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 66688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 698.664 ; gain = 177.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'labVGA_clks' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:188]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:274]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:274]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:188]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:38]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'labVGA_clks' (16#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Address' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Pixel_Address.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD15L' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD15L.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD5L' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD5L.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (18#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD5L' (19#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD5L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD15L' (20#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD15L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Address' (21#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Pixel_Address.v:23]
INFO: [Synth 8-6157] synthesizing module 'Syncs' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Syncs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Syncs' (22#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Syncs.v:23]
WARNING: [Synth 8-7023] instance 'bar_counter' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:114]
WARNING: [Synth 8-7023] instance 'flashing' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:128]
INFO: [Synth 8-6157] synthesizing module 'slugSM' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/slugSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slugSM' (23#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/slugSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Track' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ran_Num_Gen' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/Ran_Num_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized1' (23#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'Ran_Num_Gen' (24#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/Ran_Num_Gen.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'rnd' does not match port width (8) of module 'Ran_Num_Gen' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:52]
WARNING: [Synth 8-689] width (6) of port connection 'rnd' does not match port width (8) of module 'Ran_Num_Gen' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:54]
WARNING: [Synth 8-689] width (7) of port connection 'rnd' does not match port width (8) of module 'Ran_Num_Gen' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:57]
WARNING: [Synth 8-689] width (7) of port connection 'rnd' does not match port width (8) of module 'Ran_Num_Gen' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:58]
WARNING: [Synth 8-7023] instance 'TC_train1' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:61]
WARNING: [Synth 8-7023] instance 'TC_train2' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:72]
WARNING: [Synth 8-7023] instance 'init1' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:84]
WARNING: [Synth 8-7023] instance 'train1' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:96]
WARNING: [Synth 8-7023] instance 'init2' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:115]
WARNING: [Synth 8-7023] instance 'train2' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:127]
INFO: [Synth 8-6155] done synthesizing module 'Track' (25#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:23]
WARNING: [Synth 8-7023] instance 'trackL' of module 'Track' has 10 connections declared, but only 8 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:200]
WARNING: [Synth 8-7023] instance 'trackM' of module 'Track' has 10 connections declared, but only 8 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:213]
WARNING: [Synth 8-7023] instance 'trackR' of module 'Track' has 10 connections declared, but only 8 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:226]
WARNING: [Synth 8-7023] instance 'top_reset_timer' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:242]
INFO: [Synth 8-6157] synthesizing module 'top_SM' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top_SM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_SM' (26#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top_SM.v:23]
WARNING: [Synth 8-7023] instance 'score_counterL' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:397]
WARNING: [Synth 8-7023] instance 'score_counterM' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:407]
WARNING: [Synth 8-7023] instance 'score_counterR' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:417]
INFO: [Synth 8-6157] synthesizing module 'RingCounter' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/RingCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RingCounter' (27#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/RingCounter.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (4) of module 'RingCounter' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:431]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (28#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/Selector.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'sel' does not match port width (4) of module 'Selector' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:432]
WARNING: [Synth 8-689] width (5) of port connection 'H' does not match port width (4) of module 'Selector' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:432]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (29#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'n' does not match port width (4) of module 'hex7seg' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:433]
WARNING: [Synth 8-3848] Net dp in module/entity top does not have driver. [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-6155] done synthesizing module 'top' (30#1) [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port dp
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port greset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 763.305 ; gain = 242.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 763.305 ; gain = 242.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 763.305 ; gain = 242.391
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/constrs_1/imports/cse100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/constrs_1/imports/cse100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/constrs_1/imports/cse100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 901.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 901.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 901.848 ; gain = 380.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 901.848 ; gain = 380.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 901.848 ; gain = 380.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 901.848 ; gain = 380.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 10    
	   3 Input     15 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 900   
	   4 Input      1 Bit         XORs := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 1     
Module countUD5L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module Ran_Num_Gen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module Track 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port dp
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port greset
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 901.848 ; gain = 380.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 901.848 ; gain = 380.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 928.516 ; gain = 407.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 928.516 ; gain = 407.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   128|
|7     |LUT1       |    24|
|8     |LUT2       |   348|
|9     |LUT3       |   189|
|10    |LUT4       |   494|
|11    |LUT5       |   192|
|12    |LUT6       |   412|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   581|
|18    |IBUF       |     8|
|19    |OBUF       |    35|
|20    |OBUFT      |     7|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2472|
|2     |  Pixel_A            |Pixel_Address               |   429|
|3     |    column_counter   |countUD15L_142              |   289|
|4     |      counter0       |countUD5L_147               |    69|
|5     |      counter1       |countUD5L_148               |   103|
|6     |      counter2       |countUD5L_149               |   117|
|7     |    row_counter      |countUD15L_143              |   140|
|8     |      counter0       |countUD5L_144               |    54|
|9     |      counter1       |countUD5L_145               |    60|
|10    |      counter2       |countUD5L_146               |    26|
|11    |  RC                 |RingCounter                 |    13|
|12    |  Sel                |Selector                    |     7|
|13    |  Sy                 |Syncs                       |    91|
|14    |    Pixel_Add        |Pixel_Address_133           |    91|
|15    |      column_counter |countUD15L_134              |    45|
|16    |        counter0     |countUD5L_139               |    19|
|17    |        counter1     |countUD5L_140               |    15|
|18    |        counter2     |countUD5L_141               |    11|
|19    |      row_counter    |countUD15L_135              |    46|
|20    |        counter0     |countUD5L_136               |    19|
|21    |        counter1     |countUD5L_137               |    15|
|22    |        counter2     |countUD5L_138               |    12|
|23    |  TSM                |top_SM                      |    29|
|24    |  bar_counter        |countUD15L                  |    57|
|25    |    counter0         |countUD5L_130               |    24|
|26    |    counter1         |countUD5L_131               |    18|
|27    |    counter2         |countUD5L_132               |    15|
|28    |  flashing           |countUD15L_0                |    45|
|29    |    counter0         |countUD5L_127               |    17|
|30    |    counter1         |countUD5L_128               |    19|
|31    |    counter2         |countUD5L_129               |     9|
|32    |  move_left_counter  |countUD15L_1                |    46|
|33    |    counter0         |countUD5L_124               |    22|
|34    |    counter1         |countUD5L_125               |    12|
|35    |    counter2         |countUD5L_126               |    12|
|36    |  move_right_counter |countUD15L_2                |    59|
|37    |    counter0         |countUD5L_121               |    28|
|38    |    counter1         |countUD5L_122               |    16|
|39    |    counter2         |countUD5L_123               |    15|
|40    |  not_so_slow        |labVGA_clks                 |    55|
|41    |    my_clk_inst      |clk_wiz_0                   |     4|
|42    |    slowclk          |clkcntrl4                   |    50|
|43    |      XLXI_38        |CB4CE_MXILINX_clkcntrl4     |    12|
|44    |        I_Q0         |FTCE_MXILINX_clkcntrl4_117  |     2|
|45    |        I_Q1         |FTCE_MXILINX_clkcntrl4_118  |     2|
|46    |        I_Q2         |FTCE_MXILINX_clkcntrl4_119  |     2|
|47    |        I_Q3         |FTCE_MXILINX_clkcntrl4_120  |     2|
|48    |      XLXI_39        |CB4CE_MXILINX_clkcntrl4_103 |    12|
|49    |        I_Q0         |FTCE_MXILINX_clkcntrl4_113  |     2|
|50    |        I_Q1         |FTCE_MXILINX_clkcntrl4_114  |     2|
|51    |        I_Q2         |FTCE_MXILINX_clkcntrl4_115  |     2|
|52    |        I_Q3         |FTCE_MXILINX_clkcntrl4_116  |     2|
|53    |      XLXI_40        |CB4CE_MXILINX_clkcntrl4_104 |    12|
|54    |        I_Q0         |FTCE_MXILINX_clkcntrl4_109  |     2|
|55    |        I_Q1         |FTCE_MXILINX_clkcntrl4_110  |     2|
|56    |        I_Q2         |FTCE_MXILINX_clkcntrl4_111  |     2|
|57    |        I_Q3         |FTCE_MXILINX_clkcntrl4_112  |     2|
|58    |      XLXI_45        |CB4CE_MXILINX_clkcntrl4_105 |    12|
|59    |        I_Q0         |FTCE_MXILINX_clkcntrl4      |     2|
|60    |        I_Q1         |FTCE_MXILINX_clkcntrl4_106  |     2|
|61    |        I_Q2         |FTCE_MXILINX_clkcntrl4_107  |     2|
|62    |        I_Q3         |FTCE_MXILINX_clkcntrl4_108  |     2|
|63    |  score_counterL     |countUD15L_3                |    31|
|64    |    counter0         |countUD5L_100               |    10|
|65    |    counter1         |countUD5L_101               |    11|
|66    |    counter2         |countUD5L_102               |    10|
|67    |  score_counterM     |countUD15L_4                |    61|
|68    |    counter0         |countUD5L_97                |    21|
|69    |    counter1         |countUD5L_98                |    23|
|70    |    counter2         |countUD5L_99                |    17|
|71    |  score_counterR     |countUD15L_5                |    30|
|72    |    counter0         |countUD5L_94                |    10|
|73    |    counter1         |countUD5L_95                |    11|
|74    |    counter2         |countUD5L_96                |     9|
|75    |  slug_State_Machine |slugSM                      |    23|
|76    |  top_reset_timer    |countUD15L_6                |    44|
|77    |    counter0         |countUD5L_91                |    20|
|78    |    counter1         |countUD5L_92                |    10|
|79    |    counter2         |countUD5L_93                |    14|
|80    |  trackL             |Track                       |   461|
|81    |    TC_train1        |countUD15L_63               |    52|
|82    |      counter0       |countUD5L_88                |    19|
|83    |      counter1       |countUD5L_89                |    18|
|84    |      counter2       |countUD5L_90                |    15|
|85    |    TC_train2        |countUD15L_64               |    53|
|86    |      counter0       |countUD5L_85                |    19|
|87    |      counter1       |countUD5L_86                |    18|
|88    |      counter2       |countUD5L_87                |    16|
|89    |    delay_time1      |Ran_Num_Gen_65              |    12|
|90    |    delay_time2      |Ran_Num_Gen_66              |    12|
|91    |    init1            |countUD15L_67               |    53|
|92    |      counter0       |countUD5L_82                |    16|
|93    |      counter1       |countUD5L_83                |    13|
|94    |      counter2       |countUD5L_84                |    24|
|95    |    init2            |countUD15L_68               |    52|
|96    |      counter0       |countUD5L_79                |    16|
|97    |      counter1       |countUD5L_80                |    12|
|98    |      counter2       |countUD5L_81                |    24|
|99    |    length_size1     |Ran_Num_Gen_69              |    19|
|100   |    length_size2     |Ran_Num_Gen_70              |    19|
|101   |    train1           |countUD15L_71               |   102|
|102   |      counter0       |countUD5L_76                |    31|
|103   |      counter1       |countUD5L_77                |    46|
|104   |      counter2       |countUD5L_78                |    25|
|105   |    train2           |countUD15L_72               |    87|
|106   |      counter0       |countUD5L_73                |    25|
|107   |      counter1       |countUD5L_74                |    42|
|108   |      counter2       |countUD5L_75                |    20|
|109   |  trackM             |Track_7                     |   463|
|110   |    TC_train1        |countUD15L_35               |    52|
|111   |      counter0       |countUD5L_60                |    19|
|112   |      counter1       |countUD5L_61                |    18|
|113   |      counter2       |countUD5L_62                |    15|
|114   |    TC_train2        |countUD15L_36               |    53|
|115   |      counter0       |countUD5L_57                |    19|
|116   |      counter1       |countUD5L_58                |    18|
|117   |      counter2       |countUD5L_59                |    16|
|118   |    delay_time1      |Ran_Num_Gen_37              |    12|
|119   |    delay_time2      |Ran_Num_Gen_38              |    12|
|120   |    init1            |countUD15L_39               |    53|
|121   |      counter0       |countUD5L_54                |    16|
|122   |      counter1       |countUD5L_55                |    13|
|123   |      counter2       |countUD5L_56                |    24|
|124   |    init2            |countUD15L_40               |    52|
|125   |      counter0       |countUD5L_51                |    16|
|126   |      counter1       |countUD5L_52                |    13|
|127   |      counter2       |countUD5L_53                |    23|
|128   |    length_size1     |Ran_Num_Gen_41              |    19|
|129   |    length_size2     |Ran_Num_Gen_42              |    19|
|130   |    train1           |countUD15L_43               |   103|
|131   |      counter0       |countUD5L_48                |    34|
|132   |      counter1       |countUD5L_49                |    43|
|133   |      counter2       |countUD5L_50                |    26|
|134   |    train2           |countUD15L_44               |    88|
|135   |      counter0       |countUD5L_45                |    27|
|136   |      counter1       |countUD5L_46                |    41|
|137   |      counter2       |countUD5L_47                |    20|
|138   |  trackR             |Track_8                     |   461|
|139   |    TC_train1        |countUD15L_9                |    52|
|140   |      counter0       |countUD5L_32                |    19|
|141   |      counter1       |countUD5L_33                |    18|
|142   |      counter2       |countUD5L_34                |    15|
|143   |    TC_train2        |countUD15L_10               |    53|
|144   |      counter0       |countUD5L_29                |    19|
|145   |      counter1       |countUD5L_30                |    18|
|146   |      counter2       |countUD5L_31                |    16|
|147   |    delay_time1      |Ran_Num_Gen                 |    12|
|148   |    delay_time2      |Ran_Num_Gen_11              |    12|
|149   |    init1            |countUD15L_12               |    53|
|150   |      counter0       |countUD5L_26                |    16|
|151   |      counter1       |countUD5L_27                |    13|
|152   |      counter2       |countUD5L_28                |    24|
|153   |    init2            |countUD15L_13               |    52|
|154   |      counter0       |countUD5L_23                |    17|
|155   |      counter1       |countUD5L_24                |    12|
|156   |      counter2       |countUD5L_25                |    23|
|157   |    length_size1     |Ran_Num_Gen_14              |    19|
|158   |    length_size2     |Ran_Num_Gen_15              |    19|
|159   |    train1           |countUD15L_16               |   102|
|160   |      counter0       |countUD5L_20                |    31|
|161   |      counter1       |countUD5L_21                |    47|
|162   |      counter2       |countUD5L_22                |    24|
|163   |    train2           |countUD15L_17               |    87|
|164   |      counter0       |countUD5L                   |    25|
|165   |      counter1       |countUD5L_18                |    42|
|166   |      counter2       |countUD5L_19                |    20|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 937.469 ; gain = 278.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 937.469 ; gain = 416.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 952.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 952.871 ; gain = 661.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 952.871 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aa271/Desktop/Lab6/Lab6.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 21:42:23 2024...
