  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir 
INFO: [HLS 200-2006] Changing directory to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDCT8.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT8.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT8' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(16)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(17)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.95 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.05 seconds; current allocated memory: 909.414 MB.
INFO: [HLS 200-10] Analyzing design file 'src/IDCT8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.54 seconds; current allocated memory: 911.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 200-1995] There were 179,559 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,168 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,237 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,211 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,188 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,705 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,018 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,018 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,018 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,041 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,636 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,524 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,187 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,555 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,562 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,403 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B32(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:182:15)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B16(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:108:17)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' (src/IDCT8.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' into 'IDCT8B8(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:62:14)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_8' (src/IDCT8.cpp:275:20) in function 'IDCT8' completely with a factor of 4 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_9' (src/IDCT8.cpp:282:31) in function 'IDCT8' completely with a factor of 4 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_6' (src/IDCT8.cpp:255:20) in function 'IDCT8' completely with a factor of 8 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_7' (src/IDCT8.cpp:262:31) in function 'IDCT8' completely with a factor of 8 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_4' (src/IDCT8.cpp:236:20) in function 'IDCT8' completely with a factor of 16 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_5' (src/IDCT8.cpp:243:31) in function 'IDCT8' completely with a factor of 16 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_2' (src/IDCT8.cpp:216:20) in function 'IDCT8' completely with a factor of 32 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_3' (src/IDCT8.cpp:223:31) in function 'IDCT8' completely with a factor of 32 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (src/IDCT8.cpp:21:22) in function 'IDCT8B8' completely with a factor of 8 (src/IDCT8.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (src/IDCT8.cpp:24:26) in function 'IDCT8B8' completely with a factor of 8 (src/IDCT8.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (src/IDCT8.cpp:83:22) in function 'IDCT8B16' completely with a factor of 5 (src/IDCT8.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'IDCT8B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8' (src/IDCT8.cpp:187:0)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (src/IDCT8.cpp:211:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (src/IDCT8.cpp:212:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data35': Complete partitioning on dimension 1. (src/IDCT8.cpp:231:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data36': Complete partitioning on dimension 1. (src/IDCT8.cpp:232:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data77': Complete partitioning on dimension 1. (src/IDCT8.cpp:250:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data78': Complete partitioning on dimension 1. (src/IDCT8.cpp:251:24)
INFO: [HLS 214-449] Automatically partitioning array 'a' dimension 1 completely based on constant index. (src/IDCT8.cpp:116:16)
INFO: [HLS 214-421] Automatically partitioning small array 'c' completely based on array size. (src/IDCT8.cpp:119:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'a' due to pipeline pragma (src/IDCT8.cpp:126:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'c' due to pipeline pragma (src/IDCT8.cpp:119:16)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. (src/IDCT8.cpp:116:16)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1. (src/IDCT8.cpp:119:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_202_1'(src/IDCT8.cpp:202:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT8.cpp:202:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_202_1'(src/IDCT8.cpp:202:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT8.cpp:202:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.87 seconds; current allocated memory: 913.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 913.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 918.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-24] src/IDCT8.cpp:218: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 921.645 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/IDCT8.cpp:112:113) to (src/IDCT8.cpp:125:23) in function 'IDCT8B32'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/IDCT8.cpp:146:15) to (src/IDCT8.cpp:184:1) in function 'IDCT8B32'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/IDCT8.cpp:70:114) to (src/IDCT8.cpp:110:1) in function 'IDCT8B16'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 949.121 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1004.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IDCT8' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1011.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1011.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1018.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1018.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8B32_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1018.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1018.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8B32_Pipeline_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_141_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1018.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1018.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8B8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_39_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8B16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8B32_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8B32_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8B32_Pipeline_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8B32_Pipeline_VITIS_LOOP_141_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'IDCT8B32' is 16080 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8B32'.
INFO: [RTMG 210-278] Implementing memory 'IDCT8_IDCT8B32_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/block_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/sIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/shift' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/oMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/oMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IDCT8' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'block_size', 'sIn', 'size', 'shift', 'oMin', 'oMax' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for IDCT8.
INFO: [VLOG 209-307] Generating Verilog RTL for IDCT8.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 17.4 seconds. Total CPU system time: 0.92 seconds. Total elapsed time: 20.32 seconds; peak allocated memory: 1.174 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 23s
