Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: Top_2048.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_2048.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_2048"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top_2048
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\CheckBoard.v" into library work
Parsing module <CheckBoard>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\StartGame.v" into library work
Parsing module <StartGame>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\Event.v" into library work
Parsing module <Event>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\win_title.v" into library work
Parsing module <win_title>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\vga_resolution.v" into library work
Parsing module <vga_resolution>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\vga_display.v" into library work
Parsing module <vga_display>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\title.v" into library work
Parsing module <title>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\number.v" into library work
Parsing module <number>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\interface.v" into library work
Parsing module <interface>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\game_2048.v" into library work
Parsing module <game_2048>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\end_title.v" into library work
Parsing module <end_title>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\clk25MHz.v" into library work
Parsing module <clk25MHz>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\My2048\Top_2048.v" into library work
Parsing module <Top_2048>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_2048>.

Elaborating module <clk25MHz>.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\clk25MHz.v" Line 29: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <vga_resolution>.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\vga_resolution.v" Line 48: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\vga_resolution.v" Line 62: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <vga_display>.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\vga_display.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\vga_display.v" Line 36: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Cassie\Desktop\My2048\Top_2048.v" Line 55: Size mismatch in connection of port <vgaRed>. Formal port size is 3-bit while actual signal size is 4-bit.

Elaborating module <interface>.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\interface.v" Line 52: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\interface.v" Line 53: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\interface.v" Line 58: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Cassie\Desktop\My2048\interface.v" Line 59: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <number>.

Elaborating module <title>.

Elaborating module <end_title>.

Elaborating module <win_title>.

Elaborating module <game_2048>.

Elaborating module <StartGame>.

Elaborating module <Event>.

Elaborating module <CheckBoard>.
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\CheckBoard.v" Line 49: Signal <slots_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\CheckBoard.v" Line 50: Signal <slots_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\CheckBoard.v" Line 56: Signal <full> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\CheckBoard.v" Line 59: Signal <slots_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\CheckBoard.v" Line 64: Signal <slots_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\Event.v" Line 45: Signal <slots> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\Event.v" Line 122: Signal <slots> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "C:\Users\Cassie\Desktop\My2048\game_2048.v" Line 43: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "C:\Users\Cassie\Desktop\My2048\game_2048.v" Line 48: Signal <flag> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_2048>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\Top_2048.v".
    Summary:
	no macro.
Unit <Top_2048> synthesized.

Synthesizing Unit <clk25MHz>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\clk25MHz.v".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_2_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clk25MHz> synthesized.

Synthesizing Unit <vga_resolution>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\vga_resolution.v".
        h_pixel = 800
        h_total = 521
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
    Found 1-bit register for signal <vs_enable>.
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 10-bit adder for signal <hc[9]_GND_3_o_add_2_OUT> created at line 48.
    Found 10-bit adder for signal <vc[9]_GND_3_o_add_8_OUT> created at line 62.
    Found 10-bit comparator lessequal for signal <hc[9]_GND_3_o_LessThan_13_o> created at line 68
    Found 10-bit comparator lessequal for signal <vc[9]_GND_3_o_LessThan_14_o> created at line 76
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_15_o> created at line 84
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_16_o> created at line 84
    Found 10-bit comparator greater for signal <GND_3_o_vc[9]_LessThan_17_o> created at line 84
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_18_o> created at line 84
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_resolution> synthesized.

Synthesizing Unit <vga_display>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\vga_display.v".
WARNING:Xst:647 - Input <data<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <vgaGreen>.
    Found 3-bit register for signal <vgaBlue>.
    Found 3-bit register for signal <vgaRed>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <vga_display> synthesized.

Synthesizing Unit <interface>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\interface.v".
        h_pixel = 800
        h_total = 521
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
    Found 8-bit register for signal <data>.
    Found 5-bit subtractor for signal <GND_8_o_GND_8_o_sub_16_OUT> created at line 58.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_18_OUT> created at line 58.
    Found 32-bit subtractor for signal <n0197> created at line 58.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_22_OUT> created at line 58.
    Found 32-bit subtractor for signal <GND_8_o_GND_8_o_sub_24_OUT> created at line 58.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_27_OUT> created at line 59.
    Found 2-bit adder for signal <n0186[1:0]> created at line 56.
    Found 3-bit adder for signal <n0189[2:0]> created at line 56.
    Found 2-bit adder for signal <n0192[1:0]> created at line 57.
    Found 3-bit adder for signal <n0195[2:0]> created at line 57.
    Found 32-bit adder for signal <n0199> created at line 58.
    Found 32-bit adder for signal <n0107> created at line 58.
    Found 13-bit adder for signal <n0210[12:0]> created at line 101.
    Found 15-bit adder for signal <n0130> created at line 101.
    Found 10-bit subtractor for signal <xpix> created at line 46.
    Found 10-bit subtractor for signal <ypix> created at line 47.
    Found 32-bit adder for signal <_n0225> created at line 59.
    Found 32-bit adder for signal <n0108> created at line 59.
    Found 32x13-bit multiplier for signal <n0116> created at line 58.
    Found 10x7-bit multiplier for signal <x[9]_PWR_5_o_MuLt_18_OUT> created at line 58.
    Found 10x7-bit multiplier for signal <y[9]_PWR_5_o_MuLt_22_OUT> created at line 58.
    Found 32x7-bit multiplier for signal <n0124> created at line 58.
    Found 127-bit shifter logical right for signal <n0131> created at line 101
    Found 10-bit comparator greater for signal <GND_8_o_xpix[9]_LessThan_3_o> created at line 56
    Found 10-bit comparator greater for signal <GND_8_o_xpix[9]_LessThan_4_o> created at line 56
    Found 10-bit comparator greater for signal <GND_8_o_xpix[9]_LessThan_6_o> created at line 56
    Found 10-bit comparator greater for signal <GND_8_o_ypix[9]_LessThan_8_o> created at line 57
    Found 10-bit comparator greater for signal <GND_8_o_ypix[9]_LessThan_9_o> created at line 57
    Found 10-bit comparator greater for signal <GND_8_o_ypix[9]_LessThan_11_o> created at line 57
    Found 10-bit comparator greater for signal <GND_8_o_ypix[9]_LessThan_46_o> created at line 92
    Found 10-bit comparator greater for signal <ypix[9]_GND_8_o_LessThan_47_o> created at line 92
    Found 10-bit comparator lessequal for signal <n0040> created at line 94
    Found 10-bit comparator lessequal for signal <n0042> created at line 94
    Found 10-bit comparator lessequal for signal <n0046> created at line 94
    Found 10-bit comparator lessequal for signal <n0050> created at line 94
    Found 10-bit comparator greater for signal <GND_8_o_xpix[9]_LessThan_55_o> created at line 94
    Found 10-bit comparator lessequal for signal <n0056> created at line 95
    Found 10-bit comparator lessequal for signal <n0059> created at line 95
    Found 10-bit comparator lessequal for signal <n0063> created at line 95
    Found 10-bit comparator lessequal for signal <n0067> created at line 95
    Found 10-bit comparator greater for signal <GND_8_o_ypix[9]_LessThan_63_o> created at line 95
    Found 10-bit comparator greater for signal <GND_8_o_xpix[9]_LessThan_91_o> created at line 231
    Found 10-bit comparator greater for signal <xpix[9]_GND_8_o_LessThan_92_o> created at line 231
    Found 10-bit comparator greater for signal <ypix[9]_GND_8_o_LessThan_93_o> created at line 231
    Summary:
	inferred   4 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <interface> synthesized.

Synthesizing Unit <number>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\number.v".
        data =
53900'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000001111111111111111111110000000000000000000000000000000000000000000000001111111111100001111111000000000000000000000000000000000000000000000001111111110000000001111100000000000000000000000000000000000000000000000111111000000000000011110000000000000000000000000000000000000000000000011110000000000000001111000000000000000000000000000000000000
0000000000001000000000000000011111000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000001111110000000000000000000
0000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000111110000000111100000000000000000000000000000000000000000000000000000011111000000011110000000000000000000000000000000000000000000000000000011111000000001111000000000000000000000000000000000000000000000000000001111100000000111100000000000000000000000000000000000000000000000000001111100000000011110000000000000000000000000000000000000000000000000
0001111100000000011110000000000000000000000000000000000000000000000000000111110000000001111000000000000000000000000000000000000000000000000000111110000000001111100000000000000000000000000000000000000000000000000011111000000000111110000000000000000000000000000000000000000000000000001111100000000011111000000000000000000000000000000000000000000000000001111100000000001111100000000000000000000000000000000000000000000000000111110000000000111110000000000000000000000000000000000000000000000000011111000000000011111000000000000000000000000000000000000000000000000001111100000000001111100000000000000000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000000000011111111111111111111111111000000000000000000000000000000000000000000001111111111111111111111111100000000000000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000
0000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000001111111111111000000000000000
0000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000000000000011111111101111111111000000000000000000000000000000000000000000000000011111100000000011111100000000000000000000000000000000000000000000000001111100000000000011100000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000001111000000000000000110000000000000000000000000000000000000000000000000111110000000000011111000000000000000000000000000000000000000000000000011111100000001111111110000000000000000000000000000000000000000000000001111111000011111111111000000000000000000000000000000000000000000000000011111110111111111110000000000000000000000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000011
1111111100000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000000000000111111100111111110000000000000000000000000000000000000000000000000000011111100000111111100000000000000000000000000000000000000000000000000011111100000001111110000000000000000000000000000000000000000000000000001111100000000001111100000000000000000000000000000000000000000000000000111110000000000111110000000000000000000000000000000000000000000000000011110000000000001111000000000000000000000000000000000000000000000000001111000000000001111100000000000000000000000000000000000000000000000000111110000000000111110000000000000000000000000000000000000000000000000011111100000000111111000000000000000000000000000000000000000000000000000111111110001111111000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000
0000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000001111111111111000000000
0000000000000000000000000000000000000000000000111110001111110000000000000000000000000000000000000000000000000000000111100000000110000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000001100000000000000111000000000000000000000000000000000000000000000000001110000000000000111100000000000000000000000000000000000000000000000011111000000000000111100000000000000000000000000000000000000000000000111111100000000000011100000000000000000000000000000000000000000000001111111110000000000011110000000000000000000000000000000000000000000011111111110000000000011111000000000000000000000000000000000000000000001111001111000000000001111000000000000000000000000000000000000000000000111000111100000000000111100001111111100000000000000000000000000000000000000011110000000000111110011111111111000000000000000000000000000000000000001111000000000011110011111111111110000000000000000000000000000000000000111100000000001111011110001111111000000000000000000000000000000000000011110000000000111111
1000000011111100000000000000000000000000000000000111110000000001111111000000000111110000000000000000000000000000000000011111000000000111111000000000011111000000000000000000000000000000000001111000000000011111100000000000111100000000000000000000000000000000000111100000000001111100000000000011110000000000000000000000000000000000011110000000000111110000000000001111000000000000000000000000000000000001111000000000001111100000000000111000000000000000000000000000000000000111100000000000111110000000000011100000000000000000000000000000000000011110000000000011111100000000011100000000000000000000000000000000000001111000000000000111110000000011110000000000000000000000000000000000001111100000000000011111110000011110000000000000000000000000000000001111111111111100000000111111111111110000000000000000000000000000000011111111111111100000000001111111111110000000000000000000000000000000001111111111111100000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000111110000000000000000000000000000000000000001111111111000000000000011111111110000000000000000000000000000000000011111111111110000000001111111111111110000000000000000000000000000000011110000111111100000001111111111111111000000000000000000000000000000001100000001111110000001111000000111111110000000000000000000000
0000000000000000000111110000001100000000001111110000000000000000000000000000000000000000011111000000000000000000111111000000000000000000000000000000000000000001111100000000000000000001111100000000000000000000000000000000000000000111100000000000000000000111110000000000000000000000000000000000000000111110000000000000000000011111000000000000000000000000000000000000000011110000000000000000000001111000000000000000000000000000000000000000111110000000000000000000000111100000000000000000000000000000000000001111100000000000000000000000111100000000000000000000000000000000001111111000000000000000000000000111100000000000000000000000000000000001111111111100000000000000000000011100000000000000000000000000000000001111111111111000000000000000000011100000000000000000000000000000000000111111111111110000000000000000011100000000000000000000000000000000000000000001111111100000000000000111100000000000000000000000000000000000000000000001111110000000000000111100000000000000000000000000000000000000000000000011111000000000011111100000
0000000000000000000000000000000000000000000001111000000011111110000000000000000000000000000000000000000000000000000111100000011111111111111111110000000000000000000000000000000000000000011110000011111111111111111111000000000000000000000000000000000000000001111000011111111111111111111000000000000000000000000000000000000000000111000000000111111111111111000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001111000000111100000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000000000000000000000000000000000000111111001111110000000000000000000000000000000000000000000000000000000111100000000110000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000100000000000000000000000000000111100000000000000000000000000000000000110000000000000000000000000000111100000000000000000000000000000000000111000000000000000000000000000111100000000000000000000000000000000001111100000000000000000000000000011110000000000000000000000000000000001111110000000000000000000000000011110000000000000000000000000000000001111111000000000000000000000000001111
0000000000000000000000000000000011111111000000000000000000000000011111000011111111000000000000000000011111111100000000000000000000000001111000111111111110000000000000000011111111110000000000000000000000000111100111111111111100000000000000011111011110000000000000000000000000011110111100011111110000000000000011111001111000000000000000000000000011111111000000111111000000000000011110000111100000000000000000000000001111111000000001111110000000000011110000011110000000000000000000000000111111000000000011111000000000011110000001111000000000000000000000000011111100000000001111100000000011110000000111100000000000000000000000001111100000000000011110000000011110000000111110000000000000000000000000111110000000000001110000000011110000000011111000000000000000000000000011111100000000000111000000011110000000001111100000000000000000000000000111110000000000111100000011111110000000111100000000000000000000000000011111000000000011100000011111111111111111110000000000000000000000000001111110000000011110000111111111111111111111111111
0000000000000000000000111111000000111100000111111111111111111111111110000000000000000000000001111111111111100000000000000011111111111111110000000000000000000000000011111111111100000000000000000000000011111110000000000000000000000000000111111111000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000001110001111100000000000000000000000000000000000000000000000000000000001110000011111000000000000000000000000000010000000000000000000000000000111000000111100000000000000000000000000111000000000001111111100000000011100000011110000000000000000000000001111100000000011111111111000000001111000001110000000000000000000000011111110000000011111111111110000000111110000111000000000000000000000111111111000000011100000111111000000011111100111000000000000000000000011110111000000000000000001111100000000111111111000000000000000000000001100011100000000
0000000000111100000000011111110000000000000000000000000000011100000000000000000011110000000011111111000000000000000000000000000001110000000000000000001111000000011111111111000000000000000000000000001111000000000000000000111000000011110001111100000000000000000000000000111100000000000000000111100000011110000011111000000000000000000000000011110000000000000000011100000001110000000111100000000000000000000000001111000000000000000011100000001111000000011110000000000000000000000000111100000000000000111100000000111100000000111000000000000000000000000011100000000000000111100000000011110000000011100000000000000000000000001110000000000001111100000000001111100000011110000000000000000000000000111000000000111111000000000000111111000001110000000000000000000000111111111110000111111111111111000001111111111110000000000000000000000111111111111000111111111111111100000011111111110000000000000000000000011111111111000011111111111111100000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000001110000001100000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000111111000000000000000000000000000001110000000000000000000000000000011111111111000000000111111111111000001110000000000000000000000000000011111111111100000000111111111111000001111000000000000000000000000000011100000111111000000111111111111000000111000000000000000000000000000001100000001111100000011100000000000000111100000000000000000000000000000000000000011110000001110000000000000011110011111110000000000000000000000000000001111000000111000000000000001110011111111100000000000000000000000000000111100000011100000000000001111111111111111000000000000000000000000000011100000011110000
0000000001111110000011111000000000000000000000000000111100000011111111000000000111110000000111100000000000000000000000000111100000001111111111000000011111000000011110000000000000000000000000011100000000111111111110000001111000000000111000000000000000000000000011100000000000000111111100000111100000000011100000000000000000000000111100000000000000000111110000011111000000001110000000000000000000001111100000000000000000001111000001111100000001110000000000000000000011111000000000000000000000011100000011111000000111000000000000000000111111111111111000000000000001110000001111110001111000000000000000000111111111111111100000000000000111000000011111111111000000000000000000111111111111111100000000000000011100000000111111110000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000111110111110000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000
0000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000
0000000000000001111111111000000011100000000011111111000000000000000000000000000000001111111111000000011110000000011111111110000000000000000000000000000001111111111100000111111000000011110111111100000000000000000000000000000111000000000001111111100000001100000111110000000000000000000000000000011100000000000111011110000000000000001111000000000000000000000000000001110000000000011001111000000000000000111100000000000000000000000000001110000000000000000111000000000000000011110000000000000000000000000000111000000000000000011100000000000000001111000000000000000000000000000011111100000000000001110000000000000000111000000000000000000000000000001111111100000000000111000000000000000111000000000000000000000000000000111111111000000000011100000000000000011100000000000000000000000000000011111111110000000001110000000000000011100000000000000000000000000000000000011111000000000111000000000000011100000000000000000000000000000000000000011110000000111100000000000111100000000000000000000000000000000000000001111000000011110000000000
1111000000000000000000000000000000000000000000111000000011110000000111111000000000000000000000000000000000000000000011100001111111111000111111111111110000000000000000000000000000000000001100001111111111100111111111111111000000000000000000000000000000000000110000111111111100011111111111111000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000001100000111000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000110000000000000000000000001100000000000111000000000000011111100000000011111100000000000000000001110000000000111100000000000111111111100000001111111000000000000000001111000000000111110000000001111111111111000000011111110000000000000000111100000000111111000
0000011111100011111100000000011111000000000000001111100000001111111000000001111000000011110000000000111110000000000001111110000001111111100000001111000000000111100000000001111000000000001111111000000111101110000000111100000000011110000000000011100000000000111111100000001100111000000011100000000000111000000000001110000000000111111110000000000011100000001110000000000011100000000001111000000000111101111000000000001110000000111000000000001110000000000111100000000111100111100000000000111000000011100000000001111000000000111100000000111100011110000000000011100000001111000000000111100000000111110000000011110001111000000000001110000000111100000000011100000000011110000000011111111111111000000001111000000001111000000011110000000011110000000011111111111111100000000111100000000111110000111110000000111110000000000000000001111000000000011110000000001111111111111000000111110000000000000000000111100000000001111000000000011111111111000000111111111111000000000000011110000000000111100000000000011111110000000111111111111100000000
0000011110000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000001100000000000111111000000011111100000000000000111111100000000000000001110000000001111111110000001111111100000000000111111111100000000000000111000000001111111111100000001111111000000001111111111111000000000000111100000000111100011110000000000111110000000111110000111110000000000111110000000011100000111100000000001111000000111100000001111100000000111111000000001110000011110000000000011100000011110000000011110000000111111100000000111000001111000000000001111000011110
0000000001110000000111111100000000111100011110000000000001111000011110000000000111000000111101110000000011111111111000000000000111000001110000000000011100000111100111000000000111111111000000000000111100000111000000000001110000111100011100000000011111111110000000000111110000011110000000000111000011110001110000000011110001111000000000011110000001111000000000111100011111111111111000001110000011110000000011110000000011110000000011110011111111111111100001111000001111000000011110000000001111100000011110001111111111111110000111100000111100000011110000000000011111000111111000000000000111000000011110000011110000111110111111000001111111111111000000000000011100000000111100011110000111111111111100000001111111111000000000000001110000000011111111111000111111111111110000000001111100000000000000000111000000000111111111000000000000000001000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 1-bit register for signal <douta>.
    Found 16-bit subtractor for signal <GND_12_o_GND_12_o_sub_2_OUT<15:0>> created at line 786.
    Found 53900x1-bit Read Only RAM for signal <GND_12_o_X_6_o_Mux_2_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <number> synthesized.

Synthesizing Unit <title>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\title.v".
        data =
38400'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000011111110110001111111111100000000000111111111111111110000000000000001111100000000000011110000000000000000110000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000001111000001111000001111100111100000000000111110000001111000000000000011111111000000000111001100000000000000110000001110011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000111000000001110000011110000111100000000001111000000001110000000000000111111111000000011100011000000000000011100000111000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000111100000000011000000111100000111100000000011110000000001000000000000011000111110000000111000111000000000001111000011110001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000011110000000000000111100000000000100000011110000001110000000001111000000000100000000000011000001111000000111000011100000000001111100001111000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000011110000000000001000001111000000011110000000111100000000000000000000000000000011110000011110000111000000000111110000011110001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000111100000000000000000011110000000111100000001111000001000000000000000000000000111100000111100011110000000010111100000111110011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000011110000000000000000000111
1000000011110000000111100000100000000000000000000000011100000111100001111000000010111110000001111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000001111000000000000000000011110000000111100000011111000111000000000000000000000001110000001111000011110000001001111000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000111110000000000000000001111000000001111000000111111111100000000000000000000000011000000011110001111100000100011110000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000001111000000000000000000011110000000011110000001111000011000000000000000000000001100000001111
1000111100000100001111000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000111100000000000000000001111000000011111000000111100001100000000000000000000001110000000111100001111000010000111100000011100111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000001111000000000000000000111100000000111100000011110000010000000111111111000000011000000001111000011110001000001111000001111001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000011110000000000000000001111000000001111000000111100000000000011111111110000001100000000011110001111000111111111111100111100001111000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000001111000000000000000000111100000001111000000011110000000000001111111110000001100000100001110000111100111111111111100011110000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000100001110000000000011000011111000000011100000001111000000000000000000000000000110000010000011100001110000000000111100000111100001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000010000011110000000001100000111100000001110000000011110000000000000000000000000011111111100000111000111100000000001111000001111000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000111000000111110000011100000011110000001110000000001111000000000000000000000000011111111110000001100011100000000001111100000011100011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000111110000000111111111110000001111100001111000000000111110000000000000000000000001111111111000000011001110000000000011110000000111100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111000000000011111110000001111111111110000000000111111111000000000000000000000111111111110000000011110000000000000111100000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 1-bit register for signal <douta>.
    Found 16-bit subtractor for signal <GND_13_o_GND_13_o_sub_2_OUT<15:0>> created at line 155.
    Found 38400x1-bit Read Only RAM for signal <GND_13_o_X_7_o_Mux_2_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <title> synthesized.

Synthesizing Unit <end_title>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\end_title.v".
        data =
38400'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000111110000000000011100000000000000000000000000000000000000000000
0111110000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000111100000001100000000000000000000000000000000000000000000111111000000000001110000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000011100000111100000001100000000000000000000000000000000000000111000000000111000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000111100001111000000111000000000000000000000000000000000000001110000000001100000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000
0111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000001110000111000000011100000000000000000000000000000000000000011100000001110000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000011100000000000000111000000000000000000000000000000000000000111000000011000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000111000000000000001100000000000000000000000000000000000000001111000001100000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000001110000000011100000000000000110000000000000000000000000000000000000000011100000110000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000111000000000000001100000000000000000000000000000000000000000111000011000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000001110000000000000111000000000000000000000000000000000000000000111000110000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
1100000001110000011100000011100000111100000000011100000000000000000000011100110000000000000111110000001111000000011100000000000000011100000000000000000001111100000000011111100000000011111000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000011100000111000011111111111111100000000110000000000000000000000111001100000000000110011110001111110000000111000000000000000111000000000000000001100111100000011100111100000011001111000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000011110000001110000001110000000111000000011100000000000000000000000111010000000000011000001110000011100000001110000000000000001110000000000000000110000011100001100000011000001100001111000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100111111000000011000000011100000001110000000110000000000000000
0000000011111000000000011000000111100001110000000111000000000000000111000000000000000110000001111000110000001100001100000011100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110111100000000001100000001110000000011100000111000000000000000000000000111100000000001110000000111000011100000001110000000000000001110000000000000011100000001110001100000000000111000001110000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000011000000011100000000111000001100000000000000000000000000111000000000011000000001110000111000000111100000000000000011100000000000000110000000011100011100000000001100000011100000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000110000000110000000001110000011000000000000000000000000001110000000000110000000011100001110000001111000000000000
0001110000000000000011000000001110001111100000001110000111000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000011000000011000000000011100011000000000000000000000000000111000000000111000000001110000111000000111100000000000000011100000000000001110000000011100001111110000011111110000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000110000000110000000000111000110000000000000000000000000001110000000001110000000011100001110000011111000000000000000111000000000000011100000000111000000111111000111000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000001100000001100000000001110011000000000000000000000000000011100000000011100000000111000011100000101110000000000000001110000000000000111000000001110000000011111001110000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000110000000110000000000011001100000000000000000000000000001110000000001110000000011100001100000110111000000000000000111000000000010011100000000111000000000011100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000001100000001100000000000111010000000000000000000000000000011100000000001110000000110000011000001001110000000000000001110000000000100011100000001100000000000011001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000011000000011100000000001111100000000110000000000000000000111000000000011100000011100000111000110011100000000000000011000000000011000111000000111000110000000110001110000000100000111000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000001110000000000000001100000001110000000000011110000000111100000000000000000011100000000001111000001100000011111110001110000000000000011100011100011100011110000011000011100000011000111110000110000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000011111100011111111000000111000000001111000000000000000000111000000000001111000110000000111111000001111110000000000111111111111111000011110001100000111110011100000111111111000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000111100000011111000000001110000000001110000000000000000011100000000000000111110000000000111100000001110000000000001111001111111100000001111100000000011111100000000011111000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000010000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000100000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 1-bit register for signal <douta>.
    Found 15-bit subtractor for signal <GND_14_o_GND_14_o_sub_2_OUT<14:0>> created at line 152.
    Found 32768x1-bit Read Only RAM for signal <GND_14_o_GND_14_o_Mux_2_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <end_title> synthesized.

Synthesizing Unit <win_title>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\win_title.v".
        data =
38400'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000111000000000000000000000000000000000000000000011111000000000000000000000000110000000000000000000000000000000000001110000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000001110000000000000000000000000000000000000000001111111000000000001100000000001110000011000000000000000000000000000111100000000000000000000000000000000000000000000000000111000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000111000000000111000000000000000000000000000000000000000000000001110000000000011000000000
0011100011110000000000000000000000000011110000000000000000000000000000000000000000000000001110000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000011100000000011000000000000000000000000000000000000000000000000111000000000001100000000000110000111100000000000000000000000000111100000000000000000000000000000000000000000000000011000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000011100000001110000000000000000000000000000000000000000000000001110000000000111000000000001100001110000000000000000000000000001111000000000000000000000000000000000000000000000001110000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000111000000011000000000000000000000000000000000000000000000000001110000000001111000000000011000000000000000000000000000000000011100000000000000000000000
0000000000000000000000001110000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000011110000011000000000000000000000000000000000000000000000000000111000000000111100000000011100000000000000000000000000000000001110000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000011100000110000000000000000000000000000000000000000000000000001110000000011111000000000110000000000000000000000000000000000011100000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000111000011000000000000000000000000000000000000000000000000000011100000000111110000000001100000000000000000000000000000000000111000000000000000000000000000000000000000000000011100000000000000000000000000000000000000
0000000000000000000000000000000100000000000000000000000000000000011100000000000000000000000000000000000000001110001100000000000000000000000000000000000000000000000000000111000000010011100000000110000000000000000000000000000000000011100000000000000000000000000000000000000000000001110000000000000000000000001111100000011110000011110000000000011111100011101111000001110000001111100000000111000000000011111100000000000000000000000011100110000000000000111110000001111000000011100000000000000001110000001100111000000011000000111000001111000001111000000000111000000000000000000000000000000000000000000000011100000000000000000000001100111100011111100001111110000000011100111111111111110001111100001100011110000111111111100011100111100000000000000000000000111001100000000000110011110001111110000000111000000000000000011100000011001110000000110000001110001111110000111111000000001110000000000000000000000000000000000000000000001111000000000000000000000110000011100000111000111111100000001100000111100000011100111111000110000011100000
0111000000011000000110000000000000000000000001110100000000000110000011100000111000000011100000000000000001110000001000111000000010000000111000000111000111111100000000111000000000000000000000000000000000000000000000111100000000000000000000110000001111000011100111001110000001110000001110000001110011000000111000000110000001110000000110000001100000000000000000000000011111000000000011000000111100001110000000111000000000000000001110000110000111000001100000001100000001110011100111000000001100000000000000000000000000000000000000000000001111000000000000000000011100000001110000111001100001110000011100000011110000011101100000001110000001100000011100000001100000000000000000000000000000000111100000000001110000000111000011100000001110000000000000000011100001100001110000011000000011000000011100110000111000000001000000000000000000000000000000000000000000000011110000000000000000000110000000011100001110110000011000000110000000011100000111010000000001100000011000000111000000011100000000000000000000000000000000111000000000011000
0000011100001110000001111000000000000000001110000100000111000011000000001100000001110110000011000000000100000000000000000000000000000000000000000000000111000000000000000000011000000001110000111010000001100000011000000001100000011111000000000000000001100000011000000001111100000000000000000000000000000011100000000001100000000111000011100000011110000000000000000011100011000001110000110000000011000000011101000000110000000001000000000000000000000000000000000000000000000001110000000000000000001110000000011100001111100000011000000111000000011000000111100000000000000111111000000110000000001111110000000000000000000000000000111000000000111000000001110000111000000111100000000000000000111000110000011100001000000000110000000111110000001100000000010000000000000000000000000000000000000000000000011110000000000000000011100000000111000011110000000110000001110000001110000001111000000000001110001110000001100000000000111111000000000000000000000000001110000000001110000000011100001110000011111000000000000000000111001000000011100110
0000000011000000011110000000110000000001000000000000000000000000000000000000000000000001111000000000000000001110000000011100001111000000111000000011100000110000000111100000000011100000111000000110000000000000111110000000000000000000000000111000000000111000000001110000111000001011100000000000000000011101100000001110010000000000110000000111100000011100000000000000000000000000000000000000000000000000000000001111000000000000000011100000000111000011110000001110000000111110111000000001111000000000110000001110000001100000000000000011100000000000000000000000001110000000001110000000011100001100000110111000000000000000000111011000000011101100000000001100000001111000000111000000000000000000000000000000000000000000000000000000000001110000000000000100011100000001100000111000000011100000000011111000000000011100000000011100000111100000011000000000000000011000000000000000000000000011100000000001110000000110000011000001001110000000000000000001111100000000111010000000000011000000011100000001110000000000000000000000000000000000
0000000000000000000000000111100000000000110001110000001110000011100000001110000000010000000000000001110000000001110000111110000001110000001100000001100001100000000000000000001110000000000111000000111000001110001100111000000000000000000011110000000011111000000000001100000001110000000111000000001110000000000000000000000000000000000000000000000000111110000000110000011110000011000000111000000011100000001100000000000000011100000000011110111001100000011100000011100000011000111100000000000000000011100000000001111000001100000011111110001110000000000000000000111000000000011100000000000011000000011100000001110000000111100000000000000000000000000000000000000000000000000011111111111000000011110001100000001110000000011111100111100000000000000111000000000011111100011110100111111110111110011100001111000000000000000000111000000000001111000110000000111111000001111110000000000000001110000000000111000000000000111111000111000000001111110001111000000000000000000000000000000000000000000000000000001111111000000000001111100000000011
0000000001111000001111110000000000011000000000000111100000111100001111100000111111000000011100000000000000000111000000000000001111100000000001111000000011100000000000000000111000000000011000000000000011110000011000000000111100000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000011111000000000000000000000000000000000
0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000011100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000111000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000001110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 1-bit register for signal <douta>.
    Found 15-bit subtractor for signal <GND_15_o_GND_15_o_sub_2_OUT<14:0>> created at line 152.
    Found 32768x1-bit Read Only RAM for signal <GND_15_o_GND_15_o_Mux_2_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <win_title> synthesized.

Synthesizing Unit <game_2048>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\game_2048.v".
INFO:Xst:3210 - "C:\Users\Cassie\Desktop\My2048\game_2048.v" line 43: Output port <full> of the instance <d1> is unconnected or connected to loadless signal.
    Found 64-bit register for signal <temp>.
    Found 32-bit register for signal <r_flag>.
    Found 1-bit register for signal <move>.
    Found finite state machine <FSM_0> for signal <r_flag>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000000000000000000000000000001               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <flag<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <n0040> created at line 62
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <game_2048> synthesized.

Synthesizing Unit <StartGame>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\StartGame.v".
    Register <slots_dummy> equivalent to <slots> has been removed
    Found 1-bit register for signal <slots>.
    WARNING:Xst:2404 -  FFs/Latches <slots<1:7>> (without init value) have a constant value of 0 in block <StartGame>.
    WARNING:Xst:2404 -  FFs/Latches <slots<8:58>> (without init value) have a constant value of 0 in block <StartGame>.
    WARNING:Xst:2404 -  FFs/Latches <slots<59:62>> (without init value) have a constant value of 0 in block <StartGame>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <StartGame> synthesized.

Synthesizing Unit <Event>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\Event.v".
    Found 1-bit register for signal <board<63>>.
    Found 1-bit register for signal <board<62>>.
    Found 1-bit register for signal <board<61>>.
    Found 1-bit register for signal <board<60>>.
    Found 1-bit register for signal <board<59>>.
    Found 1-bit register for signal <board<58>>.
    Found 1-bit register for signal <board<57>>.
    Found 1-bit register for signal <board<56>>.
    Found 1-bit register for signal <board<55>>.
    Found 1-bit register for signal <board<54>>.
    Found 1-bit register for signal <board<53>>.
    Found 1-bit register for signal <board<52>>.
    Found 1-bit register for signal <board<51>>.
    Found 1-bit register for signal <board<50>>.
    Found 1-bit register for signal <board<49>>.
    Found 1-bit register for signal <board<48>>.
    Found 1-bit register for signal <board<47>>.
    Found 1-bit register for signal <board<46>>.
    Found 1-bit register for signal <board<45>>.
    Found 1-bit register for signal <board<44>>.
    Found 1-bit register for signal <board<43>>.
    Found 1-bit register for signal <board<42>>.
    Found 1-bit register for signal <board<41>>.
    Found 1-bit register for signal <board<40>>.
    Found 1-bit register for signal <board<39>>.
    Found 1-bit register for signal <board<38>>.
    Found 1-bit register for signal <board<37>>.
    Found 1-bit register for signal <board<36>>.
    Found 1-bit register for signal <board<35>>.
    Found 1-bit register for signal <board<34>>.
    Found 1-bit register for signal <board<33>>.
    Found 1-bit register for signal <board<32>>.
    Found 1-bit register for signal <board<31>>.
    Found 1-bit register for signal <board<30>>.
    Found 1-bit register for signal <board<29>>.
    Found 1-bit register for signal <board<28>>.
    Found 1-bit register for signal <board<27>>.
    Found 1-bit register for signal <board<26>>.
    Found 1-bit register for signal <board<25>>.
    Found 1-bit register for signal <board<24>>.
    Found 1-bit register for signal <board<23>>.
    Found 1-bit register for signal <board<22>>.
    Found 1-bit register for signal <board<21>>.
    Found 1-bit register for signal <board<20>>.
    Found 1-bit register for signal <board<19>>.
    Found 1-bit register for signal <board<18>>.
    Found 1-bit register for signal <board<17>>.
    Found 1-bit register for signal <board<16>>.
    Found 1-bit register for signal <board<15>>.
    Found 1-bit register for signal <board<14>>.
    Found 1-bit register for signal <board<13>>.
    Found 1-bit register for signal <board<12>>.
    Found 1-bit register for signal <board<11>>.
    Found 1-bit register for signal <board<10>>.
    Found 1-bit register for signal <board<9>>.
    Found 1-bit register for signal <board<8>>.
    Found 1-bit register for signal <board<7>>.
    Found 1-bit register for signal <board<6>>.
    Found 1-bit register for signal <board<5>>.
    Found 1-bit register for signal <board<4>>.
    Found 1-bit register for signal <board<3>>.
    Found 1-bit register for signal <board<2>>.
    Found 1-bit register for signal <board<1>>.
    Found 1-bit register for signal <board<0>>.
    Found 4-bit adder for signal <slots[63]_GND_18_o_add_38_OUT> created at line 78.
    Found 4-bit adder for signal <slots[59]_GND_18_o_add_41_OUT> created at line 78.
    Found 4-bit adder for signal <slots[55]_GND_18_o_add_44_OUT> created at line 78.
    Found 4-bit adder for signal <slots[47]_GND_18_o_add_47_OUT> created at line 78.
    Found 4-bit adder for signal <slots[43]_GND_18_o_add_50_OUT> created at line 78.
    Found 4-bit adder for signal <slots[39]_GND_18_o_add_53_OUT> created at line 78.
    Found 4-bit adder for signal <slots[31]_GND_18_o_add_56_OUT> created at line 78.
    Found 4-bit adder for signal <slots[27]_GND_18_o_add_59_OUT> created at line 78.
    Found 4-bit adder for signal <slots[23]_GND_18_o_add_62_OUT> created at line 78.
    Found 4-bit adder for signal <slots[15]_GND_18_o_add_65_OUT> created at line 78.
    Found 4-bit adder for signal <slots[11]_GND_18_o_add_68_OUT> created at line 78.
    Found 4-bit adder for signal <slots[7]_GND_18_o_add_71_OUT> created at line 78.
    Found 4-bit adder for signal <slots[3]_GND_18_o_add_162_OUT> created at line 148.
    Found 4-bit adder for signal <slots[7]_GND_18_o_add_165_OUT> created at line 148.
    Found 4-bit adder for signal <slots[11]_GND_18_o_add_168_OUT> created at line 148.
    Found 4-bit adder for signal <slots[19]_GND_18_o_add_171_OUT> created at line 148.
    Found 4-bit adder for signal <slots[23]_GND_18_o_add_174_OUT> created at line 148.
    Found 4-bit adder for signal <slots[27]_GND_18_o_add_177_OUT> created at line 148.
    Found 4-bit adder for signal <slots[35]_GND_18_o_add_180_OUT> created at line 148.
    Found 4-bit adder for signal <slots[39]_GND_18_o_add_183_OUT> created at line 148.
    Found 4-bit adder for signal <slots[43]_GND_18_o_add_186_OUT> created at line 148.
    Found 4-bit adder for signal <slots[51]_GND_18_o_add_189_OUT> created at line 148.
    Found 4-bit adder for signal <slots[55]_GND_18_o_add_192_OUT> created at line 148.
    Found 4-bit adder for signal <slots[59]_GND_18_o_add_195_OUT> created at line 148.
    Found 4-bit adder for signal <slots[3]_GND_18_o_add_286_OUT> created at line 221.
    Found 4-bit adder for signal <slots[7]_GND_18_o_add_289_OUT> created at line 221.
    Found 4-bit adder for signal <slots[11]_GND_18_o_add_292_OUT> created at line 221.
    Found 4-bit adder for signal <slots[15]_GND_18_o_add_295_OUT> created at line 221.
    Found 4-bit adder for signal <slots[19]_GND_18_o_add_298_OUT> created at line 221.
    Found 4-bit adder for signal <slots[23]_GND_18_o_add_301_OUT> created at line 221.
    Found 4-bit adder for signal <slots[27]_GND_18_o_add_304_OUT> created at line 221.
    Found 4-bit adder for signal <slots[31]_GND_18_o_add_307_OUT> created at line 221.
    Found 4-bit adder for signal <slots[35]_GND_18_o_add_310_OUT> created at line 221.
    Found 4-bit adder for signal <slots[39]_GND_18_o_add_313_OUT> created at line 221.
    Found 4-bit adder for signal <slots[43]_GND_18_o_add_316_OUT> created at line 221.
    Found 4-bit adder for signal <slots[47]_GND_18_o_add_319_OUT> created at line 221.
    Found 4-bit adder for signal <slots[63]_GND_18_o_add_410_OUT> created at line 293.
    Found 4-bit adder for signal <slots[59]_GND_18_o_add_413_OUT> created at line 293.
    Found 4-bit adder for signal <slots[55]_GND_18_o_add_416_OUT> created at line 293.
    Found 4-bit adder for signal <slots[51]_GND_18_o_add_419_OUT> created at line 293.
    Found 4-bit adder for signal <slots[47]_GND_18_o_add_422_OUT> created at line 293.
    Found 4-bit adder for signal <slots[43]_GND_18_o_add_425_OUT> created at line 293.
    Found 4-bit adder for signal <slots[39]_GND_18_o_add_428_OUT> created at line 293.
    Found 4-bit adder for signal <slots[35]_GND_18_o_add_431_OUT> created at line 293.
    Found 4-bit adder for signal <slots[31]_GND_18_o_add_434_OUT> created at line 293.
    Found 4-bit adder for signal <slots[27]_GND_18_o_add_437_OUT> created at line 293.
    Found 4-bit adder for signal <slots[23]_GND_18_o_add_440_OUT> created at line 293.
    Found 4-bit adder for signal <slots[19]_GND_18_o_add_443_OUT> created at line 293.
    Found 4-bit comparator equal for signal <slots[63]_slots[59]_equal_37_o> created at line 75
    Found 4-bit comparator equal for signal <slots[59]_slots[55]_equal_40_o> created at line 75
    Found 4-bit comparator equal for signal <slots[55]_slots[51]_equal_43_o> created at line 75
    Found 4-bit comparator equal for signal <slots[47]_slots[43]_equal_46_o> created at line 75
    Found 4-bit comparator equal for signal <slots[43]_slots[39]_equal_49_o> created at line 75
    Found 4-bit comparator equal for signal <slots[39]_slots[35]_equal_52_o> created at line 75
    Found 4-bit comparator equal for signal <slots[31]_slots[27]_equal_55_o> created at line 75
    Found 4-bit comparator equal for signal <slots[27]_slots[23]_equal_58_o> created at line 75
    Found 4-bit comparator equal for signal <slots[23]_slots[19]_equal_61_o> created at line 75
    Found 4-bit comparator equal for signal <slots[15]_slots[11]_equal_64_o> created at line 75
    Found 4-bit comparator equal for signal <slots[11]_slots[7]_equal_67_o> created at line 75
    Found 4-bit comparator equal for signal <slots[7]_slots[3]_equal_70_o> created at line 75
    Found 4-bit comparator equal for signal <slots[3]_slots[7]_equal_161_o> created at line 145
    Found 4-bit comparator equal for signal <slots[7]_slots[11]_equal_164_o> created at line 145
    Found 4-bit comparator equal for signal <slots[11]_slots[15]_equal_167_o> created at line 145
    Found 4-bit comparator equal for signal <slots[19]_slots[23]_equal_170_o> created at line 145
    Found 4-bit comparator equal for signal <slots[23]_slots[27]_equal_173_o> created at line 145
    Found 4-bit comparator equal for signal <slots[27]_slots[31]_equal_176_o> created at line 145
    Found 4-bit comparator equal for signal <slots[35]_slots[39]_equal_179_o> created at line 145
    Found 4-bit comparator equal for signal <slots[39]_slots[43]_equal_182_o> created at line 145
    Found 4-bit comparator equal for signal <slots[43]_slots[47]_equal_185_o> created at line 145
    Found 4-bit comparator equal for signal <slots[51]_slots[55]_equal_188_o> created at line 145
    Found 4-bit comparator equal for signal <slots[55]_slots[59]_equal_191_o> created at line 145
    Found 4-bit comparator equal for signal <slots[59]_slots[63]_equal_194_o> created at line 145
    Found 4-bit comparator equal for signal <slots[3]_slots[19]_equal_285_o> created at line 218
    Found 4-bit comparator equal for signal <slots[7]_slots[23]_equal_288_o> created at line 218
    Found 4-bit comparator equal for signal <slots[11]_slots[27]_equal_291_o> created at line 218
    Found 4-bit comparator equal for signal <slots[15]_slots[31]_equal_294_o> created at line 218
    Found 4-bit comparator equal for signal <slots[19]_slots[35]_equal_297_o> created at line 218
    Found 4-bit comparator equal for signal <slots[23]_slots[39]_equal_300_o> created at line 218
    Found 4-bit comparator equal for signal <slots[27]_slots[43]_equal_303_o> created at line 218
    Found 4-bit comparator equal for signal <slots[31]_slots[47]_equal_306_o> created at line 218
    Found 4-bit comparator equal for signal <slots[35]_slots[51]_equal_309_o> created at line 218
    Found 4-bit comparator equal for signal <slots[39]_slots[55]_equal_312_o> created at line 218
    Found 4-bit comparator equal for signal <slots[43]_slots[59]_equal_315_o> created at line 218
    Found 4-bit comparator equal for signal <slots[47]_slots[63]_equal_318_o> created at line 218
    Found 4-bit comparator equal for signal <slots[63]_slots[47]_equal_409_o> created at line 290
    Found 4-bit comparator equal for signal <slots[59]_slots[43]_equal_412_o> created at line 290
    Found 4-bit comparator equal for signal <slots[55]_slots[39]_equal_415_o> created at line 290
    Found 4-bit comparator equal for signal <slots[51]_slots[35]_equal_418_o> created at line 290
    Found 4-bit comparator equal for signal <slots[47]_slots[31]_equal_421_o> created at line 290
    Found 4-bit comparator equal for signal <slots[43]_slots[27]_equal_424_o> created at line 290
    Found 4-bit comparator equal for signal <slots[39]_slots[23]_equal_427_o> created at line 290
    Found 4-bit comparator equal for signal <slots[35]_slots[19]_equal_430_o> created at line 290
    Found 4-bit comparator equal for signal <slots[31]_slots[15]_equal_433_o> created at line 290
    Found 4-bit comparator equal for signal <slots[27]_slots[11]_equal_436_o> created at line 290
    Found 4-bit comparator equal for signal <slots[23]_slots[7]_equal_439_o> created at line 290
    Found 4-bit comparator equal for signal <slots[19]_slots[3]_equal_442_o> created at line 290
    Summary:
	inferred  48 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred 3129 Multiplexer(s).
Unit <Event> synthesized.

Synthesizing Unit <CheckBoard>.
    Related source file is "C:\Users\Cassie\Desktop\My2048\CheckBoard.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <slots_reg[3]_slots_reg[7]_equal_3_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[7]_slots_reg[11]_equal_5_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[11]_slots_reg[15]_equal_7_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[19]_slots_reg[23]_equal_9_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[23]_slots_reg[27]_equal_11_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[27]_slots_reg[31]_equal_13_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[35]_slots_reg[39]_equal_15_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[39]_slots_reg[43]_equal_17_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[43]_slots_reg[47]_equal_19_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[51]_slots_reg[55]_equal_21_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[55]_slots_reg[59]_equal_23_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[59]_slots_reg[63]_equal_25_o> created at line 59
    Found 4-bit comparator equal for signal <slots_reg[3]_slots_reg[19]_equal_27_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[7]_slots_reg[23]_equal_29_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[11]_slots_reg[27]_equal_31_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[15]_slots_reg[31]_equal_33_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[19]_slots_reg[35]_equal_35_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[23]_slots_reg[39]_equal_37_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[27]_slots_reg[43]_equal_39_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[31]_slots_reg[47]_equal_41_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[35]_slots_reg[51]_equal_43_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[39]_slots_reg[55]_equal_45_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[43]_slots_reg[59]_equal_47_o> created at line 64
    Found 4-bit comparator equal for signal <slots_reg[47]_slots_reg[63]_equal_49_o> created at line 64
    Summary:
	inferred  24 Comparator(s).
	inferred  39 Multiplexer(s).
Unit <CheckBoard> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32768x1-bit single-port Read Only RAM                 : 2
 38400x1-bit single-port Read Only RAM                 : 1
 53900x1-bit single-port Read Only RAM                 : 1
# Multipliers                                          : 4
 10x7-bit multiplier                                   : 2
 32x13-bit multiplier                                  : 1
 32x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 73
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 3
 13-bit adder                                          : 1
 15-bit adder                                          : 1
 15-bit subtractor                                     : 2
 16-bit subtractor                                     : 2
 2-bit adder                                           : 3
 3-bit adder                                           : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 4-bit adder                                           : 48
 5-bit subtractor                                      : 1
# Registers                                            : 79
 1-bit register                                        : 71
 10-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 3
 64-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 100
 10-bit comparator greater                             : 17
 10-bit comparator lessequal                           : 10
 32-bit comparator equal                               : 1
 4-bit comparator equal                                : 72
# Multiplexers                                         : 3184
 1-bit 2-to-1 multiplexer                              : 3144
 32-bit 2-to-1 multiplexer                             : 23
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 15
# Logic shifters                                       : 1
 127-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <vgaRed_0> in Unit <m2> is equivalent to the following 2 FFs/Latches, which will be removed : <vgaGreen_0> <vgaBlue_0> 
WARNING:Xst:1426 - The value init of the FF/Latch slots hinder the constant cleaning in the block d0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <flag_31> has a constant value of 0 in block <m9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vgaRed_0> (without init value) has a constant value of 0 in block <m2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_4> of sequential type is unconnected in block <m3>.
WARNING:Xst:2677 - Node <data_7> of sequential type is unconnected in block <m3>.

Synthesizing (advanced) Unit <Top_2048>.
INFO:Xst:3226 - The RAM <m4/Mram_GND_12_o_X_6_o_Mux_2_o> will be implemented as a BLOCK RAM, absorbing the following register(s): <m4/douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 53900-word x 1-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk25>         | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m4/GND_12_o_GND_12_o_sub_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <info_number>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <m5/Mram_GND_13_o_X_7_o_Mux_2_o> will be implemented as a BLOCK RAM, absorbing the following register(s): <m5/douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 38400-word x 1-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk25>         | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m5/GND_13_o_GND_13_o_sub_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <info_title>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <m6/Mram_GND_14_o_GND_14_o_Mux_2_o> will be implemented as a BLOCK RAM, absorbing the following register(s): <m6/douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 1-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk25>         | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m6/GND_14_o_GND_14_o_sub_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <info_end>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <m7/Mram_GND_15_o_GND_15_o_Mux_2_o> will be implemented as a BLOCK RAM, absorbing the following register(s): <m7/douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 1-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk25>         | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m7/GND_15_o_GND_15_o_sub_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <info_win>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Top_2048> synthesized (advanced).

Synthesizing (advanced) Unit <clk25MHz>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk25MHz> synthesized (advanced).

Synthesizing (advanced) Unit <interface>.
	The following adders/subtractors are grouped into adder tree <Madd_n0107_Madd1> :
 	<Madd_n0199_Madd> in block <interface>, 	<Msub_n0197_Madd> in block <interface>, 	<Madd_n0107_Madd> in block <interface>.
Unit <interface> synthesized (advanced).

Synthesizing (advanced) Unit <vga_resolution>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga_resolution> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32768x1-bit single-port block Read Only RAM           : 2
 38400x1-bit single-port block Read Only RAM           : 1
 53900x1-bit single-port block Read Only RAM           : 1
# Multipliers                                          : 4
 32x13-bit multiplier                                  : 1
 32x7-bit multiplier                                   : 1
 4x7-bit multiplier                                    : 2
# Adders/Subtractors                                   : 68
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 3
 15-bit subtractor                                     : 2
 16-bit adder                                          : 4
 16-bit subtractor                                     : 3
 3-bit adder carry in                                  : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 49
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 148
 Flip-Flops                                            : 148
# Comparators                                          : 100
 10-bit comparator greater                             : 17
 10-bit comparator lessequal                           : 10
 32-bit comparator equal                               : 1
 4-bit comparator equal                                : 72
# Multiplexers                                         : 3247
 1-bit 2-to-1 multiplexer                              : 3208
 32-bit 2-to-1 multiplexer                             : 23
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 15
# Logic shifters                                       : 1
 127-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <flag_31> has a constant value of 0 in block <game_2048>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch slots hinder the constant cleaning in the block StartGame.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <vgaRed_0> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vgaGreen_0> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vgaBlue_0> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <m3/data_4> of sequential type is unconnected in block <Top_2048>.
WARNING:Xst:2677 - Node <m3/data_7> of sequential type is unconnected in block <Top_2048>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <m9/FSM_0> on signal <r_flag[1:1]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0
 00000000000000000000000000000001 | 1
----------------------------------------------
WARNING:Xst:2677 - Node <m3/Mmult_n01241> of sequential type is unconnected in block <Top_2048>.
WARNING:Xst:2677 - Node <m3/Mmult_n01161> of sequential type is unconnected in block <Top_2048>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    board_63 in unit <Event>
    board_1 in unit <Event>
    board_2 in unit <Event>
    board_0 in unit <Event>
    board_4 in unit <Event>
    board_5 in unit <Event>
    board_3 in unit <Event>
    board_7 in unit <Event>
    board_8 in unit <Event>
    board_6 in unit <Event>
    board_9 in unit <Event>
    board_10 in unit <Event>
    board_11 in unit <Event>
    board_12 in unit <Event>
    board_14 in unit <Event>
    board_15 in unit <Event>
    board_13 in unit <Event>
    board_17 in unit <Event>
    board_18 in unit <Event>
    board_16 in unit <Event>
    board_20 in unit <Event>
    board_21 in unit <Event>
    board_19 in unit <Event>
    board_22 in unit <Event>
    board_23 in unit <Event>
    board_24 in unit <Event>
    board_25 in unit <Event>
    board_27 in unit <Event>
    board_28 in unit <Event>
    board_26 in unit <Event>
    board_30 in unit <Event>
    board_31 in unit <Event>
    board_29 in unit <Event>
    board_33 in unit <Event>
    board_34 in unit <Event>
    board_32 in unit <Event>
    board_35 in unit <Event>
    board_36 in unit <Event>
    board_37 in unit <Event>
    board_38 in unit <Event>
    board_40 in unit <Event>
    board_41 in unit <Event>
    board_39 in unit <Event>
    board_43 in unit <Event>
    board_44 in unit <Event>
    board_42 in unit <Event>
    board_46 in unit <Event>
    board_47 in unit <Event>
    board_45 in unit <Event>
    board_48 in unit <Event>
    board_49 in unit <Event>
    board_50 in unit <Event>
    board_51 in unit <Event>
    board_53 in unit <Event>
    board_54 in unit <Event>
    board_52 in unit <Event>
    board_56 in unit <Event>
    board_57 in unit <Event>
    board_55 in unit <Event>
    board_59 in unit <Event>
    board_60 in unit <Event>
    board_58 in unit <Event>
    board_61 in unit <Event>
    board_62 in unit <Event>
    move in unit <game_2048>


Optimizing unit <Top_2048> ...

Optimizing unit <game_2048> ...

Optimizing unit <Event> ...

Optimizing unit <CheckBoard> ...

Optimizing unit <vga_resolution> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_2048, actual ratio is 3.
FlipFlop m1/hc_4 has been replicated 2 time(s)
FlipFlop m1/hc_5 has been replicated 2 time(s)
FlipFlop m1/hc_6 has been replicated 1 time(s)
FlipFlop m1/hc_7 has been replicated 1 time(s)
FlipFlop m1/hc_8 has been replicated 1 time(s)
FlipFlop m1/vc_0 has been replicated 1 time(s)
FlipFlop m1/vc_1 has been replicated 1 time(s)
FlipFlop m1/vc_2 has been replicated 1 time(s)
FlipFlop m1/vc_3 has been replicated 1 time(s)
FlipFlop m1/vc_5 has been replicated 1 time(s)
FlipFlop m1/vc_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 243
 Flip-Flops                                            : 243

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_2048.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2992
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 27
#      LUT2                        : 36
#      LUT3                        : 140
#      LUT4                        : 518
#      LUT5                        : 703
#      LUT6                        : 1349
#      MUXCY                       : 86
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 309
#      FD                          : 5
#      FDC                         : 64
#      FDCE                        : 1
#      FDE                         : 64
#      FDP                         : 64
#      FDR                         : 29
#      FDRE                        : 16
#      LD                          : 1
#      LDC                         : 65
# RAMS                             : 6
#      RAMB36E1                    : 6
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 5
#      OBUF                        : 14
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             309  out of  202800     0%  
 Number of Slice LUTs:                 2799  out of  101400     2%  
    Number used as Logic:              2799  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2932
   Number with an unused Flip Flop:    2623  out of   2932    89%  
   Number with an unused LUT:           133  out of   2932     4%  
   Number of fully used LUT-FF pairs:   176  out of   2932     6%  
   Number of unique control sets:       202

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    400     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of    325     1%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DSP48E1s:                      2  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)      | Load  |
-----------------------------------------------------------------------+----------------------------+-------+
m0/count_1                                                             | BUFG                       | 52    |
clk                                                                    | BUFGP                      | 67    |
btn<0>                                                                 | IBUF+BUFG                  | 2     |
m9/btn[1]_start_AND_2468_o(m9/btn[1]_start_AND_2468_o1:O)              | NONE(*)(m9/move_LDC)       | 1     |
btn<1>                                                                 | IBUF+BUFG                  | 1     |
m9/d1/btn[2]_slots[63]_AND_2340_o(m9/d1/btn[2]_slots[63]_AND_2340_o1:O)| NONE(*)(m9/d1/board_63_LDC)| 1     |
btn<4>                                                                 | IBUF+BUFG                  | 128   |
m9/d1/btn[2]_slots[1]_AND_2464_o(m9/d1/btn[2]_slots[1]_AND_2464_o1:O)  | NONE(*)(m9/d1/board_1_LDC) | 1     |
m9/d1/btn[2]_slots[2]_AND_2462_o(m9/d1/btn[2]_slots[2]_AND_2462_o1:O)  | NONE(*)(m9/d1/board_2_LDC) | 1     |
m9/d1/btn[2]_slots[0]_AND_2466_o(m9/d1/btn[2]_slots[0]_AND_2466_o3:O)  | NONE(*)(m9/d1/board_0_LDC) | 1     |
m9/d1/btn[2]_slots[4]_AND_2458_o(m9/d1/btn[2]_slots[4]_AND_2458_o1:O)  | NONE(*)(m9/d1/board_4_LDC) | 1     |
m9/d1/btn[2]_slots[5]_AND_2456_o(m9/d1/btn[2]_slots[5]_AND_2456_o1:O)  | NONE(*)(m9/d1/board_5_LDC) | 1     |
m9/d1/btn[2]_slots[3]_AND_2460_o(m9/d1/btn[2]_slots[3]_AND_2460_o:O)   | NONE(*)(m9/d1/board_3_LDC) | 1     |
m9/d1/btn[2]_slots[7]_AND_2452_o(m9/d1/btn[2]_slots[7]_AND_2452_o1:O)  | NONE(*)(m9/d1/board_7_LDC) | 1     |
m9/d1/btn[2]_slots[8]_AND_2450_o(m9/d1/btn[2]_slots[8]_AND_2450_o1:O)  | NONE(*)(m9/d1/board_8_LDC) | 1     |
m9/d1/btn[2]_slots[6]_AND_2454_o(m9/d1/btn[2]_slots[6]_AND_2454_o1:O)  | NONE(*)(m9/d1/board_6_LDC) | 1     |
m9/d1/btn[2]_slots[9]_AND_2448_o(m9/d1/btn[2]_slots[9]_AND_2448_o1:O)  | NONE(*)(m9/d1/board_9_LDC) | 1     |
m9/d1/btn[2]_slots[10]_AND_2446_o(m9/d1/btn[2]_slots[10]_AND_2446_o1:O)| NONE(*)(m9/d1/board_10_LDC)| 1     |
m9/d1/btn[2]_slots[11]_AND_2444_o(m9/d1/btn[2]_slots[11]_AND_2444_o1:O)| NONE(*)(m9/d1/board_11_LDC)| 1     |
m9/d1/btn[2]_slots[12]_AND_2442_o(m9/d1/btn[2]_slots[12]_AND_2442_o1:O)| NONE(*)(m9/d1/board_12_LDC)| 1     |
m9/d1/btn[2]_slots[14]_AND_2438_o(m9/d1/btn[2]_slots[14]_AND_2438_o1:O)| NONE(*)(m9/d1/board_14_LDC)| 1     |
m9/d1/btn[2]_slots[15]_AND_2436_o(m9/d1/btn[2]_slots[15]_AND_2436_o1:O)| NONE(*)(m9/d1/board_15_LDC)| 1     |
m9/d1/btn[2]_slots[13]_AND_2440_o(m9/d1/btn[2]_slots[13]_AND_2440_o:O) | NONE(*)(m9/d1/board_13_LDC)| 1     |
m9/d1/btn[2]_slots[17]_AND_2432_o(m9/d1/btn[2]_slots[17]_AND_2432_o1:O)| NONE(*)(m9/d1/board_17_LDC)| 1     |
m9/d1/btn[2]_slots[18]_AND_2430_o(m9/d1/btn[2]_slots[18]_AND_2430_o:O) | NONE(*)(m9/d1/board_18_LDC)| 1     |
m9/d1/btn[2]_slots[16]_AND_2434_o(m9/d1/btn[2]_slots[16]_AND_2434_o1:O)| NONE(*)(m9/d1/board_16_LDC)| 1     |
m9/d1/btn[2]_slots[20]_AND_2426_o(m9/d1/btn[2]_slots[20]_AND_2426_o:O) | NONE(*)(m9/d1/board_20_LDC)| 1     |
m9/d1/btn[2]_slots[21]_AND_2424_o(m9/d1/btn[2]_slots[21]_AND_2424_o1:O)| NONE(*)(m9/d1/board_21_LDC)| 1     |
m9/d1/btn[2]_slots[19]_AND_2428_o(m9/d1/btn[2]_slots[19]_AND_2428_o:O) | NONE(*)(m9/d1/board_19_LDC)| 1     |
m9/d1/btn[2]_slots[22]_AND_2422_o(m9/d1/btn[2]_slots[22]_AND_2422_o1:O)| NONE(*)(m9/d1/board_22_LDC)| 1     |
m9/d1/btn[2]_slots[23]_AND_2420_o(m9/d1/btn[2]_slots[23]_AND_2420_o1:O)| NONE(*)(m9/d1/board_23_LDC)| 1     |
m9/d1/btn[2]_slots[24]_AND_2418_o(m9/d1/btn[2]_slots[24]_AND_2418_o1:O)| NONE(*)(m9/d1/board_24_LDC)| 1     |
m9/d1/btn[2]_slots[25]_AND_2416_o(m9/d1/btn[2]_slots[25]_AND_2416_o1:O)| NONE(*)(m9/d1/board_25_LDC)| 1     |
m9/d1/btn[2]_slots[27]_AND_2412_o(m9/d1/btn[2]_slots[27]_AND_2412_o1:O)| NONE(*)(m9/d1/board_27_LDC)| 1     |
m9/d1/btn[2]_slots[28]_AND_2410_o(m9/d1/btn[2]_slots[28]_AND_2410_o1:O)| NONE(*)(m9/d1/board_28_LDC)| 1     |
m9/d1/btn[2]_slots[26]_AND_2414_o(m9/d1/btn[2]_slots[26]_AND_2414_o1:O)| NONE(*)(m9/d1/board_26_LDC)| 1     |
m9/d1/btn[2]_slots[30]_AND_2406_o(m9/d1/btn[2]_slots[30]_AND_2406_o1:O)| NONE(*)(m9/d1/board_30_LDC)| 1     |
m9/d1/btn[2]_slots[31]_AND_2404_o(m9/d1/btn[2]_slots[31]_AND_2404_o1:O)| NONE(*)(m9/d1/board_31_LDC)| 1     |
m9/d1/btn[2]_slots[29]_AND_2408_o(m9/d1/btn[2]_slots[29]_AND_2408_o1:O)| NONE(*)(m9/d1/board_29_LDC)| 1     |
m9/d1/btn[2]_slots[33]_AND_2400_o(m9/d1/btn[2]_slots[33]_AND_2400_o1:O)| NONE(*)(m9/d1/board_33_LDC)| 1     |
m9/d1/btn[2]_slots[34]_AND_2398_o(m9/d1/btn[2]_slots[34]_AND_2398_o1:O)| NONE(*)(m9/d1/board_34_LDC)| 1     |
m9/d1/btn[2]_slots[32]_AND_2402_o(m9/d1/btn[2]_slots[32]_AND_2402_o:O) | NONE(*)(m9/d1/board_32_LDC)| 1     |
m9/d1/btn[2]_slots[35]_AND_2396_o(m9/d1/btn[2]_slots[35]_AND_2396_o1:O)| NONE(*)(m9/d1/board_35_LDC)| 1     |
m9/d1/btn[2]_slots[36]_AND_2394_o(m9/d1/btn[2]_slots[36]_AND_2394_o:O) | NONE(*)(m9/d1/board_36_LDC)| 1     |
m9/d1/btn[2]_slots[37]_AND_2392_o(m9/d1/btn[2]_slots[37]_AND_2392_o1:O)| NONE(*)(m9/d1/board_37_LDC)| 1     |
m9/d1/btn[2]_slots[38]_AND_2390_o(m9/d1/btn[2]_slots[38]_AND_2390_o1:O)| NONE(*)(m9/d1/board_38_LDC)| 1     |
m9/d1/btn[2]_slots[40]_AND_2386_o(m9/d1/btn[2]_slots[40]_AND_2386_o1:O)| NONE(*)(m9/d1/board_40_LDC)| 1     |
m9/d1/btn[2]_slots[41]_AND_2384_o(m9/d1/btn[2]_slots[41]_AND_2384_o1:O)| NONE(*)(m9/d1/board_41_LDC)| 1     |
m9/d1/btn[2]_slots[39]_AND_2388_o(m9/d1/btn[2]_slots[39]_AND_2388_o1:O)| NONE(*)(m9/d1/board_39_LDC)| 1     |
m9/d1/btn[2]_slots[43]_AND_2380_o(m9/d1/btn[2]_slots[43]_AND_2380_o1:O)| NONE(*)(m9/d1/board_43_LDC)| 1     |
m9/d1/btn[2]_slots[44]_AND_2378_o(m9/d1/btn[2]_slots[44]_AND_2378_o1:O)| NONE(*)(m9/d1/board_44_LDC)| 1     |
m9/d1/btn[2]_slots[42]_AND_2382_o(m9/d1/btn[2]_slots[42]_AND_2382_o1:O)| NONE(*)(m9/d1/board_42_LDC)| 1     |
m9/d1/btn[2]_slots[46]_AND_2374_o(m9/d1/btn[2]_slots[46]_AND_2374_o1:O)| NONE(*)(m9/d1/board_46_LDC)| 1     |
m9/d1/btn[2]_slots[47]_AND_2372_o(m9/d1/btn[2]_slots[47]_AND_2372_o1:O)| NONE(*)(m9/d1/board_47_LDC)| 1     |
m9/d1/btn[2]_slots[45]_AND_2376_o(m9/d1/btn[2]_slots[45]_AND_2376_o1:O)| NONE(*)(m9/d1/board_45_LDC)| 1     |
m9/d1/btn[2]_slots[48]_AND_2370_o(m9/d1/btn[2]_slots[48]_AND_2370_o3:O)| NONE(*)(m9/d1/board_48_LDC)| 1     |
m9/d1/btn[2]_slots[49]_AND_2368_o(m9/d1/btn[2]_slots[49]_AND_2368_o1:O)| NONE(*)(m9/d1/board_49_LDC)| 1     |
m9/d1/btn[2]_slots[50]_AND_2366_o(m9/d1/btn[2]_slots[50]_AND_2366_o1:O)| NONE(*)(m9/d1/board_50_LDC)| 1     |
m9/d1/btn[2]_slots[51]_AND_2364_o(m9/d1/btn[2]_slots[51]_AND_2364_o1:O)| NONE(*)(m9/d1/board_51_LDC)| 1     |
m9/d1/btn[2]_slots[53]_AND_2360_o(m9/d1/btn[2]_slots[53]_AND_2360_o1:O)| NONE(*)(m9/d1/board_53_LDC)| 1     |
m9/d1/btn[2]_slots[54]_AND_2358_o(m9/d1/btn[2]_slots[54]_AND_2358_o1:O)| NONE(*)(m9/d1/board_54_LDC)| 1     |
m9/d1/btn[2]_slots[52]_AND_2362_o(m9/d1/btn[2]_slots[52]_AND_2362_o:O) | NONE(*)(m9/d1/board_52_LDC)| 1     |
m9/d1/btn[2]_slots[56]_AND_2354_o(m9/d1/btn[2]_slots[56]_AND_2354_o1:O)| NONE(*)(m9/d1/board_56_LDC)| 1     |
m9/d1/btn[2]_slots[57]_AND_2352_o(m9/d1/btn[2]_slots[57]_AND_2352_o1:O)| NONE(*)(m9/d1/board_57_LDC)| 1     |
m9/d1/btn[2]_slots[55]_AND_2356_o(m9/d1/btn[2]_slots[55]_AND_2356_o1:O)| NONE(*)(m9/d1/board_55_LDC)| 1     |
m9/d1/btn[2]_slots[59]_AND_2348_o(m9/d1/btn[2]_slots[59]_AND_2348_o1:O)| NONE(*)(m9/d1/board_59_LDC)| 1     |
m9/d1/btn[2]_slots[60]_AND_2346_o(m9/d1/btn[2]_slots[60]_AND_2346_o1:O)| NONE(*)(m9/d1/board_60_LDC)| 1     |
m9/d1/btn[2]_slots[58]_AND_2350_o(m9/d1/btn[2]_slots[58]_AND_2350_o1:O)| NONE(*)(m9/d1/board_58_LDC)| 1     |
m9/d1/btn[2]_slots[61]_AND_2344_o(m9/d1/btn[2]_slots[61]_AND_2344_o1:O)| NONE(*)(m9/d1/board_61_LDC)| 1     |
m9/d1/btn[2]_slots[62]_AND_2342_o(m9/d1/btn[2]_slots[62]_AND_2342_o1:O)| NONE(*)(m9/d1/board_62_LDC)| 1     |
-----------------------------------------------------------------------+----------------------------+-------+
(*) These 65 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+-------------------------------------+-------+
Control Signal                                 | Buffer(FF name)                     | Load  |
-----------------------------------------------+-------------------------------------+-------+
N3(m4/Mram_GND_12_o_X_6_o_Mux_2_o1:CASCADEOUTA)| NONE(m4/Mram_GND_12_o_X_6_o_Mux_2_o)| 1     |
N5(m5/Mram_GND_13_o_X_7_o_Mux_2_o1:CASCADEOUTA)| NONE(m5/Mram_GND_13_o_X_7_o_Mux_2_o)| 1     |
-----------------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.008ns (Maximum Frequency: 199.681MHz)
   Minimum input arrival time before clock: 3.430ns
   Maximum output required time after clock: 2.395ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/count_1'
  Clock period: 5.008ns (frequency: 199.681MHz)
  Total number of paths / destination ports: 38242 / 107
-------------------------------------------------------------------------
Delay:               5.008ns (Levels of Logic = 8)
  Source:            m1/vc_2_1 (FF)
  Destination:       m3/data_0 (FF)
  Source Clock:      m0/count_1 rising
  Destination Clock: m0/count_1 rising

  Data Path: m1/vc_2_1 to m3/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.282   0.635  m1/vc_2_1 (m1/vc_2_1)
     LUT4:I0->O           17   0.053   0.519  m3/GND_8_o_ypix[9]_LessThan_63_o111 (m3/GND_8_o_ypix[9]_LessThan_63_o11)
     LUT4:I3->O           12   0.053   0.707  m3/Msub_ypix_xor<6>11 (m3/ypix<6>)
     LUT6:I2->O            5   0.053   0.752  m3/GND_8_o_ypix[9]_LessThan_11_o1_1 (m3/GND_8_o_ypix[9]_LessThan_11_o1)
     LUT5:I0->O            1   0.053   0.413  Sh3162 (Sh3162)
     LUT6:I5->O            1   0.053   0.000  Sh3165_G (N572)
     MUXF7:I1->O           9   0.217   0.688  Sh3165 (Sh316)
     LUT5:I1->O            1   0.053   0.413  m3/Mmux_PWR_5_o_GND_8_o_mux_98_OUT2_SW0 (N16)
     LUT6:I5->O            1   0.053   0.000  m3/data_0_glue_set (m3/data_0_glue_set)
     FDR:D                     0.011          m3/data_0
    ----------------------------------------
    Total                      5.008ns (0.881ns logic, 4.127ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.738ns (frequency: 575.276MHz)
  Total number of paths / destination ports: 131 / 130
-------------------------------------------------------------------------
Delay:               1.738ns (Levels of Logic = 1)
  Source:            m9/r_flag_FSM_FFd1 (FF)
  Destination:       m9/temp_63 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m9/r_flag_FSM_FFd1 to m9/temp_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              65   0.282   0.645  m9/r_flag_FSM_FFd1 (m9/r_flag_FSM_FFd1)
     LUT4:I2->O           64   0.053   0.559  m9/_n0102_inv1 (m9/_n0102_inv)
     FDE:CE                    0.200          m9/temp_0
    ----------------------------------------
    Total                      1.738ns (0.535ns logic, 1.203ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<0>'
  Clock period: 1.414ns (frequency: 707.116MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.414ns (Levels of Logic = 1)
  Source:            m9/flag_0 (LATCH)
  Destination:       m9/flag_0 (LATCH)
  Source Clock:      btn<0> falling
  Destination Clock: btn<0> falling

  Data Path: m9/flag_0 to m9/flag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              67   0.389   0.559  m9/flag_0 (m9/flag_0)
     INV:I->O              1   0.067   0.399  m9/GND_16_o_GND_16_o_mux_1_OUT<0>1_INV_0 (m9/GND_16_o_GND_16_o_mux_1_OUT<0>)
     LD:D                     -0.021          m9/flag_0
    ----------------------------------------
    Total                      1.414ns (0.456ns logic, 0.958ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<4>'
  Clock period: 1.629ns (frequency: 613.874MHz)
  Total number of paths / destination ports: 256 / 128
-------------------------------------------------------------------------
Delay:               1.629ns (Levels of Logic = 2)
  Source:            m9/d1/board_63_P_63 (FF)
  Destination:       m9/d1/board_63_C_63 (FF)
  Source Clock:      btn<4> rising
  Destination Clock: btn<4> rising

  Data Path: m9/d1/board_63_P_63 to m9/d1/board_63_C_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.282   0.491  m9/d1/board_63_P_63 (m9/d1/board_63_P_63)
     LUT3:I1->O            1   0.053   0.739  m9/d1/board_631 (m9/d1/board_63)
     LUT6:I0->O            2   0.053   0.000  m9/d1/mux101122 (m9/d1/board[63]_slots[63]_mux_496_OUT<63>)
     FDC:D                     0.011          m9/d1/board_63_C_63
    ----------------------------------------
    Total                      1.629ns (0.399ns logic, 1.230ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/btn[1]_start_AND_2468_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.738ns (Levels of Logic = 1)
  Source:            btn<0> (PAD)
  Destination:       m9/move_LDC (LATCH)
  Destination Clock: m9/btn[1]_start_AND_2468_o falling

  Data Path: btn<0> to m9/move_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.413  btn_0_IBUF (btn_0_IBUF)
     LDC:CLR                   0.325          m9/move_LDC
    ----------------------------------------
    Total                      0.738ns (0.325ns logic, 0.413ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btn<1>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.781ns (Levels of Logic = 1)
  Source:            btn<1> (PAD)
  Destination:       m9/move_C (FF)
  Destination Clock: btn<1> rising

  Data Path: btn<1> to m9/move_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.581  btn_1_IBUF (btn_1_IBUF)
     FDCE:CE                   0.200          m9/move_C
    ----------------------------------------
    Total                      0.781ns (0.200ns logic, 0.581ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[63]_AND_2340_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.383ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_63_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[63]_AND_2340_o falling

  Data Path: btn<2> to m9/d1/board_63_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o1182 (m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o1181)
     LUT5:I1->O            2   0.053   0.405  m9/d1/btn[2]_slots[63]_AND_2341_o1 (m9/d1/btn[2]_slots[63]_AND_2341_o)
     LDC:CLR                   0.325          m9/d1/board_63_LDC
    ----------------------------------------
    Total                      2.383ns (0.431ns logic, 1.952ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btn<4>'
  Total number of paths / destination ports: 712 / 256
-------------------------------------------------------------------------
Offset:              3.430ns (Levels of Logic = 5)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_15_C_15 (FF)
  Destination Clock: btn<4> rising

  Data Path: btn<2> to m9/d1/board_15_C_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.920  btn_2_IBUF (btn_2_IBUF)
     LUT6:I0->O            5   0.053   0.766  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1111 (m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1111)
     LUT6:I0->O            1   0.053   0.000  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o123_F (N553)
     MUXF7:I0->O           2   0.214   0.641  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o123 (m9/d1/slots[15]_slots[15]_MUX_102339_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[15]_AND_2437_o1 (m9/d1/btn[2]_slots[15]_AND_2437_o)
     FDC:CLR                   0.325          m9/d1/board_15_C_15
    ----------------------------------------
    Total                      3.430ns (0.698ns logic, 2.732ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[1]_AND_2464_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_1_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[1]_AND_2464_o falling

  Data Path: btn<1> to m9/d1/board_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o221 (m9/d1/slots[1]_slots[1]_MUX_102353_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[1]_AND_2465_o1 (m9/d1/btn[2]_slots[1]_AND_2465_o)
     LDC:CLR                   0.325          m9/d1/board_1_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[2]_AND_2462_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.849ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_2_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[2]_AND_2462_o falling

  Data Path: btn<2> to m9/d1/board_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.413  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o161 (m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o16)
     LUT5:I4->O            2   0.053   0.641  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o162 (m9/d1/slots[2]_slots[2]_MUX_102352_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[2]_AND_2463_o1 (m9/d1/btn[2]_slots[2]_AND_2463_o)
     LDC:CLR                   0.325          m9/d1/board_2_LDC
    ----------------------------------------
    Total                      2.849ns (0.484ns logic, 2.365ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[0]_AND_2466_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.843ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_0_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[0]_AND_2466_o falling

  Data Path: btn<2> to m9/d1/board_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.413  m9/d1/btn[2]_slots[0]_AND_2467_o1 (m9/d1/btn[2]_slots[0]_AND_2467_o1)
     LUT6:I5->O            1   0.053   0.635  m9/d1/btn[2]_slots[0]_AND_2467_o2 (m9/d1/btn[2]_slots[0]_AND_2467_o2)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[0]_AND_2467_o3 (m9/d1/btn[2]_slots[0]_AND_2467_o)
     LDC:CLR                   0.325          m9/d1/board_0_LDC
    ----------------------------------------
    Total                      2.843ns (0.484ns logic, 2.359ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[4]_AND_2458_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.597ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_4_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[4]_AND_2458_o falling

  Data Path: btn<2> to m9/d1/board_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.000  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1143_F (N557)
     MUXF7:I0->O           2   0.214   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1143 (m9/d1/slots[4]_slots[4]_MUX_102350_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[4]_AND_2459_o1 (m9/d1/btn[2]_slots[4]_AND_2459_o)
     LDC:CLR                   0.325          m9/d1/board_4_LDC
    ----------------------------------------
    Total                      2.597ns (0.645ns logic, 1.952ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[5]_AND_2456_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.863ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_5_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[5]_AND_2456_o falling

  Data Path: btn<2> to m9/d1/board_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.920  btn_2_IBUF (btn_2_IBUF)
     LUT6:I0->O            1   0.053   0.413  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o2151 (m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o215)
     LUT6:I5->O            2   0.053   0.641  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o2152 (m9/d1/slots[5]_slots[5]_MUX_102349_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[5]_AND_2457_o1 (m9/d1/btn[2]_slots[5]_AND_2457_o)
     LDC:CLR                   0.325          m9/d1/board_5_LDC
    ----------------------------------------
    Total                      2.863ns (0.484ns logic, 2.379ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[3]_AND_2460_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_3_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[3]_AND_2460_o falling

  Data Path: btn<1> to m9/d1/board_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[3]_AND_2461_o (m9/d1/btn[2]_slots[3]_AND_2461_o)
     LDC:CLR                   0.325          m9/d1/board_3_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[7]_AND_2452_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_7_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[7]_AND_2452_o falling

  Data Path: btn<1> to m9/d1/board_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[7]_AND_2453_o1 (m9/d1/btn[2]_slots[7]_AND_2453_o)
     LDC:CLR                   0.325          m9/d1/board_7_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[8]_AND_2450_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.597ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_8_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[8]_AND_2450_o falling

  Data Path: btn<2> to m9/d1/board_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.000  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1193_F (N567)
     MUXF7:I0->O           2   0.214   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1193 (m9/d1/slots[8]_slots[8]_MUX_102346_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[8]_AND_2451_o1 (m9/d1/btn[2]_slots[8]_AND_2451_o)
     LDC:CLR                   0.325          m9/d1/board_8_LDC
    ----------------------------------------
    Total                      2.597ns (0.645ns logic, 1.952ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[6]_AND_2454_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_6_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[6]_AND_2454_o falling

  Data Path: btn<1> to m9/d1/board_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[6]_AND_2455_o1 (m9/d1/btn[2]_slots[6]_AND_2455_o)
     LDC:CLR                   0.325          m9/d1/board_6_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[9]_AND_2448_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_9_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[9]_AND_2448_o falling

  Data Path: btn<1> to m9/d1/board_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[9]_AND_2449_o1 (m9/d1/btn[2]_slots[9]_AND_2449_o)
     LDC:CLR                   0.325          m9/d1/board_9_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[10]_AND_2446_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_10_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[10]_AND_2446_o falling

  Data Path: btn<1> to m9/d1/board_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[10]_AND_2447_o1 (m9/d1/btn[2]_slots[10]_AND_2447_o)
     LDC:CLR                   0.325          m9/d1/board_10_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[11]_AND_2444_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_11_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[11]_AND_2444_o falling

  Data Path: btn<1> to m9/d1/board_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[11]_AND_2445_o1 (m9/d1/btn[2]_slots[11]_AND_2445_o)
     LDC:CLR                   0.325          m9/d1/board_11_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[12]_AND_2442_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_12_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[12]_AND_2442_o falling

  Data Path: btn<1> to m9/d1/board_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o123 (m9/d1/slots[12]_slots[12]_MUX_102342_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[12]_AND_2443_o1 (m9/d1/btn[2]_slots[12]_AND_2443_o)
     LDC:CLR                   0.325          m9/d1/board_12_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[14]_AND_2438_o'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              3.329ns (Levels of Logic = 5)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_14_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[14]_AND_2438_o falling

  Data Path: btn<2> to m9/d1/board_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.920  btn_2_IBUF (btn_2_IBUF)
     LUT6:I0->O            5   0.053   0.662  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1111 (m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1111)
     LUT5:I1->O            1   0.053   0.000  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o123_G (N570)
     MUXF7:I1->O           2   0.217   0.641  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o123 (m9/d1/slots[14]_slots[14]_MUX_102340_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[14]_AND_2439_o1 (m9/d1/btn[2]_slots[14]_AND_2439_o)
     LDC:CLR                   0.325          m9/d1/board_14_LDC
    ----------------------------------------
    Total                      3.329ns (0.701ns logic, 2.628ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[15]_AND_2436_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              3.430ns (Levels of Logic = 5)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_15_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[15]_AND_2436_o falling

  Data Path: btn<2> to m9/d1/board_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.920  btn_2_IBUF (btn_2_IBUF)
     LUT6:I0->O            5   0.053   0.766  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1111 (m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1111)
     LUT6:I0->O            1   0.053   0.000  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o123_F (N553)
     MUXF7:I0->O           2   0.214   0.641  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o123 (m9/d1/slots[15]_slots[15]_MUX_102339_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[15]_AND_2437_o1 (m9/d1/btn[2]_slots[15]_AND_2437_o)
     LDC:CLR                   0.325          m9/d1/board_15_LDC
    ----------------------------------------
    Total                      3.430ns (0.698ns logic, 2.732ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[13]_AND_2440_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.364ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_13_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[13]_AND_2440_o falling

  Data Path: btn<2> to m9/d1/board_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.920  btn_2_IBUF (btn_2_IBUF)
     LUT6:I0->O            2   0.053   0.608  m9/d1/btn[2]_slots[13]_AND_2441_o_SW0 (N54)
     LUT6:I3->O            2   0.053   0.405  m9/d1/btn[2]_slots[13]_AND_2441_o (m9/d1/btn[2]_slots[13]_AND_2441_o)
     LDC:CLR                   0.325          m9/d1/board_13_LDC
    ----------------------------------------
    Total                      2.364ns (0.431ns logic, 1.933ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[17]_AND_2432_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.650ns (Levels of Logic = 4)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_17_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[17]_AND_2432_o falling

  Data Path: btn<1> to m9/d1/board_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.595  btn_1_IBUF (btn_1_IBUF)
     LUT5:I4->O            7   0.053   0.525  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1311 (m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o131)
     LUT6:I4->O            2   0.053   0.641  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o214 (m9/d1/slots[17]_slots[17]_MUX_102337_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[17]_AND_2433_o1 (m9/d1/btn[2]_slots[17]_AND_2433_o)
     LDC:CLR                   0.325          m9/d1/board_17_LDC
    ----------------------------------------
    Total                      2.650ns (0.484ns logic, 2.166ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[18]_AND_2430_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.417ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_18_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[18]_AND_2430_o falling

  Data Path: btn<2> to m9/d1/board_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.783  btn_2_IBUF (btn_2_IBUF)
     LUT3:I0->O           10   0.053   0.798  m9/d1/btn[2]_btn[0]_OR_190_o<0>1 (m9/d1/btn[2]_btn[0]_OR_190_o)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[18]_AND_2431_o (m9/d1/btn[2]_slots[18]_AND_2431_o)
     LDC:CLR                   0.325          m9/d1/board_18_LDC
    ----------------------------------------
    Total                      2.417ns (0.431ns logic, 1.986ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[16]_AND_2434_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.417ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_16_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[16]_AND_2434_o falling

  Data Path: btn<2> to m9/d1/board_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.783  btn_2_IBUF (btn_2_IBUF)
     LUT3:I0->O           10   0.053   0.798  m9/d1/btn[2]_btn[0]_OR_190_o<0>1 (m9/d1/btn[2]_btn[0]_OR_190_o)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[16]_AND_2435_o1 (m9/d1/btn[2]_slots[16]_AND_2435_o)
     LDC:CLR                   0.325          m9/d1/board_16_LDC
    ----------------------------------------
    Total                      2.417ns (0.431ns logic, 1.986ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[20]_AND_2426_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.473ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_20_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[20]_AND_2426_o falling

  Data Path: btn<2> to m9/d1/board_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            2   0.053   0.731  m9/d1/btn[2]_slots[20]_AND_2427_o_SW0 (N88)
     LUT6:I1->O            2   0.053   0.405  m9/d1/btn[2]_slots[20]_AND_2427_o (m9/d1/btn[2]_slots[20]_AND_2427_o)
     LDC:CLR                   0.325          m9/d1/board_20_LDC
    ----------------------------------------
    Total                      2.473ns (0.431ns logic, 2.042ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[21]_AND_2424_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_21_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[21]_AND_2424_o falling

  Data Path: btn<1> to m9/d1/board_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[21]_AND_2425_o1 (m9/d1/btn[2]_slots[21]_AND_2425_o)
     LDC:CLR                   0.325          m9/d1/board_21_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[19]_AND_2428_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.417ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_19_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[19]_AND_2428_o falling

  Data Path: btn<2> to m9/d1/board_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.783  btn_2_IBUF (btn_2_IBUF)
     LUT3:I0->O           10   0.053   0.798  m9/d1/btn[2]_btn[0]_OR_190_o<0>1 (m9/d1/btn[2]_btn[0]_OR_190_o)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[19]_AND_2429_o (m9/d1/btn[2]_slots[19]_AND_2429_o)
     LDC:CLR                   0.325          m9/d1/board_19_LDC
    ----------------------------------------
    Total                      2.417ns (0.431ns logic, 1.986ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[22]_AND_2422_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_22_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[22]_AND_2422_o falling

  Data Path: btn<1> to m9/d1/board_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[22]_AND_2423_o1 (m9/d1/btn[2]_slots[22]_AND_2423_o)
     LDC:CLR                   0.325          m9/d1/board_22_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[23]_AND_2420_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_23_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[23]_AND_2420_o falling

  Data Path: btn<1> to m9/d1/board_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[23]_AND_2421_o1 (m9/d1/btn[2]_slots[23]_AND_2421_o)
     LDC:CLR                   0.325          m9/d1/board_23_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[24]_AND_2418_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_24_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[24]_AND_2418_o falling

  Data Path: btn<1> to m9/d1/board_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o153 (m9/d1/slots[24]_slots[24]_MUX_102330_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[24]_AND_2419_o1 (m9/d1/btn[2]_slots[24]_AND_2419_o)
     LDC:CLR                   0.325          m9/d1/board_24_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[25]_AND_2416_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_25_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[25]_AND_2416_o falling

  Data Path: btn<1> to m9/d1/board_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[25]_AND_2417_o1 (m9/d1/btn[2]_slots[25]_AND_2417_o)
     LDC:CLR                   0.325          m9/d1/board_25_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[27]_AND_2412_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_27_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[27]_AND_2412_o falling

  Data Path: btn<1> to m9/d1/board_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[27]_AND_2413_o1 (m9/d1/btn[2]_slots[27]_AND_2413_o)
     LDC:CLR                   0.325          m9/d1/board_27_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[28]_AND_2410_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_28_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[28]_AND_2410_o falling

  Data Path: btn<1> to m9/d1/board_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o173 (m9/d1/slots[28]_slots[28]_MUX_102326_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[28]_AND_2411_o1 (m9/d1/btn[2]_slots[28]_AND_2411_o)
     LDC:CLR                   0.325          m9/d1/board_28_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[26]_AND_2414_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_26_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[26]_AND_2414_o falling

  Data Path: btn<1> to m9/d1/board_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[26]_AND_2415_o1 (m9/d1/btn[2]_slots[26]_AND_2415_o)
     LDC:CLR                   0.325          m9/d1/board_26_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[30]_AND_2406_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_30_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[30]_AND_2406_o falling

  Data Path: btn<1> to m9/d1/board_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o18 (m9/d1/slots[30]_slots[30]_MUX_102324_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[30]_AND_2407_o1 (m9/d1/btn[2]_slots[30]_AND_2407_o)
     LDC:CLR                   0.325          m9/d1/board_30_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[31]_AND_2404_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_31_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[31]_AND_2404_o falling

  Data Path: btn<1> to m9/d1/board_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o17 (m9/d1/slots[31]_slots[31]_MUX_102323_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[31]_AND_2405_o1 (m9/d1/btn[2]_slots[31]_AND_2405_o)
     LDC:CLR                   0.325          m9/d1/board_31_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[29]_AND_2408_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_29_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[29]_AND_2408_o falling

  Data Path: btn<1> to m9/d1/board_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o26 (m9/d1/slots[29]_slots[29]_MUX_102325_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[29]_AND_2409_o1 (m9/d1/btn[2]_slots[29]_AND_2409_o)
     LDC:CLR                   0.325          m9/d1/board_29_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[33]_AND_2400_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.417ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_33_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[33]_AND_2400_o falling

  Data Path: btn<2> to m9/d1/board_33_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.783  btn_2_IBUF (btn_2_IBUF)
     LUT3:I0->O           10   0.053   0.798  m9/d1/btn[2]_btn[0]_OR_190_o<0>1 (m9/d1/btn[2]_btn[0]_OR_190_o)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[33]_AND_2401_o1 (m9/d1/btn[2]_slots[33]_AND_2401_o)
     LDC:CLR                   0.325          m9/d1/board_33_LDC
    ----------------------------------------
    Total                      2.417ns (0.431ns logic, 1.986ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[34]_AND_2398_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.488ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_34_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[34]_AND_2398_o falling

  Data Path: btn<1> to m9/d1/board_34_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.731  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o192 (m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o191)
     LUT5:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[34]_AND_2399_o1 (m9/d1/btn[2]_slots[34]_AND_2399_o)
     LDC:CLR                   0.325          m9/d1/board_34_LDC
    ----------------------------------------
    Total                      2.488ns (0.431ns logic, 2.057ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[32]_AND_2402_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.417ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_32_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[32]_AND_2402_o falling

  Data Path: btn<2> to m9/d1/board_32_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.783  btn_2_IBUF (btn_2_IBUF)
     LUT3:I0->O           10   0.053   0.798  m9/d1/btn[2]_btn[0]_OR_190_o<0>1 (m9/d1/btn[2]_btn[0]_OR_190_o)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[32]_AND_2403_o (m9/d1/btn[2]_slots[32]_AND_2403_o)
     LDC:CLR                   0.325          m9/d1/board_32_LDC
    ----------------------------------------
    Total                      2.417ns (0.431ns logic, 1.986ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[35]_AND_2396_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              2.417ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_35_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[35]_AND_2396_o falling

  Data Path: btn<2> to m9/d1/board_35_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.783  btn_2_IBUF (btn_2_IBUF)
     LUT3:I0->O           10   0.053   0.798  m9/d1/btn[2]_btn[0]_OR_190_o<0>1 (m9/d1/btn[2]_btn[0]_OR_190_o)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[35]_AND_2397_o1 (m9/d1/btn[2]_slots[35]_AND_2397_o)
     LDC:CLR                   0.325          m9/d1/board_35_LDC
    ----------------------------------------
    Total                      2.417ns (0.431ns logic, 1.986ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[36]_AND_2394_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.473ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_36_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[36]_AND_2394_o falling

  Data Path: btn<2> to m9/d1/board_36_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            2   0.053   0.731  m9/d1/btn[2]_slots[36]_AND_2395_o_SW0 (N116)
     LUT6:I1->O            2   0.053   0.405  m9/d1/btn[2]_slots[36]_AND_2395_o (m9/d1/btn[2]_slots[36]_AND_2395_o)
     LDC:CLR                   0.325          m9/d1/board_36_LDC
    ----------------------------------------
    Total                      2.473ns (0.431ns logic, 2.042ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[37]_AND_2392_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_37_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[37]_AND_2392_o falling

  Data Path: btn<1> to m9/d1/board_37_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[37]_AND_2393_o1 (m9/d1/btn[2]_slots[37]_AND_2393_o)
     LDC:CLR                   0.325          m9/d1/board_37_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[38]_AND_2390_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_38_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[38]_AND_2390_o falling

  Data Path: btn<1> to m9/d1/board_38_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[38]_AND_2391_o1 (m9/d1/btn[2]_slots[38]_AND_2391_o)
     LDC:CLR                   0.325          m9/d1/board_38_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[40]_AND_2386_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.597ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_40_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[40]_AND_2386_o falling

  Data Path: btn<2> to m9/d1/board_40_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.000  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1103_F (N565)
     MUXF7:I0->O           2   0.214   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1103 (m9/d1/slots[40]_slots[40]_MUX_102314_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[40]_AND_2387_o1 (m9/d1/btn[2]_slots[40]_AND_2387_o)
     LDC:CLR                   0.325          m9/d1/board_40_LDC
    ----------------------------------------
    Total                      2.597ns (0.645ns logic, 1.952ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[41]_AND_2384_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_41_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[41]_AND_2384_o falling

  Data Path: btn<1> to m9/d1/board_41_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[41]_AND_2385_o1 (m9/d1/btn[2]_slots[41]_AND_2385_o)
     LDC:CLR                   0.325          m9/d1/board_41_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[39]_AND_2388_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_39_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[39]_AND_2388_o falling

  Data Path: btn<1> to m9/d1/board_39_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[39]_AND_2389_o1 (m9/d1/btn[2]_slots[39]_AND_2389_o)
     LDC:CLR                   0.325          m9/d1/board_39_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[43]_AND_2380_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_43_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[43]_AND_2380_o falling

  Data Path: btn<1> to m9/d1/board_43_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[43]_AND_2381_o1 (m9/d1/btn[2]_slots[43]_AND_2381_o)
     LDC:CLR                   0.325          m9/d1/board_43_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[44]_AND_2378_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_44_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[44]_AND_2378_o falling

  Data Path: btn<1> to m9/d1/board_44_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[44]_AND_2379_o1 (m9/d1/btn[2]_slots[44]_AND_2379_o)
     LDC:CLR                   0.325          m9/d1/board_44_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[42]_AND_2382_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_42_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[42]_AND_2382_o falling

  Data Path: btn<1> to m9/d1/board_42_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[42]_AND_2383_o1 (m9/d1/btn[2]_slots[42]_AND_2383_o)
     LDC:CLR                   0.325          m9/d1/board_42_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[46]_AND_2374_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_46_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[46]_AND_2374_o falling

  Data Path: btn<1> to m9/d1/board_46_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o113 (m9/d1/slots[46]_slots[46]_MUX_102308_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[46]_AND_2375_o1 (m9/d1/btn[2]_slots[46]_AND_2375_o)
     LDC:CLR                   0.325          m9/d1/board_46_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[47]_AND_2372_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_47_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[47]_AND_2372_o falling

  Data Path: btn<1> to m9/d1/board_47_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o113 (m9/d1/slots[47]_slots[47]_MUX_102307_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[47]_AND_2373_o1 (m9/d1/btn[2]_slots[47]_AND_2373_o)
     LDC:CLR                   0.325          m9/d1/board_47_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[45]_AND_2376_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_45_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[45]_AND_2376_o falling

  Data Path: btn<1> to m9/d1/board_45_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o211 (m9/d1/slots[45]_slots[45]_MUX_102309_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[45]_AND_2377_o1 (m9/d1/btn[2]_slots[45]_AND_2377_o)
     LDC:CLR                   0.325          m9/d1/board_45_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[48]_AND_2370_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.843ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_48_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[48]_AND_2370_o falling

  Data Path: btn<2> to m9/d1/board_48_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.413  m9/d1/btn[2]_slots[48]_AND_2371_o1 (m9/d1/btn[2]_slots[48]_AND_2371_o1)
     LUT6:I5->O            1   0.053   0.635  m9/d1/btn[2]_slots[48]_AND_2371_o2 (m9/d1/btn[2]_slots[48]_AND_2371_o2)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[48]_AND_2371_o3 (m9/d1/btn[2]_slots[48]_AND_2371_o)
     LDC:CLR                   0.325          m9/d1/board_48_LDC
    ----------------------------------------
    Total                      2.843ns (0.484ns logic, 2.359ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[49]_AND_2368_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              3.161ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_49_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[49]_AND_2368_o falling

  Data Path: btn<2> to m9/d1/board_49_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.725  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o2121 (m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o212)
     LUT6:I1->O            2   0.053   0.641  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o2122 (m9/d1/slots[49]_slots[49]_MUX_102305_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[49]_AND_2369_o1 (m9/d1/btn[2]_slots[49]_AND_2369_o)
     LDC:CLR                   0.325          m9/d1/board_49_LDC
    ----------------------------------------
    Total                      3.161ns (0.484ns logic, 2.677ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[50]_AND_2366_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              3.161ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_50_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[50]_AND_2366_o falling

  Data Path: btn<2> to m9/d1/board_50_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.725  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1141 (m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o114)
     LUT6:I1->O            2   0.053   0.641  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o1142 (m9/d1/slots[50]_slots[50]_MUX_102304_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[50]_AND_2367_o1 (m9/d1/btn[2]_slots[50]_AND_2367_o)
     LDC:CLR                   0.325          m9/d1/board_50_LDC
    ----------------------------------------
    Total                      3.161ns (0.484ns logic, 2.677ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[51]_AND_2364_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              3.161ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_51_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[51]_AND_2364_o falling

  Data Path: btn<2> to m9/d1/board_51_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.725  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o1141 (m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o114)
     LUT6:I1->O            2   0.053   0.641  m9/d1/Mmux_slots[11]_slots[11]_MUX_102343_o1142 (m9/d1/slots[51]_slots[51]_MUX_102303_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[51]_AND_2365_o1 (m9/d1/btn[2]_slots[51]_AND_2365_o)
     LDC:CLR                   0.325          m9/d1/board_51_LDC
    ----------------------------------------
    Total                      3.161ns (0.484ns logic, 2.677ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[53]_AND_2360_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_53_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[53]_AND_2360_o falling

  Data Path: btn<1> to m9/d1/board_53_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[53]_AND_2361_o1 (m9/d1/btn[2]_slots[53]_AND_2361_o)
     LDC:CLR                   0.325          m9/d1/board_53_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[54]_AND_2358_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_54_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[54]_AND_2358_o falling

  Data Path: btn<1> to m9/d1/board_54_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[54]_AND_2359_o1 (m9/d1/btn[2]_slots[54]_AND_2359_o)
     LDC:CLR                   0.325          m9/d1/board_54_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[52]_AND_2362_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.473ns (Levels of Logic = 3)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_52_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[52]_AND_2362_o falling

  Data Path: btn<2> to m9/d1/board_52_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            2   0.053   0.731  m9/d1/btn[2]_slots[52]_AND_2363_o_SW0 (N124)
     LUT6:I1->O            2   0.053   0.405  m9/d1/btn[2]_slots[52]_AND_2363_o (m9/d1/btn[2]_slots[52]_AND_2363_o)
     LDC:CLR                   0.325          m9/d1/board_52_LDC
    ----------------------------------------
    Total                      2.473ns (0.431ns logic, 2.042ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[56]_AND_2354_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.597ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_56_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[56]_AND_2354_o falling

  Data Path: btn<2> to m9/d1/board_56_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.906  btn_2_IBUF (btn_2_IBUF)
     LUT5:I0->O            1   0.053   0.000  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1163_F (N559)
     MUXF7:I0->O           2   0.214   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1163 (m9/d1/slots[56]_slots[56]_MUX_102298_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[56]_AND_2355_o1 (m9/d1/btn[2]_slots[56]_AND_2355_o)
     LDC:CLR                   0.325          m9/d1/board_56_LDC
    ----------------------------------------
    Total                      2.597ns (0.645ns logic, 1.952ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[57]_AND_2352_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_57_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[57]_AND_2352_o falling

  Data Path: btn<1> to m9/d1/board_57_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[57]_AND_2353_o1 (m9/d1/btn[2]_slots[57]_AND_2353_o)
     LDC:CLR                   0.325          m9/d1/board_57_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[55]_AND_2356_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_55_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[55]_AND_2356_o falling

  Data Path: btn<1> to m9/d1/board_55_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[55]_AND_2357_o1 (m9/d1/btn[2]_slots[55]_AND_2357_o)
     LDC:CLR                   0.325          m9/d1/board_55_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[59]_AND_2348_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_59_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[59]_AND_2348_o falling

  Data Path: btn<1> to m9/d1/board_59_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[59]_AND_2349_o1 (m9/d1/btn[2]_slots[59]_AND_2349_o)
     LDC:CLR                   0.325          m9/d1/board_59_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[60]_AND_2346_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.611ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       m9/d1/board_60_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[60]_AND_2346_o falling

  Data Path: btn<2> to m9/d1/board_60_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.000   0.920  btn_2_IBUF (btn_2_IBUF)
     LUT6:I0->O            1   0.053   0.000  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1185_F (N561)
     MUXF7:I0->O           2   0.214   0.641  m9/d1/Mmux_slots[0]_slots[0]_MUX_102354_o1185 (m9/d1/slots[60]_slots[60]_MUX_102294_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[60]_AND_2347_o1 (m9/d1/btn[2]_slots[60]_AND_2347_o)
     LDC:CLR                   0.325          m9/d1/board_60_LDC
    ----------------------------------------
    Total                      2.611ns (0.645ns logic, 1.966ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[58]_AND_2350_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.704ns (Levels of Logic = 2)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_58_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[58]_AND_2350_o falling

  Data Path: btn<1> to m9/d1/board_58_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[58]_AND_2351_o1 (m9/d1/btn[2]_slots[58]_AND_2351_o)
     LDC:CLR                   0.325          m9/d1/board_58_LDC
    ----------------------------------------
    Total                      1.704ns (0.378ns logic, 1.326ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[61]_AND_2344_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_61_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[61]_AND_2344_o falling

  Data Path: btn<1> to m9/d1/board_61_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[13]_slots[13]_MUX_102341_o217 (m9/d1/slots[61]_slots[61]_MUX_102293_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[61]_AND_2345_o1 (m9/d1/btn[2]_slots[61]_AND_2345_o)
     LDC:CLR                   0.325          m9/d1/board_61_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm9/d1/btn[2]_slots[62]_AND_2342_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              2.398ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       m9/d1/board_62_LDC (LATCH)
  Destination Clock: m9/d1/btn[2]_slots[62]_AND_2342_o falling

  Data Path: btn<1> to m9/d1/board_62_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   0.000   0.921  btn_1_IBUF (btn_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  m9/d1/Mmux_slots[10]_slots[10]_MUX_102344_o118 (m9/d1/slots[62]_slots[62]_MUX_102292_o)
     LUT4:I0->O            2   0.053   0.405  m9/d1/btn[2]_slots[62]_AND_2343_o1 (m9/d1/btn[2]_slots[62]_AND_2343_o)
     LDC:CLR                   0.325          m9/d1/board_62_LDC
    ----------------------------------------
    Total                      2.398ns (0.431ns logic, 1.967ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm0/count_1'
  Total number of paths / destination ports: 20 / 8
-------------------------------------------------------------------------
Offset:              2.395ns (Levels of Logic = 3)
  Source:            m1/vc_5 (FF)
  Destination:       Vsync (PAD)
  Source Clock:      m0/count_1 rising

  Data Path: m1/vc_5 to Vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.282   0.877  m1/vc_5 (m1/vc_5)
     LUT5:I0->O            2   0.053   0.731  m1/SF3711 (m1/SF371)
     LUT5:I0->O            1   0.053   0.399  m1/Vsync11 (Vsync_OBUF)
     OBUF:I->O                 0.000          Vsync_OBUF (Vsync)
    ----------------------------------------
    Total                      2.395ns (0.388ns logic, 2.007ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |         |         |    1.414|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<4>
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
btn<4>                           |    1.629|         |         |         |
clk                              |   30.165|         |         |         |
m9/d1/btn[2]_slots[0]_AND_2466_o |         |    1.527|         |         |
m9/d1/btn[2]_slots[10]_AND_2446_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[11]_AND_2444_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[12]_AND_2442_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[13]_AND_2440_o|         |    1.839|         |         |
m9/d1/btn[2]_slots[14]_AND_2438_o|         |    1.839|         |         |
m9/d1/btn[2]_slots[15]_AND_2436_o|         |    1.839|         |         |
m9/d1/btn[2]_slots[16]_AND_2434_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[17]_AND_2432_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[18]_AND_2430_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[19]_AND_2428_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[1]_AND_2464_o |         |    1.527|         |         |
m9/d1/btn[2]_slots[20]_AND_2426_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[21]_AND_2424_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[22]_AND_2422_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[23]_AND_2420_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[24]_AND_2418_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[25]_AND_2416_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[26]_AND_2414_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[27]_AND_2412_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[28]_AND_2410_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[29]_AND_2408_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[2]_AND_2462_o |         |    1.527|         |         |
m9/d1/btn[2]_slots[30]_AND_2406_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[31]_AND_2404_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[32]_AND_2402_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[33]_AND_2400_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[34]_AND_2398_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[35]_AND_2396_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[36]_AND_2394_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[37]_AND_2392_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[38]_AND_2390_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[39]_AND_2388_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[3]_AND_2460_o |         |    1.527|         |         |
m9/d1/btn[2]_slots[40]_AND_2386_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[41]_AND_2384_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[42]_AND_2382_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[43]_AND_2380_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[44]_AND_2378_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[45]_AND_2376_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[46]_AND_2374_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[47]_AND_2372_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[48]_AND_2370_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[49]_AND_2368_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[4]_AND_2458_o |         |    1.061|         |         |
m9/d1/btn[2]_slots[50]_AND_2366_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[51]_AND_2364_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[52]_AND_2362_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[53]_AND_2360_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[54]_AND_2358_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[55]_AND_2356_o|         |    1.527|         |         |
m9/d1/btn[2]_slots[56]_AND_2354_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[57]_AND_2352_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[58]_AND_2350_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[59]_AND_2348_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[5]_AND_2456_o |         |    1.527|         |         |
m9/d1/btn[2]_slots[60]_AND_2346_o|         |    1.061|         |         |
m9/d1/btn[2]_slots[61]_AND_2344_o|         |    1.853|         |         |
m9/d1/btn[2]_slots[62]_AND_2342_o|         |    1.853|         |         |
m9/d1/btn[2]_slots[63]_AND_2340_o|         |    1.853|         |         |
m9/d1/btn[2]_slots[6]_AND_2454_o |         |    1.061|         |         |
m9/d1/btn[2]_slots[7]_AND_2452_o |         |    1.061|         |         |
m9/d1/btn[2]_slots[8]_AND_2450_o |         |    1.061|         |         |
m9/d1/btn[2]_slots[9]_AND_2448_o |         |    1.061|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
btn<0>                           |    0.765|    1.774|         |         |
btn<1>                           |    1.696|         |         |         |
btn<4>                           |    0.987|         |         |         |
clk                              |    1.738|         |         |         |
m9/btn[1]_start_AND_2468_o       |         |    1.836|         |         |
m9/d1/btn[2]_slots[0]_AND_2466_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[10]_AND_2446_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[11]_AND_2444_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[12]_AND_2442_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[13]_AND_2440_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[14]_AND_2438_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[15]_AND_2436_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[16]_AND_2434_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[17]_AND_2432_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[18]_AND_2430_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[19]_AND_2428_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[1]_AND_2464_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[20]_AND_2426_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[21]_AND_2424_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[22]_AND_2422_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[23]_AND_2420_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[24]_AND_2418_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[25]_AND_2416_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[26]_AND_2414_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[27]_AND_2412_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[28]_AND_2410_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[29]_AND_2408_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[2]_AND_2462_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[30]_AND_2406_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[31]_AND_2404_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[32]_AND_2402_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[33]_AND_2400_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[34]_AND_2398_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[35]_AND_2396_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[36]_AND_2394_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[37]_AND_2392_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[38]_AND_2390_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[39]_AND_2388_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[3]_AND_2460_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[40]_AND_2386_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[41]_AND_2384_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[42]_AND_2382_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[43]_AND_2380_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[44]_AND_2378_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[45]_AND_2376_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[46]_AND_2374_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[47]_AND_2372_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[48]_AND_2370_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[49]_AND_2368_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[4]_AND_2458_o |         |    1.094|         |         |
m9/d1/btn[2]_slots[50]_AND_2366_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[51]_AND_2364_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[52]_AND_2362_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[53]_AND_2360_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[54]_AND_2358_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[55]_AND_2356_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[56]_AND_2354_o|         |    1.094|         |         |
m9/d1/btn[2]_slots[57]_AND_2352_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[58]_AND_2350_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[59]_AND_2348_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[5]_AND_2456_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[60]_AND_2346_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[61]_AND_2344_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[62]_AND_2342_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[63]_AND_2340_o|         |    1.184|         |         |
m9/d1/btn[2]_slots[6]_AND_2454_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[7]_AND_2452_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[8]_AND_2450_o |         |    1.184|         |         |
m9/d1/btn[2]_slots[9]_AND_2448_o |         |    1.184|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m0/count_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.034|         |         |         |
m0/count_1     |    5.008|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[0]_AND_2466_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.306|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[10]_AND_2446_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.304|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[11]_AND_2444_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.304|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[12]_AND_2442_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   23.004|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[13]_AND_2440_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.583|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[14]_AND_2438_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   21.644|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[15]_AND_2436_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   21.745|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[16]_AND_2434_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   22.481|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[17]_AND_2432_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   23.764|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[18]_AND_2430_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   22.514|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[19]_AND_2428_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   22.514|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[1]_AND_2464_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.253|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[20]_AND_2426_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   22.687|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[21]_AND_2424_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.474|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[22]_AND_2422_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.474|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[23]_AND_2420_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.474|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[24]_AND_2418_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   23.847|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[25]_AND_2416_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[26]_AND_2414_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[27]_AND_2412_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[28]_AND_2410_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   24.907|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[29]_AND_2408_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   23.860|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[2]_AND_2462_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.253|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[30]_AND_2406_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   23.860|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[31]_AND_2404_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   23.860|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[32]_AND_2402_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   24.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[33]_AND_2400_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   24.947|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[34]_AND_2398_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   24.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[35]_AND_2396_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   24.947|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[36]_AND_2394_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   25.265|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[37]_AND_2392_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.739|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[38]_AND_2390_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.739|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[39]_AND_2388_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.739|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[3]_AND_2460_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.959|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[40]_AND_2386_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   26.176|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[41]_AND_2384_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.570|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[42]_AND_2382_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.570|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[43]_AND_2380_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.570|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[44]_AND_2378_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   26.660|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[45]_AND_2376_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   26.520|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[46]_AND_2374_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   26.520|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[47]_AND_2372_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   26.520|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[48]_AND_2370_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   27.818|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[49]_AND_2368_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   27.512|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[4]_AND_2458_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   21.565|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[50]_AND_2366_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   27.512|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[51]_AND_2364_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   27.512|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[52]_AND_2362_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   27.650|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[53]_AND_2360_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.743|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[54]_AND_2358_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.743|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[55]_AND_2356_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.743|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[56]_AND_2354_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   29.438|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[57]_AND_2352_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.560|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[58]_AND_2350_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.560|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[59]_AND_2348_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.560|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[5]_AND_2456_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.487|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[60]_AND_2346_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   30.165|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[61]_AND_2344_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   29.382|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[62]_AND_2342_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   29.382|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[63]_AND_2340_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   29.193|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[6]_AND_2454_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[7]_AND_2452_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   19.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[8]_AND_2450_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   21.637|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d1/btn[2]_slots[9]_AND_2448_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   18.304|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 153.00 secs
Total CPU time to Xst completion: 153.03 secs
 
--> 

Total memory usage is 4784100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    7 (   0 filtered)

