Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May 27 22:33:36 2025
| Host         : cccad4.doc.ic.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
| Design       : calculate_value
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 prev_in_0_V[0]
                            (input port)
  Destination:            result_0_V[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  prev_in_0_V[0] (IN)
                         net (fo=0)                   0.000     0.000    prev_in_0_V[0]
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  prev_in_0_V_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    prev_in_0_V_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  result_0_V_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    result_0_V_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  result_0_V_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    result_0_V[0]
                                                                      r  result_0_V[0] (OUT)
  -------------------------------------------------------------------    -------------------




