<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Versal™ Adaptive SoC Architecture Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# Versal Architecture-Specific Tutorials

## Hardware Debugging Tutorials

<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./Basic_HW_Debug/">Basic PL Hardware Debugging Using ChipScope AXIS-ILA and AXIS-VIO</a></td>
 <td>This tutorial introduces the basic hardware debugging techniques using ChipScope. Covers the adding the Integraded Logic Analyzer (AXIS-ILA) to an IP Integrator (IPI) design, an RTL Module, and after synthesis using post-synthesis insertion.</td>
 </tr>
  <tr>
 <td align="center"><a href="./IBERT_GTY/">Versal IBERT GTY Tutorial</a></td>
 <td>Versal IBERT GTY is used to interact with GTY lanes contained in a design. It is used to debug and verify issues in high speed serial I/O links. In contrast to previous architectures, Versal IBERT GTY does not require additional IP and can be used with any design that utilizes the GTY transceivers. However, in some cases it may be required to generate an IBERT capable design with minimal user interaction: this tutorial will demonstrate that flow.</td>
 </tr>
</table>



<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2020–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
