
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -819 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source H:/Spartan3E/Basic_UART_Spartan3E/pa.fromHdl.tcl
# create_project -name Basic_UART_Spartan3E -dir "H:/Spartan3E/Basic_UART_Spartan3E/planAhead_run_1" -part xc3s500efg320-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "UART.ucf" [current_fileset -constrset]
Adding file 'H:/Spartan3E/Basic_UART_Spartan3E/UART.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/transmitter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/receiver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/baudRateGenerator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/UART.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top UART $srcset
# add_files [list {UART.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "H:/Spartan3E/Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/transmitter.v" into library work
Analyzing Verilog file "H:/Spartan3E/Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/receiver.v" into library work
Analyzing Verilog file "H:/Spartan3E/Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/baudRateGenerator.v" into library work
Analyzing Verilog file "H:/Spartan3E/Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/UART.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [H:/Spartan3E/Basic_UART_Spartan3E/UART.ucf]
Finished Parsing UCF File [H:/Spartan3E/Basic_UART_Spartan3E/UART.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ccc77620
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 554.492 ; gain = 105.855
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {rxDataOut_OutputPort[7]}]]
set_property package_pin "" [get_ports [list  {rxDataOut_OutputPort[6]}]]
startgroup
set_property package_pin F12 [get_ports {rxDataOut_OutputPort[7]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {rxDataOut_OutputPort[7]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {rxDataOut_OutputPort[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {rxDataOut_OutputPort[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {rxDataOut_OutputPort[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {rxDataOut_OutputPort[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {rxDataOut_OutputPort[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {rxDataOut_OutputPort[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {rxDataOut_OutputPort[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {rxDataOut_OutputPort[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {rxDataOut_OutputPort[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {rxDataOut_OutputPort[5]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {rxDataOut_OutputPort[7]}]]
set_property iostandard LVTTL [get_ports [list {rxDataOut_OutputPort[7]} {rxDataOut_OutputPort[6]} {rxDataOut_OutputPort[5]} {rxDataOut_OutputPort[4]} {rxDataOut_OutputPort[3]} {rxDataOut_OutputPort[2]} {rxDataOut_OutputPort[1]} {rxDataOut_OutputPort[0]}]]
set_property drive 8 [get_ports [list {rxDataOut_OutputPort[7]} {rxDataOut_OutputPort[6]} {rxDataOut_OutputPort[5]} {rxDataOut_OutputPort[4]} {rxDataOut_OutputPort[3]} {rxDataOut_OutputPort[2]} {rxDataOut_OutputPort[1]} {rxDataOut_OutputPort[0]}]]
startgroup
set_property package_pin N17 [get_ports {txDataIn_InputPort[7]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {txDataIn_InputPort[6]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {txDataIn_InputPort[5]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {txDataIn_InputPort[4]}]
endgroup
set_property iostandard LVTTL [get_ports [list {txDataIn_InputPort[7]} {txDataIn_InputPort[6]} {txDataIn_InputPort[5]} {txDataIn_InputPort[4]} {txDataIn_InputPort[3]} {txDataIn_InputPort[2]} {txDataIn_InputPort[1]} {txDataIn_InputPort[0]}]]
set_property pulltype PULLUP [get_ports [list {txDataIn_InputPort[7]} {txDataIn_InputPort[6]} {txDataIn_InputPort[5]} {txDataIn_InputPort[4]} {txDataIn_InputPort[3]} {txDataIn_InputPort[2]} {txDataIn_InputPort[1]} {txDataIn_InputPort[0]}]]
startgroup
set_property package_pin V4 [get_ports {txDataIn_InputPort[3]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {txDataIn_InputPort[2]}]
endgroup
startgroup
set_property package_pin K17 [get_ports {txDataIn_InputPort[1]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {txDataIn_InputPort[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list {txDataIn_InputPort[0]}]]
set_property pulltype PULLDOWN [get_ports [list {txDataIn_InputPort[1]}]]
set_property pulltype PULLDOWN [get_ports [list {txDataIn_InputPort[2]}]]
set_property pulltype PULLDOWN [get_ports [list {txDataIn_InputPort[3]}]]
startgroup
set_property package_pin C9 [get_ports clk_InputPin]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk_InputPin]]
set_property pulltype PULLUP [get_ports [list reset_InputPin]]
startgroup
set_property package_pin R7 [get_ports rx_InputPin]
endgroup
set_property iostandard LVTTL [get_ports [list rx_InputPin]]
startgroup
set_property package_pin M14 [get_ports tx_OutputPin]
endgroup
set_property iostandard LVTTL [get_ports [list tx_OutputPin]]
set_property drive 8 [get_ports [list tx_OutputPin]]
set_property pulltype PULLDOWN [get_ports [list rxReadyClr_InputPin]]
startgroup
set_property package_pin V16 [get_ports txWrEn_InputPin]
endgroup
set_property iostandard LVTTL [get_ports [list txWrEn_InputPin]]
set_property pulltype PULLDOWN [get_ports [list txWrEn_InputPin]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue May 27 01:55:34 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
