{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 00:34:49 2015 " "Info: Processing started: Sun Dec 13 00:34:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max51 -c max51 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "max51_top.v(292) " "Warning (10275): Verilog HDL Module Instantiation warning at max51_top.v(292): ignored dangling comma in List of Port Connections" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 292 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "max51_top.v(309) " "Warning (10275): Verilog HDL Module Instantiation warning at max51_top.v(309): ignored dangling comma in List of Port Connections" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 309 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/max51_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/max51_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 max51_top " "Info: Found entity 1: max51_top" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/common_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/common_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 common_reg " "Info: Found entity 1: common_reg" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Info: Found entity 1: sram_ctrl" {  } { { "src/sram_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sram_ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/cpu_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_if " "Info: Found entity 1: cpu_if" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/lcd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ctrl " "Info: Found entity 1: lcd_ctrl" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "key.v(57) " "Warning (10275): Verilog HDL Module Instantiation warning at key.v(57): ignored dangling comma in List of Port Connections" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "key.v(71) " "Warning (10275): Verilog HDL Module Instantiation warning at key.v(71): ignored dangling comma in List of Port Connections" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "key key.v(18) " "Warning (10238): Verilog Module Declaration warning at key.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"key\"" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key/key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/key/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "key_reg key_reg.v(19) " "Warning (10238): Verilog Module Declaration warning at key_reg.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"key_reg\"" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key/key_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/key/key_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_reg " "Info: Found entity 1: key_reg" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "key_ctrl key_ctrl.v(15) " "Warning (10238): Verilog Module Declaration warning at key_ctrl.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"key_ctrl\"" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key/key_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/key/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Info: Found entity 1: key_ctrl" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd/sd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sd/sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd " "Info: Found entity 1: sd" {  } { { "src/sd/sd.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd/sd_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sd/sd_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_reg " "Info: Found entity 1: sd_reg" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd/sd_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sd/sd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl " "Info: Found entity 1: sd_ctrl" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ec11b.v(61) " "Warning (10275): Verilog HDL Module Instantiation warning at ec11b.v(61): ignored dangling comma in List of Port Connections" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ec11b.v(79) " "Warning (10275): Verilog HDL Module Instantiation warning at ec11b.v(79): ignored dangling comma in List of Port Connections" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 79 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ec11b ec11b.v(21) " "Warning (10238): Verilog Module Declaration warning at ec11b.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ec11b\"" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ec11b/ec11b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ec11b/ec11b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ec11b " "Info: Found entity 1: ec11b" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ec11b_reg ec11b_reg.v(18) " "Warning (10238): Verilog Module Declaration warning at ec11b_reg.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ec11b_reg\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ec11b/ec11b_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ec11b/ec11b_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ec11b_reg " "Info: Found entity 1: ec11b_reg" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ec11b_ctrl ec11b_ctrl.v(16) " "Warning (10238): Verilog Module Declaration warning at ec11b_ctrl.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ec11b_ctrl\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ec11b/ec11b_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ec11b/ec11b_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ec11b_ctrl " "Info: Found entity 1: ec11b_ctrl" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mcu_int4 max51_top.v(303) " "Warning (10236): Verilog HDL Implicit Net warning at max51_top.v(303): created implicit net for \"mcu_int4\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec11b_int_i ec11b_reg.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_reg.v(39): created implicit net for \"ec11b_int_i\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "axi_posedge ec11b_ctrl.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_ctrl.v(85): created implicit net for \"axi_posedge\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "axi_negedge ec11b_ctrl.v(86) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_ctrl.v(86): created implicit net for \"axi_negedge\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_posedge ec11b_ctrl.v(87) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_ctrl.v(87): created implicit net for \"clr_posedge\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "max51_top " "Info: Elaborating entity \"max51_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "key_value max51_top.v(145) " "Warning (10858): Verilog HDL warning at max51_top.v(145): object key_value used but never assigned" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 145 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "key_value 0 max51_top.v(145) " "Warning (10030): Net \"key_value\" at max51_top.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_nCS max51_top.v(108) " "Warning (10034): Output port \"spi_nCS\" at max51_top.v(108) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_CLK max51_top.v(109) " "Warning (10034): Output port \"spi_CLK\" at max51_top.v(109) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_MOSI max51_top.v(110) " "Warning (10034): Output port \"spi_MOSI\" at max51_top.v(110) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iic_SCL max51_top.v(115) " "Warning (10034): Output port \"iic_SCL\" at max51_top.v(115) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iic_WP max51_top.v(116) " "Warning (10034): Output port \"iic_WP\" at max51_top.v(116) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_if cpu_if:inst_cpu_if " "Info: Elaborating entity \"cpu_if\" for hierarchy \"cpu_if:inst_cpu_if\"" {  } { { "src/max51_top.v" "inst_cpu_if" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_cs_o8 cpu_if.v(136) " "Warning (10240): Verilog HDL Always Construct warning at cpu_if.v(136): inferring latch(es) for variable \"mcu_cs_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_if.v(164) " "Info (10264): Verilog HDL Case Statement information at cpu_if.v(164): all case item expressions in this case statement are onehot" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[0\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[0\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[1\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[1\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[2\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[2\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[3\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[3\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[4\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[4\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[5\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[5\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[6\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[6\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[7\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[7\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl sram_ctrl:inst_sram_ctrl " "Info: Elaborating entity \"sram_ctrl\" for hierarchy \"sram_ctrl:inst_sram_ctrl\"" {  } { { "src/max51_top.v" "inst_sram_ctrl" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ctrl lcd_ctrl:inst_lcd_ctrl " "Info: Elaborating entity \"lcd_ctrl\" for hierarchy \"lcd_ctrl:inst_lcd_ctrl\"" {  } { { "src/max51_top.v" "inst_lcd_ctrl" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "common_reg common_reg:inst_common_reg " "Info: Elaborating entity \"common_reg\" for hierarchy \"common_reg:inst_common_reg\"" {  } { { "src/max51_top.v" "inst_common_reg" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 253 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 common_reg.v(45) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(45): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sound_o common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"sound_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_o8 common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"led_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_rst_o common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"lcd_rst_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_bk_o common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"lcd_bk_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"test_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[0\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[0\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[1\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[1\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[2\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[2\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[3\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[3\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[4\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[4\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[5\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[5\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[6\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[6\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[7\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[7\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_bk_o common_reg.v(72) " "Info (10041): Inferred latch for \"lcd_bk_o\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_rst_o common_reg.v(72) " "Info (10041): Inferred latch for \"lcd_rst_o\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[0\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[0\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[1\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[1\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[2\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[2\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[3\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[3\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[4\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[4\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[5\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[5\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[6\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[6\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[7\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[7\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_o common_reg.v(72) " "Info (10041): Inferred latch for \"sound_o\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd sd:inst_sd " "Info: Elaborating entity \"sd\" for hierarchy \"sd:inst_sd\"" {  } { { "src/max51_top.v" "inst_sd" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_reg sd:inst_sd\|sd_reg:inst_sd_reg " "Info: Elaborating entity \"sd_reg\" for hierarchy \"sd:inst_sd\|sd_reg:inst_sd_reg\"" {  } { { "src/sd/sd.v" "inst_sd_reg" { Text "D:/Git/max51v20/cpld/src/sd/sd.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 sd_reg.v(47) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(47): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ssptdat_o8 sd_reg.v(65) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(65): inferring latch(es) for variable \"ssptdat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ssppres_o8 sd_reg.v(65) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(65): inferring latch(es) for variable \"ssppres_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r8 sd_reg.v(65) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(65): inferring latch(es) for variable \"test_r8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[0\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[0\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[1\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[1\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[2\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[2\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[3\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[3\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[4\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[4\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[5\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[5\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[6\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[6\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[7\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[7\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[0\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[0\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[1\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[1\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[2\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[2\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[3\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[3\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[4\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[4\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[5\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[5\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[6\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[6\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[7\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[7\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[0\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[0\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[1\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[1\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[2\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[2\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[3\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[3\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[4\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[4\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[5\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[5\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[6\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[6\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[7\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[7\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl sd:inst_sd\|sd_ctrl:inst_sd_ctrl " "Info: Elaborating entity \"sd_ctrl\" for hierarchy \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\"" {  } { { "src/sd/sd.v" "inst_sd_ctrl" { Text "D:/Git/max51v20/cpld/src/sd/sd.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_ok sd_ctrl.v(168) " "Warning (10240): Verilog HDL Always Construct warning at sd_ctrl.v(168): inferring latch(es) for variable \"shift_ok\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate sd_ctrl.v(168) " "Warning (10240): Verilog HDL Always Construct warning at sd_ctrl.v(168): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "current_state_dgo sd_ctrl.v(45) " "Warning (10034): Output port \"current_state_dgo\" at sd_ctrl.v(45) has no driver" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.NEGEDGE sd_ctrl.v(168) " "Info (10041): Inferred latch for \"nstate.NEGEDGE\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.POSEDGE sd_ctrl.v(168) " "Info (10041): Inferred latch for \"nstate.POSEDGE\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.IDLE sd_ctrl.v(168) " "Info (10041): Inferred latch for \"nstate.IDLE\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_ok sd_ctrl.v(168) " "Info (10041): Inferred latch for \"shift_ok\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ec11b ec11b:inst_ec11b " "Info: Elaborating entity \"ec11b\" for hierarchy \"ec11b:inst_ec11b\"" {  } { { "src/max51_top.v" "inst_ec11b" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ec11b_reg ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg " "Info: Elaborating entity \"ec11b_reg\" for hierarchy \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\"" {  } { { "src/ec11b/ec11b.v" "inst_ec11b_reg" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ec11b_int_i ec11b_reg.v(39) " "Warning (10036): Verilog HDL or VHDL warning at ec11b_reg.v(39): object \"ec11b_int_i\" assigned a value but never read" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 ec11b_reg.v(50) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(50): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r8 ec11b_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(69): inferring latch(es) for variable \"test_r8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_intmsk_r ec11b_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(69): inferring latch(es) for variable \"mcu_intmsk_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ec11b_clr_r ec11b_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(69): inferring latch(es) for variable \"ec11b_clr_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ec11b_clr_r ec11b_reg.v(75) " "Info (10041): Inferred latch for \"ec11b_clr_r\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_intmsk_r ec11b_reg.v(75) " "Info (10041): Inferred latch for \"mcu_intmsk_r\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[0\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[0\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[1\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[1\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[2\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[2\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[3\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[3\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[4\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[4\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[5\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[5\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[6\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[6\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[7\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[7\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ec11b_ctrl ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl " "Info: Elaborating entity \"ec11b_ctrl\" for hierarchy \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\"" {  } { { "src/ec11b/ec11b.v" "inst_ec11b_ctrl" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ec11b_ctrl.v(54) " "Warning (10230): Verilog HDL assignment warning at ec11b_ctrl.v(54): truncated value with size 32 to match size of target (16)" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ec11b_ctrl.v(105) " "Info (10264): Verilog HDL Case Statement information at ec11b_ctrl.v(105): all case item expressions in this case statement are onehot" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:inst_key " "Info: Elaborating entity \"key\" for hierarchy \"key:inst_key\"" {  } { { "src/max51_top.v" "inst_key" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_reg key:inst_key\|key_reg:inst_key_reg " "Info: Elaborating entity \"key_reg\" for hierarchy \"key:inst_key\|key_reg:inst_key_reg\"" {  } { { "src/key/key.v" "inst_key_reg" { Text "D:/Git/max51v20/cpld/src/key/key.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 key_reg.v(48) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(48): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r8 key_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(69): inferring latch(es) for variable \"test_r8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_intmsk_r key_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(69): inferring latch(es) for variable \"key_intmsk_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_clr_o key_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(69): inferring latch(es) for variable \"key_clr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_clr_o key_reg.v(75) " "Info (10041): Inferred latch for \"key_clr_o\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_intmsk_r key_reg.v(75) " "Info (10041): Inferred latch for \"key_intmsk_r\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[0\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[0\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[1\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[1\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[2\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[2\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[3\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[3\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[4\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[4\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[5\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[5\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[6\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[6\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[7\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[7\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key:inst_key\|key_ctrl:inst_key_ctrl " "Info: Elaborating entity \"key_ctrl\" for hierarchy \"key:inst_key\|key_ctrl:inst_key_ctrl\"" {  } { { "src/key/key.v" "inst_key_ctrl" { Text "D:/Git/max51v20/cpld/src/key/key.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 key_ctrl.v(37) " "Warning (10230): Verilog HDL assignment warning at key_ctrl.v(37): truncated value with size 4 to match size of target (3)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_ctrl.v(54) " "Warning (10230): Verilog HDL assignment warning at key_ctrl.v(54): truncated value with size 32 to match size of target (6)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key_flag key_ctrl.v(123) " "Warning (10235): Verilog HDL Always Construct warning at key_ctrl.v(123): variable \"key_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "key_ctrl.v(125) " "Warning (10270): Verilog HDL Case Statement warning at key_ctrl.v(125): incomplete case statement has no default case item" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 125 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_r key_ctrl.v(121) " "Warning (10240): Verilog HDL Always Construct warning at key_ctrl.v(121): inferring latch(es) for variable \"key_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_r\[0\] key_ctrl.v(121) " "Info (10041): Inferred latch for \"key_r\[0\]\" at key_ctrl.v(121)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_r\[1\] key_ctrl.v(121) " "Info (10041): Inferred latch for \"key_r\[1\]\" at key_ctrl.v(121)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_r\[2\] key_ctrl.v(121) " "Info (10041): Inferred latch for \"key_r\[2\]\" at key_ctrl.v(121)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[7\] " "Warning (12110): Net \"key:inst_key\|int_w8\[7\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[7\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[6\] " "Warning (12110): Net \"key:inst_key\|int_w8\[6\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[6\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[5\] " "Warning (12110): Net \"key:inst_key\|int_w8\[5\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[5\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[4\] " "Warning (12110): Net \"key:inst_key\|int_w8\[4\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[4\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[3\] " "Warning (12110): Net \"key:inst_key\|int_w8\[3\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[3\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[2\] " "Warning (12110): Net \"key:inst_key\|int_w8\[2\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[2\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[1\] " "Warning (12110): Net \"key:inst_key\|int_w8\[1\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[1\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[7\] " "Warning (12110): Net \"key:inst_key\|key_w8\[7\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[7\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[6\] " "Warning (12110): Net \"key:inst_key\|key_w8\[6\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[6\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[5\] " "Warning (12110): Net \"key:inst_key\|key_w8\[5\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[5\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[4\] " "Warning (12110): Net \"key:inst_key\|key_w8\[4\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[4\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[3\] " "Warning (12110): Net \"key:inst_key\|key_w8\[3\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[3\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[7\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[7\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[7\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[6\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[6\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[6\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[5\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[5\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[5\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[4\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[4\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[4\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[3\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[3\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[3\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[2\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[2\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[2\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[1\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[1\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[1\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 " "Warning: Found clock multiplexer sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[0\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[0\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[1\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[1\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[2\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[2\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[3\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[3\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[4\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[4\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[5\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[5\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[6\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[6\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[7\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[7\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iic_SDA " "Warning: Bidir \"iic_SDA\" has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 114 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_intmsk_r " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_intmsk_r has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 35 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_439 " "Warning: Latch sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_439 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE " "Warning: Ports D and ENA on the latch are fed by the same signal sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|ec11b_clr_r " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|ec11b_clr_r has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_451 " "Warning: Latch sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_451 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE " "Warning: Ports D and ENA on the latch are fed by the same signal sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[0\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[1\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[2\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[3\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[4\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[5\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[6\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[7\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok " "Warning: Latch sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE " "Warning: Ports D and ENA on the latch are fed by the same signal sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CPU_INT1_o GND " "Warning (13410): Pin \"CPU_INT1_o\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "V3_AD_nOE_o GND " "Warning (13410): Pin \"V3_AD_nOE_o\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_nCS_i GND " "Warning (13410): Pin \"SD_nCS_i\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[0\] VCC " "Warning (13410): Pin \"LED_o8\[0\]\" is stuck at VCC" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[1\] VCC " "Warning (13410): Pin \"LED_o8\[1\]\" is stuck at VCC" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[2\] VCC " "Warning (13410): Pin \"LED_o8\[2\]\" is stuck at VCC" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[3\] GND " "Warning (13410): Pin \"LED_o8\[3\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[4\] GND " "Warning (13410): Pin \"LED_o8\[4\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[5\] GND " "Warning (13410): Pin \"LED_o8\[5\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[6\] GND " "Warning (13410): Pin \"LED_o8\[6\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_nCS GND " "Warning (13410): Pin \"spi_nCS\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_CLK GND " "Warning (13410): Pin \"spi_CLK\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_MOSI GND " "Warning (13410): Pin \"spi_MOSI\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "iic_SCL GND " "Warning (13410): Pin \"iic_SCL\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "iic_WP GND " "Warning (13410): Pin \"iic_WP\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 58 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 59 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 77 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 60 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:inst_key\|key_ctrl:inst_key_ctrl\|state~4 " "Info: Register \"key:inst_key\|key_ctrl:inst_key_ctrl\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~7 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~8 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~9 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~10 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~11 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~12 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~13 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt.00000000 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt.00000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_LIB_i " "Warning (15610): No output dependent on input pin \"CPU_LIB_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CD_i " "Warning (15610): No output dependent on input pin \"SD_CD_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EC11E_D_i " "Warning (15610): No output dependent on input pin \"EC11E_D_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_MISO " "Warning (15610): No output dependent on input pin \"spi_MISO\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 111 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "488 " "Info: Implemented 488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info: Implemented 17 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Info: Implemented 399 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 00:34:52 2015 " "Info: Processing ended: Sun Dec 13 00:34:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
