5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd task3.1.vcd -o task3.1.cdd -v task3.1.v
3 0 $root $root NA 0 0 1
3 0 main main task3.1.v 1 37 1
2 1 3 8000c 2 3d 12100a 0 0 1 2 1102 $u0
4 1 0 0
3 1 main.$u0 main.$u0 task3.1.v 0 5 1
2 2 4 d0010 1 0 20004 0 0 1 4 0
2 3 4 d0010 1 47 4 2 0 call_task1.a
2 4 4 10013 2 3b 13100a 0 3 1 2 1102 call_task1
4 4 0 0
3 1 main.$u1 main.$u1 task3.1.v 0 14 1
3 3 main.call_task1 main.call_task1 task3.1.v 16 24 1
2 5 20 4 2 3d 13100a 0 0 1 2 1102 $u2
1 a 18 800006 1 0 0 0 1 1 2
4 5 0 0
3 1 main.call_task1.$u2 main.call_task1.$u2 task3.1.v 0 22 1
2 6 21 e000e 1 1 4 0 0 a
2 7 21 d000d 1 1b 20008 6 0 1 2 1002
2 8 21 d000e 1 47 8 7 0 call_task2.a
2 9 21 10011 2 3b 13100a 0 8 1 2 1102 call_task2
4 9 0 0
3 3 main.call_task2 main.call_task2 task3.1.v 26 35 1
2 10 30 4 2 3d 13100a 0 0 1 2 1102 $u3
1 a 28 800006 1 0 0 0 1 1 2
4 10 0 0
3 1 main.call_task2.$u3 main.call_task2.$u3 task3.1.v 0 33 1
2 11 31 20004 1 0 20008 0 0 32 64 10 14 0 0 0 0 0 0
2 12 31 10004 2 2c 23100a 11 0 32 2 aa aa aa aa aa aa aa aa
2 13 0 0 1 4e 20002 0 0 1 2 2
4 13 0 0
4 12 13 0
