
*** Running vivado
    with args -log TestDemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestDemo.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TestDemo.tcl -notrace
Command: synth_design -top TestDemo -part xc7z100ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 333.156 ; gain = 122.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestDemo' [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:69]
	Parameter C_MEMADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:228]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:236]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:244]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:245]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:249]
INFO: [Synth 8-3491] module 'mig_7series_0' declared at 'E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/realtime/mig_7series_0_stub.v:5' bound to instance 'u_mig_7series_0' of component 'mig_7series_0' [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:308]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (1#1) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'TestDemo' (2#1) [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 368.613 ; gain = 157.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 368.613 ; gain = 157.762
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mig_7series_0' instantiated as 'u_mig_7series_0' [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.vhd:308]
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'SysCLK_200M_IN' completely overrides clock 'SysCLK_200M_P'.
New: create_clock -period 5.000 -name SysCLK_200M_IN -waveform {0.000 2.500} [get_ports SysCLK_200M_P], [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.xdc:29]
Previous: create_clock -period 4.999 [get_ports SysCLK_200M_P], [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/workspace/KXZ7C01/DDR3_Mem_900MHz/src/TestDDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 770.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for SysCLK_200M_N. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SysCLK_200M_N. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for SysCLK_200M_P. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SysCLK_200M_P. (constraint file  E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/.Xil/Vivado-36420-E6HIM2ZJ5N6O1R6/dcp/mig_7series_0_in_context.xdc, line 148).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'SM_reg' in module 'TestDemo'
INFO: [Synth 8-5544] ROM "s_axi_arvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_wvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
               st_wr_cmd |                              001 |                              001
              st_wr_data |                              010 |                              010
               st_rd_cmd |                              011 |                              011
              st_rd_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_reg' using encoding 'sequential' in module 'TestDemo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     30 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TestDemo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     30 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[0]' (FDE) to 's_axi_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[1]' (FDE) to 's_axi_wdata_reg[1]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[2]' (FDE) to 's_axi_wdata_reg[2]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[3]' (FDE) to 's_axi_wdata_reg[3]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[4]' (FDE) to 's_axi_wdata_reg[4]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[5]' (FDE) to 's_axi_wdata_reg[5]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[6]' (FDE) to 's_axi_wdata_reg[6]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[7]' (FDE) to 's_axi_wdata_reg[7]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[8]' (FDE) to 's_axi_wdata_reg[8]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[9]' (FDE) to 's_axi_wdata_reg[9]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[10]' (FDE) to 's_axi_wdata_reg[10]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[11]' (FDE) to 's_axi_wdata_reg[11]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[12]' (FDE) to 's_axi_wdata_reg[12]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[13]' (FDE) to 's_axi_wdata_reg[13]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[14]' (FDE) to 's_axi_wdata_reg[14]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[15]' (FDE) to 's_axi_wdata_reg[15]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[16]' (FDE) to 's_axi_wdata_reg[16]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[17]' (FDE) to 's_axi_wdata_reg[17]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[18]' (FDE) to 's_axi_wdata_reg[18]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[19]' (FDE) to 's_axi_wdata_reg[19]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[20]' (FDE) to 's_axi_wdata_reg[20]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[21]' (FDE) to 's_axi_wdata_reg[21]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[22]' (FDE) to 's_axi_wdata_reg[22]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[23]' (FDE) to 's_axi_wdata_reg[23]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[24]' (FDE) to 's_axi_wdata_reg[24]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[25]' (FDE) to 's_axi_wdata_reg[25]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[26]' (FDE) to 's_axi_wdata_reg[26]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[27]' (FDE) to 's_axi_wdata_reg[27]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[28]' (FDE) to 's_axi_wdata_reg[28]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[29]' (FDE) to 's_axi_wdata_reg[29]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[30]' (FDE) to 's_axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_part_reg[31]' (FDE) to 's_axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[0]' (FDE) to 's_axi_wdata_reg[32]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[1]' (FDE) to 's_axi_wdata_reg[33]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[2]' (FDE) to 's_axi_wdata_reg[34]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[3]' (FDE) to 's_axi_wdata_reg[35]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[4]' (FDE) to 's_axi_wdata_reg[36]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[5]' (FDE) to 's_axi_wdata_reg[37]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[6]' (FDE) to 's_axi_wdata_reg[38]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[7]' (FDE) to 's_axi_wdata_reg[39]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[8]' (FDE) to 's_axi_wdata_reg[40]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[9]' (FDE) to 's_axi_wdata_reg[41]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[10]' (FDE) to 's_axi_wdata_reg[42]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[11]' (FDE) to 's_axi_wdata_reg[43]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[12]' (FDE) to 's_axi_wdata_reg[44]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[13]' (FDE) to 's_axi_wdata_reg[45]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[14]' (FDE) to 's_axi_wdata_reg[46]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[15]' (FDE) to 's_axi_wdata_reg[47]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[16]' (FDE) to 's_axi_wdata_reg[48]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[17]' (FDE) to 's_axi_wdata_reg[49]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[18]' (FDE) to 's_axi_wdata_reg[50]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[19]' (FDE) to 's_axi_wdata_reg[51]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[20]' (FDE) to 's_axi_wdata_reg[52]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[21]' (FDE) to 's_axi_wdata_reg[53]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[22]' (FDE) to 's_axi_wdata_reg[54]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[23]' (FDE) to 's_axi_wdata_reg[55]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[24]' (FDE) to 's_axi_wdata_reg[56]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[25]' (FDE) to 's_axi_wdata_reg[57]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[26]' (FDE) to 's_axi_wdata_reg[58]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[27]' (FDE) to 's_axi_wdata_reg[59]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[28]' (FDE) to 's_axi_wdata_reg[60]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[29]' (FDE) to 's_axi_wdata_reg[61]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[30]' (FDE) to 's_axi_wdata_reg[62]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[31]' (FDE) to 's_axi_wdata_reg[63]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[32]' (FDE) to 's_axi_wdata_reg[64]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[33]' (FDE) to 's_axi_wdata_reg[65]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[34]' (FDE) to 's_axi_wdata_reg[66]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[35]' (FDE) to 's_axi_wdata_reg[67]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[36]' (FDE) to 's_axi_wdata_reg[68]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[37]' (FDE) to 's_axi_wdata_reg[69]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[38]' (FDE) to 's_axi_wdata_reg[70]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[39]' (FDE) to 's_axi_wdata_reg[71]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[40]' (FDE) to 's_axi_wdata_reg[72]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[41]' (FDE) to 's_axi_wdata_reg[73]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[42]' (FDE) to 's_axi_wdata_reg[74]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[43]' (FDE) to 's_axi_wdata_reg[75]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[44]' (FDE) to 's_axi_wdata_reg[76]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[45]' (FDE) to 's_axi_wdata_reg[77]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[46]' (FDE) to 's_axi_wdata_reg[78]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[47]' (FDE) to 's_axi_wdata_reg[79]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[48]' (FDE) to 's_axi_wdata_reg[80]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[49]' (FDE) to 's_axi_wdata_reg[81]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[50]' (FDE) to 's_axi_wdata_reg[82]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[51]' (FDE) to 's_axi_wdata_reg[83]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[52]' (FDE) to 's_axi_wdata_reg[84]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[53]' (FDE) to 's_axi_wdata_reg[85]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[54]' (FDE) to 's_axi_wdata_reg[86]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[55]' (FDE) to 's_axi_wdata_reg[87]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[56]' (FDE) to 's_axi_wdata_reg[88]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[57]' (FDE) to 's_axi_wdata_reg[89]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[58]' (FDE) to 's_axi_wdata_reg[90]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[59]' (FDE) to 's_axi_wdata_reg[91]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[60]' (FDE) to 's_axi_wdata_reg[92]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[61]' (FDE) to 's_axi_wdata_reg[93]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[62]' (FDE) to 's_axi_wdata_reg[94]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[63]' (FDE) to 's_axi_wdata_reg[95]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[64]' (FDE) to 's_axi_wdata_reg[96]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[65]' (FDE) to 's_axi_wdata_reg[97]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[66]' (FDE) to 's_axi_wdata_reg[98]'
INFO: [Synth 8-3886] merging instance 's_axi_wdata_reg[67]' (FDE) to 's_axi_wdata_reg[99]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (led_cnt_reg[19]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (led_cnt_reg[20]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (led_cnt_reg[21]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (led_cnt_reg[22]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (led_cnt_reg[23]) is unused and will be removed from module TestDemo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[11]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[10]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[9]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[8]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[7]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[6]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[5]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[4]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[3]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[2]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[1]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_awaddr_reg[0]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[11]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[10]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[9]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[8]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[7]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[6]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[5]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[4]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[3]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[2]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[1]) is unused and will be removed from module TestDemo.
WARNING: [Synth 8-3332] Sequential element (s_axi_araddr_reg[0]) is unused and will be removed from module TestDemo.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |mig_7series_0 |     1|
|2     |CARRY4        |    58|
|3     |LUT1          |   137|
|4     |LUT2          |    42|
|5     |LUT3          |    75|
|6     |LUT4          |     6|
|7     |LUT5          |    43|
|8     |LUT6          |   134|
|9     |FDCE          |    80|
|10    |FDRE          |   235|
|11    |FDSE          |     1|
|12    |IBUF          |     1|
|13    |OBUF          |     4|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1140|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 770.781 ; gain = 559.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 770.781 ; gain = 92.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 770.781 ; gain = 559.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 770.781 ; gain = 523.832
INFO: [Common 17-1381] The checkpoint 'E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.runs/synth_1/TestDemo.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 770.781 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 01 18:13:13 2017...
