#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-G08G5ES
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue Dec 22 11:45:31 2020
#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-G08G5ES
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue Dec 22 11:45:27 2020
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[5] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[5] 0

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_ioclkdiv_rstn

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_ddrc_rst

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset1

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset2

# pvf -action synthesize

.fromstates u_test_main_ctrl/state[3] u_test_main_ctrl/state[2] u_test_main_ctrl/state[1] u_test_main_ctrl/state[0]
.tostates u_test_main_ctrl/state_4 u_test_main_ctrl/state_3 u_test_main_ctrl/state_2 u_test_main_ctrl/state_1 u_test_main_ctrl/state_0
.begin
0000 00001
0001 00010
0010 00100
0011 01000
0100 10000
.end


.fromstates u_test_rd_ctrl/state[2] u_test_rd_ctrl/state[1] u_test_rd_ctrl/state[0]
.tostates u_test_rd_ctrl/state_2 u_test_rd_ctrl/state_1 u_test_rd_ctrl/state_0
.begin
000 001
001 010
010 100
.end


.fromstates u_test_wr_ctrl/state[3] u_test_wr_ctrl/state[2] u_test_wr_ctrl/state[1] u_test_wr_ctrl/state[0]
.tostates u_test_wr_ctrl/state_2 u_test_wr_ctrl/state_1 u_test_wr_ctrl/state_0
.begin
0000 001
0001 010
0010 100
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
.begin
00 01
10 10
.end


pvf_reg_constant u_test_main_ctrl/I_prbs31_128bit/insert_er_d[0] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[0] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[1] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[2] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[3] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[4] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[5] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[6] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[7] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[28] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[29] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[30] 0

pvf_reg_constant u_test_rd_ctrl/axi_araddr[31] 0

pvf_reg_constant u_test_rd_ctrl/axi_arid[4] 0

pvf_reg_constant u_test_rd_ctrl/axi_arid[5] 0

pvf_reg_constant u_test_rd_ctrl/axi_arid[6] 0

pvf_reg_constant u_test_rd_ctrl/axi_arid[7] 0

pvf_reg_constant u_test_rd_ctrl/axi_arlen[4] 0

pvf_reg_constant u_test_rd_ctrl/axi_arlen[5] 0

pvf_reg_constant u_test_rd_ctrl/axi_arlen[6] 0

pvf_reg_constant u_test_rd_ctrl/axi_arlen[7] 0

pvf_reg_constant u_test_main_ctrl/I_prbs31_128bit/insert_er_d[1] 0

pvf_reg_constant u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2] 0

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[0] -deleted u_test_wr_ctrl/axi_wdata[32]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[0] -deleted u_test_wr_ctrl/axi_wdata[64]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[0] -deleted u_test_wr_ctrl/axi_wdata[96]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[1] -deleted u_test_wr_ctrl/axi_wdata[65]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_awlen[4] -deleted u_test_wr_ctrl/axi_awlen[5]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_awlen[4] -deleted u_test_wr_ctrl/axi_awlen[6]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_awlen[4] -deleted u_test_wr_ctrl/axi_awlen[7]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[9]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[10]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[11]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[12]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[13]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[14]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[15]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[24]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[25]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[26]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[27]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[28]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[29]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[30]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[31]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[40]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[41]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[42]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[43]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[44]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[45]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[46]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[47]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[56]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[57]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[58]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[59]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[60]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[61]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[62]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[63]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[72]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[73]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[74]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[75]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[76]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[77]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[78]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[79]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[88]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[89]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[90]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[91]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[92]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[93]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[94]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[95]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[104]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[105]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[106]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[107]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[108]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[109]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[110]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[111]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[120]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[121]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[122]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[123]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[124]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[125]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[126]

pvf_reg_merging  -survived u_test_wr_ctrl/axi_wdata[8] -deleted u_test_wr_ctrl/axi_wdata[127]

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1]

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[0] 0

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[1] 0

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[2] 0

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[3] 0

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[4] 0

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[5] 0

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[6] 0

pvf_reg_constant u_test_wr_ctrl/axi_awaddr[7] 0

pvf_reg_constant u_test_wr_ctrl/init_addr[0] 0

pvf_reg_constant u_test_wr_ctrl/init_addr[1] 0

pvf_reg_constant u_test_wr_ctrl/init_addr[2] 0

pvf_reg_constant u_test_rd_ctrl/normal_rd_addr[0] 0

pvf_reg_constant u_test_rd_ctrl/normal_rd_addr[1] 0

pvf_reg_constant u_test_rd_ctrl/normal_rd_addr[2] 0

pvf_reg_constant u_test_wr_ctrl/axi_awlen[4] 0

pvf_reg_constant u_test_wr_ctrl/axi_wdata[8] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] 0
