$date
	Sat Oct 22 22:25:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244815
b11000 !
1"
#244818
b11000 &
b11000 %
1$
#244819
0"
#244822
b1100 &
b1100 %
#244826
b110 &
b110 %
#244830
b11 &
b11 %
#244834
b1010 &
b1010 %
#244838
b101 &
b101 %
#244842
b10000 &
b10000 %
#244846
b1000 &
b1000 %
#244850
b100 &
b100 %
#244854
b10 &
b10 %
#244858
b1 &
b1 %
1#
#244862
b0 &
0#
b0 %
0$
#1206467
b11101 !
1"
#1206470
b11101 &
b11101 %
1$
#1206471
0"
#1206474
b1011000 &
b1011000 %
#1206478
b101100 &
b101100 %
#1206482
b10110 &
b10110 %
#1206486
b1011 &
b1011 %
#1206490
b100010 &
b100010 %
#1206494
b10001 &
b10001 %
#1206498
b110100 &
b110100 %
#1206502
b11010 &
b11010 %
#1206506
b1101 &
b1101 %
#1206510
b101000 &
b101000 %
#1206514
b10100 &
b10100 %
#1206518
b1010 &
b1010 %
#1206522
b101 &
b101 %
#1206526
b10000 &
b10000 %
#1206530
b1000 &
b1000 %
#1206534
b100 &
b100 %
#1206538
b10 &
b10 %
#1206542
b1 &
1#
b1 %
#1206546
b0 &
b0 %
0#
0$
#2273646
b10101 &
b10101 %
1$
b10101 !
1"
#2273647
0"
#2273650
b1000000 &
b1000000 %
#2273654
b100000 &
b100000 %
#2273658
b10000 &
b10000 %
#2273662
b1000 &
b1000 %
#2273666
b100 &
b100 %
#2273670
b10 &
b10 %
#2273674
b1 &
b1 %
1#
#2273678
b0 &
0#
b0 %
0$
#4500012
