/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 336 672)
	(text "DATA_IN_VAR_TEENSY" (rect 5 0 126 12)(font "Arial" ))
	(text "inst" (rect 8 640 20 652)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_01[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_01[7..0]" (rect 21 27 172 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_02[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_02[7..0]" (rect 21 43 173 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_03[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_03[7..0]" (rect 21 59 173 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_04[7..0]" (rect 0 0 153 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_04[7..0]" (rect 21 75 174 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_05[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_05[7..0]" (rect 21 91 173 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_06[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_06[7..0]" (rect 21 107 173 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_07[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_07[7..0]" (rect 21 123 173 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_08[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_08[7..0]" (rect 21 139 173 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_09[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_09[7..0]" (rect 21 155 173 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "FPGA_TO_TEENSY_8BIT_10[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_8BIT_10[7..0]" (rect 21 171 172 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_01[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_01[15..0]" (rect 21 187 179 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_02[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_02[15..0]" (rect 21 203 180 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 0 224)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_03[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_03[15..0]" (rect 21 219 180 231)(font "Arial" ))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 0 240)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_04[15..0]" (rect 0 0 160 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_04[15..0]" (rect 21 235 181 247)(font "Arial" ))
		(line (pt 0 240)(pt 16 240)(line_width 3))
	)
	(port
		(pt 0 256)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_05[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_05[15..0]" (rect 21 251 180 263)(font "Arial" ))
		(line (pt 0 256)(pt 16 256)(line_width 3))
	)
	(port
		(pt 0 272)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_06[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_06[15..0]" (rect 21 267 180 279)(font "Arial" ))
		(line (pt 0 272)(pt 16 272)(line_width 3))
	)
	(port
		(pt 0 288)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_07[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_07[15..0]" (rect 21 283 180 295)(font "Arial" ))
		(line (pt 0 288)(pt 16 288)(line_width 3))
	)
	(port
		(pt 0 304)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_08[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_08[15..0]" (rect 21 299 180 311)(font "Arial" ))
		(line (pt 0 304)(pt 16 304)(line_width 3))
	)
	(port
		(pt 0 320)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_09[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_09[15..0]" (rect 21 315 180 327)(font "Arial" ))
		(line (pt 0 320)(pt 16 320)(line_width 3))
	)
	(port
		(pt 0 336)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_10[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_10[15..0]" (rect 21 331 179 343)(font "Arial" ))
		(line (pt 0 336)(pt 16 336)(line_width 3))
	)
	(port
		(pt 0 352)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_11[15..0]" (rect 0 0 156 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_11[15..0]" (rect 21 347 177 359)(font "Arial" ))
		(line (pt 0 352)(pt 16 352)(line_width 3))
	)
	(port
		(pt 0 368)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_12[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_12[15..0]" (rect 21 363 179 375)(font "Arial" ))
		(line (pt 0 368)(pt 16 368)(line_width 3))
	)
	(port
		(pt 0 384)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_13[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_13[15..0]" (rect 21 379 179 391)(font "Arial" ))
		(line (pt 0 384)(pt 16 384)(line_width 3))
	)
	(port
		(pt 0 400)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_14[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_14[15..0]" (rect 21 395 180 407)(font "Arial" ))
		(line (pt 0 400)(pt 16 400)(line_width 3))
	)
	(port
		(pt 0 416)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_15[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_15[15..0]" (rect 21 411 179 423)(font "Arial" ))
		(line (pt 0 416)(pt 16 416)(line_width 3))
	)
	(port
		(pt 0 432)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_16[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_16[15..0]" (rect 21 427 179 439)(font "Arial" ))
		(line (pt 0 432)(pt 16 432)(line_width 3))
	)
	(port
		(pt 0 448)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_17[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_17[15..0]" (rect 21 443 179 455)(font "Arial" ))
		(line (pt 0 448)(pt 16 448)(line_width 3))
	)
	(port
		(pt 0 464)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_18[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_18[15..0]" (rect 21 459 179 471)(font "Arial" ))
		(line (pt 0 464)(pt 16 464)(line_width 3))
	)
	(port
		(pt 0 480)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_19[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_19[15..0]" (rect 21 475 179 487)(font "Arial" ))
		(line (pt 0 480)(pt 16 480)(line_width 3))
	)
	(port
		(pt 0 496)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_20[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_20[15..0]" (rect 21 491 180 503)(font "Arial" ))
		(line (pt 0 496)(pt 16 496)(line_width 3))
	)
	(port
		(pt 0 512)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_21[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_21[15..0]" (rect 21 507 179 519)(font "Arial" ))
		(line (pt 0 512)(pt 16 512)(line_width 3))
	)
	(port
		(pt 0 528)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_22[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_22[15..0]" (rect 21 523 180 535)(font "Arial" ))
		(line (pt 0 528)(pt 16 528)(line_width 3))
	)
	(port
		(pt 0 544)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_23[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_23[15..0]" (rect 21 539 180 551)(font "Arial" ))
		(line (pt 0 544)(pt 16 544)(line_width 3))
	)
	(port
		(pt 0 560)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_24[15..0]" (rect 0 0 160 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_24[15..0]" (rect 21 555 181 567)(font "Arial" ))
		(line (pt 0 560)(pt 16 560)(line_width 3))
	)
	(port
		(pt 0 576)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_25[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_25[15..0]" (rect 21 571 180 583)(font "Arial" ))
		(line (pt 0 576)(pt 16 576)(line_width 3))
	)
	(port
		(pt 0 592)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_26[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_26[15..0]" (rect 21 587 180 599)(font "Arial" ))
		(line (pt 0 592)(pt 16 592)(line_width 3))
	)
	(port
		(pt 0 608)
		(input)
		(text "FPGA_TO_TEENSY_16BIT_27[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "FPGA_TO_TEENSY_16BIT_27[15..0]" (rect 21 603 180 615)(font "Arial" ))
		(line (pt 0 608)(pt 16 608)(line_width 3))
	)
	(port
		(pt 320 32)
		(output)
		(text "DATA[511..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "DATA[511..0]" (rect 243 27 299 39)(font "Arial" ))
		(line (pt 320 32)(pt 304 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 304 640)(line_width 1))
	)
)
