<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

</twCmdLine><twDesign>v6pcieDMA.ncd</twDesign><twDesignPath>v6pcieDMA.ncd</twDesignPath><twPCF>v6pcieDMA.pcf</twPCF><twPcfPath>v6pcieDMA.pcf</twPcfPath><twDevInfo arch="artix7" pkg="fbg676"><twDevName>xc7a200t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_SYSCLK = PERIOD &quot;SYSCLK&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtpper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" locationPin="GTPE2_COMMON_X0Y1.GTREFCLK0" clockNet="sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50 % PRIORITY 1;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>3617</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2393</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1 (SLICE_X51Y195.A3), 8 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.150</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>4.621</twTotPathDel><twClkSkew dest = "0.680" src = "0.718">0.038</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y196.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y195.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>3.723</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.231</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>4.540</twTotPathDel><twClkSkew dest = "0.680" src = "0.718">0.038</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y196.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y195.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>3.737</twRouteDel><twTotDel>4.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.014</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>3.767</twTotPathDel><twClkSkew dest = "0.127" src = "0.155">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y198.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y196.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y196.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/fsm_tx_FSM_FFd1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y195.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>2.964</twRouteDel><twTotDel>3.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1 (SLICE_X51Y195.C5), 8 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.245</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>4.526</twTotPathDel><twClkSkew dest = "0.680" src = "0.718">0.038</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y196.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.642</twRouteDel><twTotDel>4.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.326</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>4.445</twTotPathDel><twClkSkew dest = "0.680" src = "0.718">0.038</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y196.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>3.656</twRouteDel><twTotDel>4.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.109</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>3.672</twTotPathDel><twClkSkew dest = "0.127" src = "0.155">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y198.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y196.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y196.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/fsm_tx_FSM_FFd1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>3.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1 (SLICE_X57Y197.C1), 8 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.379</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>4.391</twTotPathDel><twClkSkew dest = "0.679" src = "0.718">0.039</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y196.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txcompliance_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>3.496</twRouteDel><twTotDel>4.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.460</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>4.310</twTotPathDel><twClkSkew dest = "0.679" src = "0.718">0.039</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y196.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.800</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.227</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twDest><twTotPathDel>3.537</twTotPathDel><twClkSkew dest = "0.679" src = "0.724">0.045</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y198.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y196.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y196.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/fsm_tx_FSM_FFd1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_ACTIVE_LANE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/FC_counter&lt;5&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/out5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/txsyncallin</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/Mmux_SYNC_TXPHALIGNDONE_GND_250_o_MUX_577_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1</twBEL></twPathDel><twLogDel>0.800</twLogDel><twRouteDel>2.737</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2DATA13), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13</twSrc><twDest BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.924" src = "0.527">-0.397</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13</twSrc><twDest BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y194.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx2_data_gt&lt;15&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX2DATA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.738</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx2_data_gt&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.499</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.335</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>-83.1</twPctLog><twPctRoute>183.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX0DATA3), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3</twSrc><twDest BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew dest = "0.924" src = "0.533">-0.391</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3</twSrc><twDest BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X47Y198.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_data_gt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX0DATA3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.735</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_data_gt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT0</twDelType><twDelInfo twEdge="twFalling">-0.478</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.337</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>-84.7</twPctLog><twPctRoute>184.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX1DATA13), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13</twSrc><twDest BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew dest = "0.924" src = "0.527">-0.397</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13</twSrc><twDest BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y194.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx2_data_gt&lt;15&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX1DATA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.723</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx1_data_gt&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT1</twDelType><twDelInfo twEdge="twFalling">-0.520</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>-78.5</twPctLog><twPctRoute>178.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y4.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y7.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y5.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK_250 = PERIOD &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50 % PRIORITY 2;" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK = PERIOD &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;</twConstName><twItemCnt>933</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>658</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.406</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.406</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.422</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.498</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXREN</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.524</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>2.524</twRouteDel><twTotDel>3.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA57</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;57&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.261</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-133.2</twPctLog><twPctRoute>233.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.203</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA59</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;59&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.254</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-125.1</twPctLog><twPctRoute>225.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA66</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.455</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;66&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.249</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-120.9</twPctLog><twPctRoute>220.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" locationPin="RAMB36_X1Y47.CLKARDCLKL" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" locationPin="RAMB36_X1Y47.CLKARDCLKU" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK2 = PERIOD &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;</twConstName><twItemCnt>70168</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>28474</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.409</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X7Y37.ADDRBWRADDRL7), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.591</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>6.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X67Y152.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y37.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">5.399</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y37.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>5.399</twRouteDel><twTotDel>6.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X7Y37.ADDRBWRADDRU7), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.591</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>6.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X67Y152.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y37.ADDRBWRADDRU7</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">5.399</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y37.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>5.399</twRouteDel><twTotDel>6.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg_18 (SLICE_X89Y198.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.645</twSlack><twSrc BELType="FF">trn_lnk_up_n_int_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg_18</twDest><twTotPathDel>6.320</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trn_lnk_up_n_int_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y197.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>trn_lnk_up_n</twComp><twBEL>trn_lnk_up_n_int_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y181.B1</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>trn_lnk_up_n</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y198.SR</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">3.389</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y198.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg&lt;21&gt;</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg_18</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>5.505</twRouteDel><twTotDel>6.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.296</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg_18</twDest><twTotPathDel>4.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y177.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp><twBEL>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y181.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y198.SR</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">3.389</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y198.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg&lt;21&gt;</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_reg_18</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>3.854</twRouteDel><twTotDel>4.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X3Y33.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_5</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_5</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y166.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;7&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y33.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y33.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>-489.2</twPctLog><twPctRoute>589.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X3Y33.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_6</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_6</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y166.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;7&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y33.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y33.CLKBWRCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>-447.9</twPctLog><twPctRoute>547.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X3Y33.DIBDI2), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_38</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_38</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;38&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_38</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y33.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y33.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>-383.1</twPctLog><twPctRoute>483.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="75"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="76" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="trn_clk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKB" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y30.CLKBWRCLKL" clockNet="trn_clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X1Y30.CLKBWRCLKU" clockNet="trn_clk"/></twPinLimitRpt></twConst><twConst anchorID="79" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_PIPE_RATE = FROM &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>726</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>476</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.961</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X60Y196.D2), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>11.039</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twTotPathDel>4.723</twTotPathDel><twClkSkew dest = "0.677" src = "0.724">0.047</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y197.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_249_o_Mux_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y196.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_249_o_Mux_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>4.208</twRouteDel><twTotDel>4.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>11.690</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twTotPathDel>4.093</twTotPathDel><twClkSkew dest = "0.127" src = "0.153">0.026</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y190.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxresetdone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_249_o_Mux_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y196.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_249_o_Mux_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.524</twRouteDel><twTotDel>4.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (SLICE_X86Y196.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>11.687</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twTotPathDel>3.995</twTotPathDel><twClkSkew dest = "1.142" src = "1.269">0.127</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y197.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y196.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y196.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.059</twRouteDel><twTotDel>3.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>12.667</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twTotPathDel>3.017</twTotPathDel><twClkSkew dest = "1.142" src = "1.267">0.125</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X61Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y195.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y196.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y196.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twBEL></twPathDel><twLogDel>0.925</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>12.753</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twTotPathDel>2.936</twTotPathDel><twClkSkew dest = "1.142" src = "1.262">0.120</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X64Y195.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.828</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y196.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y196.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>2.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (SLICE_X86Y196.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>11.687</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twTotPathDel>3.995</twTotPathDel><twClkSkew dest = "1.142" src = "1.269">0.127</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y197.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y196.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y196.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.059</twRouteDel><twTotDel>3.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>12.667</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twTotPathDel>3.017</twTotPathDel><twClkSkew dest = "1.142" src = "1.267">0.125</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X61Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y195.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y196.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y196.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twBEL></twPathDel><twLogDel>0.925</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>12.753</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twTotPathDel>2.936</twTotPathDel><twClkSkew dest = "1.142" src = "1.262">0.120</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X64Y195.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y197.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.828</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y196.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y196.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>2.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X59Y196.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="96"><twSlack>0.027</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twClkSkew dest = "1.475" src = "1.154">0.321</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y192.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y196.A6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_251_o_MUX_614_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X54Y193.A4), 1 path
</twPathRptBanner><twRacePath anchorID="97"><twSlack>0.046</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twClkSkew dest = "1.477" src = "1.154">0.323</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y195.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y193.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_251_o_MUX_612_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.118</twLogDel><twRouteDel>0.322</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X59Y196.A2), 1 path
</twPathRptBanner><twRacePath anchorID="98"><twSlack>0.059</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twClkSkew dest = "1.475" src = "1.154">0.321</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y195.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_251_o_MUX_614_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.118</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="99" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_userclk_200MHz_p = PERIOD &quot;userclk_200MHz_p&quot; 200 MHz HIGH 50 %;" ScopeName="">TS_userclk_200MHz_p = PERIOD TIMEGRP &quot;userclk_200MHz_p&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.225</twMinPer></twConstHead><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_userclk_200MHz_p = PERIOD TIMEGRP &quot;userclk_200MHz_p&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" logResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="clk_200MHz"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tdlycper_REFCLK" slack="1.775" period="5.000" constraintValue="5.000" deviceLimit="3.225" freqLimit="310.078" physResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" logResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="clk_200MHz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tidelayper_C" slack="2.640" period="5.000" constraintValue="5.000" deviceLimit="2.360" freqLimit="423.729" physResource="ad9467_1/g_adc_if[4].i_data_idelay/C" logResource="ad9467_1/g_adc_if[4].i_data_idelay/C" locationPin="IDELAY_X0Y244.C" clockNet="clk_200MHz"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_userclk_200MHz_n = PERIOD &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50 %;" ScopeName="">TS_userclk_200MHz_n = PERIOD TIMEGRP &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>45</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>33</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.225</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/i_delayctrl_rst_reg (SLICE_X67Y188.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.119</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_7</twSrc><twDest BELType="FF">ad9467_1/i_delayctrl_rst_reg</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_7</twSrc><twDest BELType='FF'>ad9467_1/i_delayctrl_rst_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y186.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ad9467_1/delay_preset_s</twComp><twBEL>ad9467_1/delay_preset_s1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>ad9467_1/delay_preset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>ad9467_1/delay_rst_s</twComp><twBEL>ad9467_1/i_delayctrl_rst_reg</twBEL></twPathDel><twLogDel>0.776</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_5 (SLICE_X67Y186.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.278</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_5</twDest><twTotPathDel>1.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y185.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;1&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_5</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>0.540</twRouteDel><twTotDel>1.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>68.0</twPctLog><twPctRoute>32.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.401</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_5</twDest><twTotPathDel>1.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y185.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;2&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_5</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>1.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>65.3</twPctLog><twPctRoute>34.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.440</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_5</twDest><twTotPathDel>1.525</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y185.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_lut&lt;0&gt;_INV_0</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_5</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>0.395</twRouteDel><twTotDel>1.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>74.1</twPctLog><twPctRoute>25.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_7 (SLICE_X67Y186.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.284</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_7</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y185.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;1&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>0.540</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.407</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_7</twDest><twTotPathDel>1.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y185.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;2&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twLogDel>1.016</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>1.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.446</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_7</twDest><twTotPathDel>1.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y185.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_lut&lt;0&gt;_INV_0</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>0.395</twRouteDel><twTotDel>1.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_userclk_200MHz_n = PERIOD TIMEGRP &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_3 (SLICE_X67Y185.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_3</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_3</twDest><twTotPathDel>0.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_3</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y185.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;3&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_3</twBEL></twPathDel><twLogDel>0.144</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_0 (SLICE_X67Y185.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_0</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y185.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.010</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_lut&lt;0&gt;_INV_0</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twLogDel>0.151</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_4 (SLICE_X67Y186.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_4</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_4</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_4</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y186.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.010</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;4&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_4</twBEL></twPathDel><twLogDel>0.151</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: TS_userclk_200MHz_n = PERIOD TIMEGRP &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="126" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" logResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="clk_200MHz"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tdlycper_REFCLK" slack="1.775" period="5.000" constraintValue="5.000" deviceLimit="3.225" freqLimit="310.078" physResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" logResource="ad9467_1/i_delay_ctrl_MapLib_replicate3/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="clk_200MHz"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tidelayper_C" slack="2.640" period="5.000" constraintValue="5.000" deviceLimit="2.360" freqLimit="423.729" physResource="ad9467_1/g_adc_if[4].i_data_idelay/C" logResource="ad9467_1/g_adc_if[4].i_data_idelay/C" locationPin="IDELAY_X0Y244.C" clockNet="clk_200MHz"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_adc_clk_in_p = PERIOD &quot;adc_clk_in_p&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_adc_clk_in_p = PERIOD TIMEGRP &quot;adc_clk_in_p&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.170</twMinPer></twConstHead><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP &quot;adc_clk_in_p&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y30.CLKARDCLKL" clockNet="fifowr_clk"/><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y30.CLKARDCLKU" clockNet="fifowr_clk"/><twPinLimit anchorID="133" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y35.CLKARDCLKL" clockNet="fifowr_clk"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_adc_clk_in_n = PERIOD &quot;adc_clk_in_n&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>29629</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3418</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.828</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y35.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.172</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.804</twTotPathDel><twClkSkew dest = "1.269" src = "1.258">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X71Y152.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;9&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X8Y35.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">6.832</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X8Y35.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>6.832</twRouteDel><twTotDel>7.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y35.ADDRARDADDRU10), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.172</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.804</twTotPathDel><twClkSkew dest = "1.269" src = "1.258">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X71Y152.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;9&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X8Y35.ADDRARDADDRU10</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">6.832</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X8Y35.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>6.832</twRouteDel><twTotDel>7.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X7Y37.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.259</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.723</twTotPathDel><twClkSkew dest = "1.275" src = "1.258">-0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X71Y152.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;9&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y37.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">6.751</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y37.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>6.751</twRouteDel><twTotDel>7.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y33.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">ad9467_1/real_data_out_33</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.814" src = "0.508">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/real_data_out_33</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X78Y164.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>user_wr_dinA&lt;35&gt;</twComp><twBEL>ad9467_1/real_data_out_33</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y33.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.471</twDelInfo><twComp>user_wr_dinA&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y33.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.155</twLogDel><twRouteDel>0.471</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>-49.1</twPctLog><twPctRoute>149.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (SLICE_X72Y151.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twSrc><twDest BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twDest><twTotPathDel>0.281</twTotPathDel><twClkSkew dest = "0.844" src = "0.579">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twSrc><twDest BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;3&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y151.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y151.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.063</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twBEL></twPathDel><twLogDel>0.101</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (SLICE_X72Y150.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twSrc><twDest BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twDest><twTotPathDel>0.286</twTotPathDel><twClkSkew dest = "0.844" src = "0.579">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twSrc><twDest BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y149.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;7&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y150.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y150.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;7&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twBEL></twPathDel><twLogDel>0.105</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="147"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="148" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y30.CLKARDCLKL" clockNet="fifowr_clk"/><twPinLimit anchorID="149" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y30.CLKARDCLKU" clockNet="fifowr_clk"/><twPinLimit anchorID="150" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y35.CLKARDCLKL" clockNet="fifowr_clk"/></twPinLimitRpt></twConst><twConst anchorID="151" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="152" slack="0.042" skew="0.560" arrv1name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv1="1.603" arrv2name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv2="1.276" uncert="0.191"/></twConst><twConstRollupTable uID="1" anchorID="153"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="10.000" errors="0" errorRollup="0" items="0" itemsRollup="75444"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.714" actualRollup="N/A" errors="0" errorRollup="0" items="3617" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="2.481" errors="0" errorRollup="0" items="933" itemsRollup="726"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="16.000" prefType="maxdelay" actual="4.961" actualRollup="N/A" errors="0" errorRollup="0" items="726" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.409" actualRollup="N/A" errors="0" errorRollup="0" items="70168" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="154">0</twUnmetConstCnt><twDataSheet anchorID="155" twNameLen="15"><twClk2SUList anchorID="156" twDestWidth="12"><twDest>adc_clk_in_n</twDest><twClk2SU><twSrc>adc_clk_in_n</twSrc><twRiseRise>7.828</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_clk_in_p</twSrc><twRiseRise>7.828</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="157" twDestWidth="12"><twDest>adc_clk_in_p</twDest><twClk2SU><twSrc>adc_clk_in_n</twSrc><twRiseRise>7.828</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_clk_in_p</twSrc><twRiseRise>7.828</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="158"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>105118</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>37866</twConnCnt></twConstCov><twStats anchorID="159"><twMinPer>7.828</twMinPer><twFootnote number="1" /><twMaxFreq>127.747</twMaxFreq><twMaxFromToDel>4.961</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Oct 22 20:29:12 2014 </twTimestamp></twFoot><twClientInfo anchorID="160"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1085 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
