/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_arcss_ess_flag_intr2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 1:32a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:30:28 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_vice2_arcss_ess_flag_intr2_0.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 1:32a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_H__
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_H__

/***************************************************************************
 *VICE2_ARCSS_ESS_FLAG_INTR2_0 - VICE2 ARCSS_ESS Flag Controller 0
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS 0x00710400 /* Soft interrupt Status Register */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET    0x00710404 /* Soft interrupt Set Register */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR  0x00710408 /* Soft interrupt Clear Register */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS 0x0071040c /* Soft interrupt Mask Status Register */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET 0x00710410 /* Soft interrupt Mask Set Register */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR 0x00710414 /* Soft interrupt Mask Clear Register */

/***************************************************************************
 *STATUS - Soft interrupt Status Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_reserved0_MASK    0xffffff00
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_reserved0_SHIFT   8

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_07_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_06_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_05_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_05_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_05_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_05_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_04_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_04_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_04_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_04_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_03_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_03_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_03_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_03_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_02_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_02_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_02_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_02_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_01_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_01_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_01_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_01_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: STATUS :: ARC_SOFT_00_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_00_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_00_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS_ARC_SOFT_00_INTR_DEFAULT 0

/***************************************************************************
 *SET - Soft interrupt Set Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_reserved0_MASK       0xffffff00
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_reserved0_SHIFT      8

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_07_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_06_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_05_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_05_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_05_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_05_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_04_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_04_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_04_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_04_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_03_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_03_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_03_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_03_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_02_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_02_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_02_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_02_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_01_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_01_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_01_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_01_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: SET :: ARC_SOFT_00_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_00_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_00_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_SET_ARC_SOFT_00_INTR_DEFAULT 0

/***************************************************************************
 *CLEAR - Soft interrupt Clear Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_reserved0_MASK     0xffffff00
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_reserved0_SHIFT    8

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_07_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_06_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_05_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_05_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_05_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_05_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_04_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_04_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_04_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_04_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_03_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_03_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_03_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_03_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_02_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_02_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_02_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_02_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_01_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_01_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_01_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_01_INTR_DEFAULT 0

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: CLEAR :: ARC_SOFT_00_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_00_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_00_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR_ARC_SOFT_00_INTR_DEFAULT 0

/***************************************************************************
 *MASK_STATUS - Soft interrupt Mask Status Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_reserved0_SHIFT 8

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_07_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_06_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_05_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_05_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_05_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_05_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_04_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_04_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_04_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_04_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_03_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_03_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_03_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_03_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_02_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_02_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_02_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_02_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_01_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_01_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_01_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_01_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_STATUS :: ARC_SOFT_00_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_00_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_00_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS_ARC_SOFT_00_INTR_DEFAULT 1

/***************************************************************************
 *MASK_SET - Soft interrupt Mask Set Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_reserved0_MASK  0xffffff00
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_reserved0_SHIFT 8

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_07_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_06_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_05_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_05_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_05_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_05_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_04_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_04_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_04_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_04_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_03_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_03_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_03_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_03_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_02_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_02_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_02_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_02_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_01_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_01_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_01_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_01_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_SET :: ARC_SOFT_00_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_00_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_00_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET_ARC_SOFT_00_INTR_DEFAULT 1

/***************************************************************************
 *MASK_CLEAR - Soft interrupt Mask Clear Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_reserved0_MASK 0xffffff00
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_reserved0_SHIFT 8

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_07_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_06_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_05_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_05_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_05_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_05_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_04_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_04_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_04_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_04_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_03_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_03_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_03_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_03_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_02_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_02_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_02_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_02_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_01_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_01_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_01_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_01_INTR_DEFAULT 1

/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: MASK_CLEAR :: ARC_SOFT_00_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_00_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_00_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR_ARC_SOFT_00_INTR_DEFAULT 1

/***************************************************************************
 *RESERVED%i - RESERVED
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVEDi_ARRAY_BASE     0x00710418
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVEDi_ARRAY_START    0
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVEDi_ARRAY_END      5
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVEDi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *RESERVED%i - RESERVED
 ***************************************************************************/
/* VICE2_ARCSS_ESS_FLAG_INTR2_0 :: RESERVEDi :: RESERVED [31:00] */
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVEDi_RESERVED_MASK  0xffffffff
#define BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVEDi_RESERVED_SHIFT 0


#endif /* #ifndef BCHP_VICE2_ARCSS_ESS_FLAG_INTR2_0_H__ */

/* End of File */
