Classic Timing Analyzer report for lab
Thu Mar 17 18:04:52 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.519 ns    ; sel[2]                         ; lab42:dd|decoder_3x8:xx|out[0] ; --         ; sel[2]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.586 ns    ; lab42:dd|decoder_3x8:xx|out[3] ; out                            ; sel[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.689 ns   ; in[19]                         ; out                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.300 ns   ; sel[0]                         ; lab42:dd|decoder_3x8:xx|out[1] ; --         ; sel[0]   ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------------------+--------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; sel[2]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sel[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sel[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+--------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                             ; To Clock ;
+-------+--------------+------------+--------+--------------------------------+----------+
; N/A   ; None         ; 2.519 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[2]   ;
; N/A   ; None         ; 2.467 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[2]   ;
; N/A   ; None         ; 2.423 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[2]   ;
; N/A   ; None         ; 2.418 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[2]   ;
; N/A   ; None         ; 2.386 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[2]   ;
; N/A   ; None         ; 2.355 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[1]   ;
; N/A   ; None         ; 2.332 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[2]   ;
; N/A   ; None         ; 2.321 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[2]   ;
; N/A   ; None         ; 2.303 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[1]   ;
; N/A   ; None         ; 2.295 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[0]   ;
; N/A   ; None         ; 2.286 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[2]   ;
; N/A   ; None         ; 2.282 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[2]   ;
; N/A   ; None         ; 2.282 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[2]   ;
; N/A   ; None         ; 2.259 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[1]   ;
; N/A   ; None         ; 2.254 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[1]   ;
; N/A   ; None         ; 2.250 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[2]   ;
; N/A   ; None         ; 2.243 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[0]   ;
; N/A   ; None         ; 2.240 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[2]   ;
; N/A   ; None         ; 2.222 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[1]   ;
; N/A   ; None         ; 2.206 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[2]   ;
; N/A   ; None         ; 2.199 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[0]   ;
; N/A   ; None         ; 2.194 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[0]   ;
; N/A   ; None         ; 2.168 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[1]   ;
; N/A   ; None         ; 2.162 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[0]   ;
; N/A   ; None         ; 2.157 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[1]   ;
; N/A   ; None         ; 2.148 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[2]   ;
; N/A   ; None         ; 2.131 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[2]   ;
; N/A   ; None         ; 2.122 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[1]   ;
; N/A   ; None         ; 2.118 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[1]   ;
; N/A   ; None         ; 2.118 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[1]   ;
; N/A   ; None         ; 2.108 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[0]   ;
; N/A   ; None         ; 2.097 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[0]   ;
; N/A   ; None         ; 2.086 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[1]   ;
; N/A   ; None         ; 2.083 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[2]   ;
; N/A   ; None         ; 2.076 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[1]   ;
; N/A   ; None         ; 2.072 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[2]   ;
; N/A   ; None         ; 2.062 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[0]   ;
; N/A   ; None         ; 2.058 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[0]   ;
; N/A   ; None         ; 2.058 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[0]   ;
; N/A   ; None         ; 2.042 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[1]   ;
; N/A   ; None         ; 2.032 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[2]   ;
; N/A   ; None         ; 2.026 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[0]   ;
; N/A   ; None         ; 2.016 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[0]   ;
; N/A   ; None         ; 1.984 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[1]   ;
; N/A   ; None         ; 1.982 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[0]   ;
; N/A   ; None         ; 1.967 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[1]   ;
; N/A   ; None         ; 1.924 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[0]   ;
; N/A   ; None         ; 1.919 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[1]   ;
; N/A   ; None         ; 1.908 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[1]   ;
; N/A   ; None         ; 1.907 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[0]   ;
; N/A   ; None         ; 1.868 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[1]   ;
; N/A   ; None         ; 1.859 ns   ; sel[1] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[0]   ;
; N/A   ; None         ; 1.848 ns   ; sel[2] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[0]   ;
; N/A   ; None         ; 1.808 ns   ; sel[0] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[0]   ;
+-------+--------------+------------+--------+--------------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+--------------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To  ; From Clock ;
+-------+--------------+------------+--------------------------------+-----+------------+
; N/A   ; None         ; 9.586 ns   ; lab42:dd|decoder_3x8:xx|out[3] ; out ; sel[0]     ;
; N/A   ; None         ; 9.526 ns   ; lab42:dd|decoder_3x8:xx|out[3] ; out ; sel[1]     ;
; N/A   ; None         ; 9.494 ns   ; lab42:dd|decoder_3x8:xx|out[0] ; out ; sel[0]     ;
; N/A   ; None         ; 9.434 ns   ; lab42:dd|decoder_3x8:xx|out[0] ; out ; sel[1]     ;
; N/A   ; None         ; 9.433 ns   ; lab42:dd|decoder_3x8:xx|out[2] ; out ; sel[0]     ;
; N/A   ; None         ; 9.411 ns   ; lab42:dd|decoder_3x8:xx|out[6] ; out ; sel[0]     ;
; N/A   ; None         ; 9.373 ns   ; lab42:dd|decoder_3x8:xx|out[2] ; out ; sel[1]     ;
; N/A   ; None         ; 9.362 ns   ; lab42:dd|decoder_3x8:xx|out[3] ; out ; sel[2]     ;
; N/A   ; None         ; 9.351 ns   ; lab42:dd|decoder_3x8:xx|out[6] ; out ; sel[1]     ;
; N/A   ; None         ; 9.270 ns   ; lab42:dd|decoder_3x8:xx|out[0] ; out ; sel[2]     ;
; N/A   ; None         ; 9.209 ns   ; lab42:dd|decoder_3x8:xx|out[2] ; out ; sel[2]     ;
; N/A   ; None         ; 9.187 ns   ; lab42:dd|decoder_3x8:xx|out[6] ; out ; sel[2]     ;
; N/A   ; None         ; 8.963 ns   ; lab42:dd|decoder_3x8:xx|out[4] ; out ; sel[0]     ;
; N/A   ; None         ; 8.903 ns   ; lab42:dd|decoder_3x8:xx|out[4] ; out ; sel[1]     ;
; N/A   ; None         ; 8.739 ns   ; lab42:dd|decoder_3x8:xx|out[4] ; out ; sel[2]     ;
; N/A   ; None         ; 8.669 ns   ; lab42:dd|decoder_3x8:xx|out[1] ; out ; sel[0]     ;
; N/A   ; None         ; 8.609 ns   ; lab42:dd|decoder_3x8:xx|out[1] ; out ; sel[1]     ;
; N/A   ; None         ; 8.445 ns   ; lab42:dd|decoder_3x8:xx|out[1] ; out ; sel[2]     ;
; N/A   ; None         ; 8.285 ns   ; lab42:dd|decoder_3x8:xx|out[5] ; out ; sel[0]     ;
; N/A   ; None         ; 8.225 ns   ; lab42:dd|decoder_3x8:xx|out[5] ; out ; sel[1]     ;
; N/A   ; None         ; 8.061 ns   ; lab42:dd|decoder_3x8:xx|out[5] ; out ; sel[2]     ;
+-------+--------------+------------+--------------------------------+-----+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+--------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To  ;
+-------+-------------------+-----------------+--------+-----+
; N/A   ; None              ; 10.689 ns       ; in[19] ; out ;
; N/A   ; None              ; 10.615 ns       ; in[18] ; out ;
; N/A   ; None              ; 10.492 ns       ; in[16] ; out ;
; N/A   ; None              ; 10.247 ns       ; in[22] ; out ;
; N/A   ; None              ; 9.907 ns        ; in[30] ; out ;
; N/A   ; None              ; 9.742 ns        ; in[10] ; out ;
; N/A   ; None              ; 9.726 ns        ; in[14] ; out ;
; N/A   ; None              ; 9.452 ns        ; in[11] ; out ;
; N/A   ; None              ; 9.348 ns        ; in[4]  ; out ;
; N/A   ; None              ; 9.299 ns        ; in[2]  ; out ;
; N/A   ; None              ; 9.267 ns        ; in[0]  ; out ;
; N/A   ; None              ; 9.264 ns        ; in[9]  ; out ;
; N/A   ; None              ; 9.232 ns        ; in[17] ; out ;
; N/A   ; None              ; 9.166 ns        ; in[6]  ; out ;
; N/A   ; None              ; 9.153 ns        ; in[26] ; out ;
; N/A   ; None              ; 9.133 ns        ; in[8]  ; out ;
; N/A   ; None              ; 8.985 ns        ; en     ; out ;
; N/A   ; None              ; 8.825 ns        ; in[3]  ; out ;
; N/A   ; None              ; 8.813 ns        ; in[20] ; out ;
; N/A   ; None              ; 8.754 ns        ; in[24] ; out ;
; N/A   ; None              ; 8.745 ns        ; in[1]  ; out ;
; N/A   ; None              ; 8.677 ns        ; in[12] ; out ;
; N/A   ; None              ; 8.572 ns        ; in[27] ; out ;
; N/A   ; None              ; 8.561 ns        ; in[28] ; out ;
; N/A   ; None              ; 8.495 ns        ; in[21] ; out ;
; N/A   ; None              ; 8.405 ns        ; in[5]  ; out ;
; N/A   ; None              ; 8.237 ns        ; sel[4] ; out ;
; N/A   ; None              ; 8.077 ns        ; in[25] ; out ;
; N/A   ; None              ; 7.952 ns        ; in[13] ; out ;
; N/A   ; None              ; 7.920 ns        ; in[29] ; out ;
; N/A   ; None              ; 7.753 ns        ; sel[3] ; out ;
+-------+-------------------+-----------------+--------+-----+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+--------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                             ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------+----------+
; N/A           ; None        ; -1.300 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[0]   ;
; N/A           ; None        ; -1.308 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[0]   ;
; N/A           ; None        ; -1.340 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[0]   ;
; N/A           ; None        ; -1.351 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[0]   ;
; N/A           ; None        ; -1.360 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[1]   ;
; N/A           ; None        ; -1.368 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[1]   ;
; N/A           ; None        ; -1.383 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[0]   ;
; N/A           ; None        ; -1.400 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[1]   ;
; N/A           ; None        ; -1.411 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[1]   ;
; N/A           ; None        ; -1.433 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[0]   ;
; N/A           ; None        ; -1.443 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[1]   ;
; N/A           ; None        ; -1.487 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[0]   ;
; N/A           ; None        ; -1.493 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[1]   ;
; N/A           ; None        ; -1.524 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[2]   ;
; N/A           ; None        ; -1.531 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[0]   ;
; N/A           ; None        ; -1.532 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[2]   ;
; N/A           ; None        ; -1.547 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[1]   ;
; N/A           ; None        ; -1.553 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[0]   ;
; N/A           ; None        ; -1.564 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[2]   ;
; N/A           ; None        ; -1.565 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[0]   ;
; N/A           ; None        ; -1.567 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[0]   ;
; N/A           ; None        ; -1.575 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[1] ; sel[2]   ;
; N/A           ; None        ; -1.591 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[1]   ;
; N/A           ; None        ; -1.604 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[0]   ;
; N/A           ; None        ; -1.607 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[5] ; sel[2]   ;
; N/A           ; None        ; -1.613 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[1]   ;
; N/A           ; None        ; -1.617 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[0]   ;
; N/A           ; None        ; -1.625 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[1]   ;
; N/A           ; None        ; -1.627 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[1]   ;
; N/A           ; None        ; -1.657 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[2]   ;
; N/A           ; None        ; -1.664 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[1]   ;
; N/A           ; None        ; -1.670 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[0]   ;
; N/A           ; None        ; -1.671 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[0]   ;
; N/A           ; None        ; -1.677 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[1]   ;
; N/A           ; None        ; -1.699 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[0]   ;
; N/A           ; None        ; -1.711 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[2]   ;
; N/A           ; None        ; -1.730 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[1]   ;
; N/A           ; None        ; -1.731 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[1]   ;
; N/A           ; None        ; -1.738 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[0]   ;
; N/A           ; None        ; -1.755 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[2]   ;
; N/A           ; None        ; -1.759 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[1]   ;
; N/A           ; None        ; -1.777 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[2]   ;
; N/A           ; None        ; -1.789 ns ; sel[0] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[2]   ;
; N/A           ; None        ; -1.791 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[2]   ;
; N/A           ; None        ; -1.798 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[1]   ;
; N/A           ; None        ; -1.802 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[0]   ;
; N/A           ; None        ; -1.828 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[2]   ;
; N/A           ; None        ; -1.841 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[2]   ;
; N/A           ; None        ; -1.862 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[1]   ;
; N/A           ; None        ; -1.894 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[6] ; sel[2]   ;
; N/A           ; None        ; -1.895 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[2] ; sel[2]   ;
; N/A           ; None        ; -1.923 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[4] ; sel[2]   ;
; N/A           ; None        ; -1.962 ns ; sel[1] ; lab42:dd|decoder_3x8:xx|out[3] ; sel[2]   ;
; N/A           ; None        ; -2.026 ns ; sel[2] ; lab42:dd|decoder_3x8:xx|out[0] ; sel[2]   ;
+---------------+-------------+-----------+--------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Mar 17 18:04:40 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lab42:dd|decoder_3x8:xx|out[5]" is a latch
    Warning: Node "lab42:dd|decoder_3x8:xx|out[3]" is a latch
    Warning: Node "lab42:dd|decoder_3x8:xx|out[6]" is a latch
    Warning: Node "lab42:dd|decoder_3x8:xx|out[1]" is a latch
    Warning: Node "lab42:dd|decoder_3x8:xx|out[2]" is a latch
    Warning: Node "lab42:dd|decoder_3x8:xx|out[0]" is a latch
    Warning: Node "lab42:dd|decoder_3x8:xx|out[4]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "sel[2]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "sel[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "sel[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "lab42:dd|decoder_3x8:xx|Mux0~2" as buffer
Info: tsu for register "lab42:dd|decoder_3x8:xx|out[0]" (data pin = "sel[2]", clock pin = "sel[2]") is 2.519 ns
    Info: + Longest pin to register delay is 5.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 7; CLK Node = 'sel[2]'
        Info: 2: + IC(3.542 ns) + CELL(0.366 ns) = 4.738 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~4'
        Info: 3: + IC(0.356 ns) + CELL(0.366 ns) = 5.460 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 5; REG Node = 'lab42:dd|decoder_3x8:xx|out[0]'
        Info: Total cell delay = 1.562 ns ( 28.61 % )
        Info: Total interconnect delay = 3.898 ns ( 71.39 % )
    Info: + Micro setup delay of destination is 0.493 ns
    Info: - Shortest clock path from clock "sel[2]" to destination register is 3.434 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 7; CLK Node = 'sel[2]'
        Info: 2: + IC(0.564 ns) + CELL(0.053 ns) = 1.447 ns; Loc. = LCCOMB_X1_Y8_N2; Fanout = 1; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~2'
        Info: 3: + IC(1.017 ns) + CELL(0.000 ns) = 2.464 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~2clkctrl'
        Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 3.434 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 5; REG Node = 'lab42:dd|decoder_3x8:xx|out[0]'
        Info: Total cell delay = 0.936 ns ( 27.26 % )
        Info: Total interconnect delay = 2.498 ns ( 72.74 % )
Info: tco from clock "sel[0]" to destination pin "out" through register "lab42:dd|decoder_3x8:xx|out[3]" is 9.586 ns
    Info: + Longest clock path from clock "sel[0]" to source register is 3.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 7; CLK Node = 'sel[0]'
        Info: 2: + IC(0.633 ns) + CELL(0.228 ns) = 1.671 ns; Loc. = LCCOMB_X1_Y8_N2; Fanout = 1; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~2'
        Info: 3: + IC(1.017 ns) + CELL(0.000 ns) = 2.688 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~2clkctrl'
        Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 3.658 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 5; REG Node = 'lab42:dd|decoder_3x8:xx|out[3]'
        Info: Total cell delay = 1.091 ns ( 29.83 % )
        Info: Total interconnect delay = 2.567 ns ( 70.17 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 5; REG Node = 'lab42:dd|decoder_3x8:xx|out[3]'
        Info: 2: + IC(0.846 ns) + CELL(0.357 ns) = 1.203 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 1; COMB Node = 'lab41:ee|tri_state:cc|out~2'
        Info: 3: + IC(0.363 ns) + CELL(0.378 ns) = 1.944 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'lab41:ee|tri_state:cc|out~1'
        Info: 4: + IC(0.252 ns) + CELL(0.357 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'lab41:ee|tri_state:dd|out~4'
        Info: 5: + IC(0.249 ns) + CELL(0.346 ns) = 3.148 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'lab41:ee|tri_state:dd|out~5'
        Info: 6: + IC(0.626 ns) + CELL(2.154 ns) = 5.928 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'out'
        Info: Total cell delay = 3.592 ns ( 60.59 % )
        Info: Total interconnect delay = 2.336 ns ( 39.41 % )
Info: Longest tpd from source pin "in[19]" to destination pin "out" is 10.689 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D12; Fanout = 1; PIN Node = 'in[19]'
    Info: 2: + IC(5.074 ns) + CELL(0.053 ns) = 5.964 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 1; COMB Node = 'lab41:ee|tri_state:cc|out~2'
    Info: 3: + IC(0.363 ns) + CELL(0.378 ns) = 6.705 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'lab41:ee|tri_state:cc|out~1'
    Info: 4: + IC(0.252 ns) + CELL(0.357 ns) = 7.314 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'lab41:ee|tri_state:dd|out~4'
    Info: 5: + IC(0.249 ns) + CELL(0.346 ns) = 7.909 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'lab41:ee|tri_state:dd|out~5'
    Info: 6: + IC(0.626 ns) + CELL(2.154 ns) = 10.689 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'out'
    Info: Total cell delay = 4.125 ns ( 38.59 % )
    Info: Total interconnect delay = 6.564 ns ( 61.41 % )
Info: th for register "lab42:dd|decoder_3x8:xx|out[1]" (data pin = "sel[0]", clock pin = "sel[0]") is -1.300 ns
    Info: + Longest clock path from clock "sel[0]" to destination register is 3.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 7; CLK Node = 'sel[0]'
        Info: 2: + IC(0.633 ns) + CELL(0.228 ns) = 1.671 ns; Loc. = LCCOMB_X1_Y8_N2; Fanout = 1; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~2'
        Info: 3: + IC(1.017 ns) + CELL(0.000 ns) = 2.688 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~2clkctrl'
        Info: 4: + IC(0.919 ns) + CELL(0.053 ns) = 3.660 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 5; REG Node = 'lab42:dd|decoder_3x8:xx|out[1]'
        Info: Total cell delay = 1.091 ns ( 29.81 % )
        Info: Total interconnect delay = 2.569 ns ( 70.19 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.960 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 7; CLK Node = 'sel[0]'
        Info: 2: + IC(3.632 ns) + CELL(0.053 ns) = 4.495 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 1; COMB Node = 'lab42:dd|decoder_3x8:xx|Mux0~5'
        Info: 3: + IC(0.237 ns) + CELL(0.228 ns) = 4.960 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 5; REG Node = 'lab42:dd|decoder_3x8:xx|out[1]'
        Info: Total cell delay = 1.091 ns ( 22.00 % )
        Info: Total interconnect delay = 3.869 ns ( 78.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 138 megabytes
    Info: Processing ended: Thu Mar 17 18:05:00 2011
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:01


