HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lzy_VM
Implementation;Synthesis|| MT530 ||@W:Found inferred clock lzy_VM|Clk which controls 7 sequential elements including current_s[6:0]. This clock has no specified timing constraint which may adversely impact design performance. ||lzy_VM.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.srr'/linenumber/114||lzy_fsm1.v(40);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\j3121000889_test3\hdl\lzy_fsm1.v'/linenumber/40
Implementation;Synthesis|| MT420 ||@W:Found inferred clock lzy_VM|Clk with period 10.00ns. Please declare a user-defined clock on object "p:Clk"||lzy_VM.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.srr'/linenumber/259||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lzy_VM.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.srr'/linenumber/275||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lzy_VM.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.srr'/linenumber/277||null;null
