// Seed: 2465165256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_4;
  assign module_1.id_0 = 0;
  tri0 id_7 = 1 == id_2;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1
);
  wire id_3;
  wand id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  wire id_5;
  supply0 id_6;
  tri0 id_7;
  wire id_8;
  assign id_4 = 1;
  assign id_6 = 1 - id_4;
  assign id_4 = id_4 + 1;
  wire id_9;
  supply0 id_10 = 1;
  wire id_11;
endmodule
