Built a two-phase assembler and ISA simulator from scratch, handling instruction parsing,
opcode encoding, and execution flow, with full support for integer arithmetic, logical opera-
tions, and floating-point instructions across registers and memory. Implemented register file,
memory model, and program counter update


Contrbutions :
R-Type and Understanding- Eshaan Makkar.
S-type - Prarthna Sharma.
I-type and Error - Dewang Patel.
B-Type - Aryamaan Chaudhary.
J-Type and other remaining Errors - Team Effort.
Testing - Aryamaan and Dewang.
