{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686073930923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686073930924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:52:10 2023 " "Processing started: Tue Jun 06 14:52:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686073930924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073930924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073930924 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1686073931606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-rtl " "Found design unit 1: Toplevel-rtl" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942063 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/VGA_Sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942066 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorborda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorborda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_borda-rlt " "Found design unit 1: detector_borda-rlt" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/DetectorBorda.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942068 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_borda " "Found entity 1: detector_borda" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/DetectorBorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_linha-arch " "Found design unit 1: rom_linha-arch" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942070 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_linha " "Found entity 1: rom_linha" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file xess_common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CommonPckg (xess) " "Found design unit 1: CommonPckg (xess)" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_Common.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CommonPckg-body " "Found design unit 2: CommonPckg-body" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_Common.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_sdcard.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xess_sdcard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SdCardPckg (xess) " "Found design unit 1: SdCardPckg (xess)" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_SDCard.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SdCardCtrl-arch " "Found design unit 2: SdCardCtrl-arch" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_SDCard.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942076 ""} { "Info" "ISGN_ENTITY_NAME" "1 SdCardCtrl " "Found entity 1: SdCardCtrl" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_SDCard.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seg-Behavioral " "Found design unit 1: HEX2Seg-Behavioral" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Hex_7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942078 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2Seg " "Found entity 1: HEX2Seg" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Hex_7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockVGA-rtl " "Found design unit 1: ClockVGA-rtl" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942080 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA " "Found entity 1: ClockVGA" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga/clockvga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA_0002 " "Found entity 1: ClockVGA_0002" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_512-rtl " "Found design unit 1: SD_FIFO_512-rtl" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942085 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_512 " "Found entity 1: SD_FIFO_512" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073942085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686073942133 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDs\[7..0\] Toplevel.vhd(17) " "Using initial value X (don't care) for net \"LEDs\[7..0\]\" at Toplevel.vhd(17)" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073942139 "|Toplevel"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO\[34\] SD_CMD Toplevel.vhd(27) " "Bidirectional port \"SD_CMD\" at Toplevel.vhd(27) has a one-way connection to bidirectional port \"GPIO\[34\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942140 "|Toplevel"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO\[35\] SD_DAT\[0\] Toplevel.vhd(28) " "Bidirectional port \"SD_DAT\[0\]\" at Toplevel.vhd(28) has a one-way connection to bidirectional port \"GPIO\[35\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942140 "|Toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_s " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_s\"" {  } { { "Toplevel.vhd" "vga_s" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA vga_sync:vga_s\|ClockVGA:clk_vga " "Elaborating entity \"ClockVGA\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\"" {  } { { "VGA_Sync.vhd" "clk_vga" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/VGA_Sync.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA_0002 vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst " "Elaborating entity \"ClockVGA_0002\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\"" {  } { { "ClockVGA.vhd" "clockvga_inst" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942194 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686073942197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 85.500000 MHz " "Parameter \"output_clock_frequency0\" = \"85.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073942197 ""}  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686073942197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_linha rom_linha:rl " "Elaborating entity \"rom_linha\" for hierarchy \"rom_linha:rl\"" {  } { { "Toplevel.vhd" "rl" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:\\bordabotgen:0:bordabot0 " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:\\bordabotgen:0:bordabot0\"" {  } { { "Toplevel.vhd" "\\bordabotgen:0:bordabot0" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdCardCtrl SdCardCtrl:sd_cartao " "Elaborating entity \"SdCardCtrl\" for hierarchy \"SdCardCtrl:sd_cartao\"" {  } { { "Toplevel.vhd" "sd_cartao" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_FIFO_512 SD_FIFO_512:sd_f " "Elaborating entity \"SD_FIFO_512\" for hierarchy \"SD_FIFO_512:sd_f\"" {  } { { "Toplevel.vhd" "sd_f" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update SD_FIFO.vhd(38) " "Verilog HDL or VHDL warning at SD_FIFO.vhd(38): object \"update\" assigned a value but never read" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686073942269 "|Toplevel|SD_FIFO_512:sd_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst SD_FIFO.vhd(51) " "VHDL Process Statement warning at SD_FIFO.vhd(51): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686073942269 "|Toplevel|SD_FIFO_512:sd_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda SD_FIFO_512:sd_f\|detector_borda:sync " "Elaborating entity \"detector_borda\" for hierarchy \"SD_FIFO_512:sd_f\|detector_borda:sync\"" {  } { { "SD_FIFO.vhd" "sync" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX2Seg HEX2Seg:seg5 " "Elaborating entity \"HEX2Seg\" for hierarchy \"HEX2Seg:seg5\"" {  } { { "Toplevel.vhd" "seg5" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073942272 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_CMD " "Inserted always-enabled tri-state buffer between \"SD_CMD\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_DAT\[3\] " "Inserted always-enabled tri-state buffer between \"SD_DAT\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073949155 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1686073949155 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073949156 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1686073949156 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] GND pin " "The pin \"GPIO\[29\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073949156 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1686073949156 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD_CMD " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SD_CMD\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1686073949172 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1686073949172 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_CMD~synth " "Node \"SD_CMD~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073950969 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686073950969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] VCC " "Pin \"hex0\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] VCC " "Pin \"hex0\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] VCC " "Pin \"hex0\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] VCC " "Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] VCC " "Pin \"hex0\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] VCC " "Pin \"hex1\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] VCC " "Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] VCC " "Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] VCC " "Pin \"hex1\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] GND " "Pin \"LEDs\[7\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073950970 "|Toplevel|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686073950970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686073951338 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[0\] High " "Register count_px_l\[0\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[1\] High " "Register count_px_l\[1\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[2\] High " "Register count_px_l\[2\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[3\] High " "Register count_px_l\[3\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[4\] High " "Register count_px_l\[4\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[5\] High " "Register count_px_l\[5\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[6\] High " "Register count_px_l\[6\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[7\] High " "Register count_px_l\[7\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[8\] High " "Register count_px_l\[8\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[9\] High " "Register count_px_l\[9\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[10\] High " "Register count_px_l\[10\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073951550 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1686073951550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686073952550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 1 0 0 " "Adding 4 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686073953102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073953102 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1686073953377 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1686073953377 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clks\[3\] " "No output dependent on input pin \"clks\[3\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073953596 "|Toplevel|clks[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[8\] " "No output dependent on input pin \"DIPs\[8\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073953596 "|Toplevel|DIPs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[9\] " "No output dependent on input pin \"DIPs\[9\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073953596 "|Toplevel|DIPs[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEYs\[1\] " "No output dependent on input pin \"KEYs\[1\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073953596 "|Toplevel|KEYs[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686073953596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7004 " "Implemented 7004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686073953614 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686073953614 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "41 " "Implemented 41 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686073953614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6876 " "Implemented 6876 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686073953614 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1686073953614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686073953614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686073953670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:52:33 2023 " "Processing ended: Tue Jun 06 14:52:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686073953670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686073953670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686073953670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073953670 ""}
