# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 51
attribute \dynports 1
attribute \src "dut.sv:2.1-145.10"
attribute \cells_not_processed 1
module \many_functions
  parameter \WIDTH 8
  parameter \DEPTH 4
  wire $auto$expression.cpp:1069:import_operation$1
  wire $auto$expression.cpp:1069:import_operation$41
  wire $auto$expression.cpp:1091:import_operation$3
  wire $auto$expression.cpp:1160:import_operation$29
  wire $auto$expression.cpp:1160:import_operation$31
  wire $auto$expression.cpp:1160:import_operation$33
  wire $auto$expression.cpp:1160:import_operation$45
  wire $auto$expression.cpp:1160:import_operation$5
  wire $auto$expression.cpp:1181:import_operation$43
  wire $auto$rtlil.cc:2959:Not$28
  wire $auto$rtlil.cc:3006:And$16
  wire $auto$rtlil.cc:3006:And$26
  wire width 8 $auto$rtlil.cc:3006:And$50
  wire $auto$rtlil.cc:3006:And$8
  wire $auto$rtlil.cc:3007:Or$10
  wire $auto$rtlil.cc:3007:Or$20
  wire $auto$rtlil.cc:3008:Xor$12
  wire $auto$rtlil.cc:3008:Xor$24
  wire $auto$rtlil.cc:3013:Eq$14
  wire $auto$rtlil.cc:3013:Eq$18
  wire $auto$rtlil.cc:3013:Eq$22
  wire $auto$rtlil.cc:3018:Gt$36
  wire $auto$rtlil.cc:3018:Gt$38
  wire $auto$rtlil.cc:3018:Gt$40
  wire $auto$rtlil.cc:3018:Gt$48
  wire width 8 $func_func_arith_result_0
  wire width 8 $func_func_bool_result_1
  wire width 8 $func_func_case_result_2
  wire width 8 $func_func_loop_result_4
  wire width 8 $func_func_mixed_result_5
  wire width 8 $func_func_nested_result_3
  attribute \src "dut.sv:6.30-6.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 3 \c
  wire width 8 \func_arith$func$func_arith.$result
  wire width 8 \func_bool$func$func_bool.$result
  wire width 8 \func_case$func$func_case.$result
  wire width 8 \func_loop$func$func_loop.$result
  wire width 8 \func_mixed$func$func_mixed.$result
  wire width 8 \func_nested$func$func_nested.$result
  wire \mode
  attribute \src "dut.sv:10.30-10.39"
  wire width 8 output 5 \out_arith
  attribute \src "dut.sv:11.30-11.38"
  wire width 8 output 6 \out_bool
  attribute \src "dut.sv:12.30-12.38"
  wire width 8 output 7 \out_case
  attribute \src "dut.sv:14.30-14.38"
  wire width 8 output 9 \out_loop
  attribute \src "dut.sv:15.30-15.39"
  wire width 8 output 10 \out_mixed
  attribute \src "dut.sv:13.30-13.40"
  wire width 8 output 8 \out_nested
  wire width 64 \result
  attribute \src "dut.sv:9.24-9.27"
  wire width 2 input 4 \sel
  wire \temp
  wire \x
  wire \y
  wire \z
  cell $and $auto$expression.cpp:1006:import_operation$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3006:And$16
  end
  cell $and $auto$expression.cpp:1006:import_operation$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3006:And$26
  end
  cell $and $auto$expression.cpp:1006:import_operation$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \y
    connect \B 8'11110000
    connect \Y $auto$rtlil.cc:3006:And$50
  end
  cell $and $auto$expression.cpp:1006:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3006:And$8
  end
  cell $or $auto$expression.cpp:1010:import_operation$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3007:Or$20
  end
  cell $or $auto$expression.cpp:1010:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \temp
    connect \B $auto$rtlil.cc:3006:And$8
    connect \Y $auto$rtlil.cc:3007:Or$10
  end
  cell $xor $auto$expression.cpp:1014:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \temp
    connect \B \z
    connect \Y $auto$rtlil.cc:3008:Xor$12
  end
  cell $xor $auto$expression.cpp:1014:import_operation$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3008:Xor$24
  end
  cell $not $auto$expression.cpp:1018:import_operation$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3006:And$26
    connect \Y $auto$rtlil.cc:2959:Not$28
  end
  cell $add $auto$expression.cpp:1083:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$expression.cpp:1069:import_operation$1
  end
  cell $add $auto$expression.cpp:1083:import_operation$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$expression.cpp:1069:import_operation$41
  end
  cell $sub $auto$expression.cpp:1105:import_operation$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \temp
    connect \B \z
    connect \Y $auto$expression.cpp:1091:import_operation$3
  end
  cell $shl $auto$expression.cpp:1172:import_operation$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1160:import_operation$29
  end
  cell $shl $auto$expression.cpp:1172:import_operation$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000010
    connect \Y $auto$expression.cpp:1160:import_operation$31
  end
  cell $shl $auto$expression.cpp:1172:import_operation$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \Y $auto$expression.cpp:1160:import_operation$33
  end
  cell $shl $auto$expression.cpp:1172:import_operation$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1160:import_operation$45
  end
  cell $shl $auto$expression.cpp:1172:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \temp
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1160:import_operation$5
  end
  cell $shr $auto$expression.cpp:1196:import_operation$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1181:import_operation$43
  end
  cell $eq $auto$expression.cpp:1203:import_operation$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'00
    connect \Y $auto$rtlil.cc:3013:Eq$14
  end
  cell $eq $auto$expression.cpp:1203:import_operation$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $auto$rtlil.cc:3013:Eq$18
  end
  cell $eq $auto$expression.cpp:1203:import_operation$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'10
    connect \Y $auto$rtlil.cc:3013:Eq$22
  end
  cell $gt $auto$expression.cpp:1224:import_operation$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3018:Gt$36
  end
  cell $gt $auto$expression.cpp:1224:import_operation$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \z
    connect \Y $auto$rtlil.cc:3018:Gt$38
  end
  cell $gt $auto$expression.cpp:1224:import_operation$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \z
    connect \Y $auto$rtlil.cc:3018:Gt$40
  end
  cell $gt $auto$expression.cpp:1224:import_operation$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3018:Gt$48
  end
  process $proc$func_arith$0
    assign \temp $auto$expression.cpp:1069:import_operation$1
    assign \temp $auto$expression.cpp:1091:import_operation$3
    assign \temp $auto$expression.cpp:1160:import_operation$5
    assign \temp $auto$rtlil.cc:3007:Or$10
    assign \func_arith$func$func_arith.$result $auto$rtlil.cc:3008:Xor$12
    sync always
      update $func_func_arith_result_0 \func_arith$func$func_arith.$result
  end
  process $proc$func_bool$1
    switch $auto$rtlil.cc:3013:Eq$14
      case 1'1
        assign \func_bool$func$func_bool.$result $auto$rtlil.cc:3006:And$16
      case 
        switch $auto$rtlil.cc:3013:Eq$18
          case 1'1
            assign \func_bool$func$func_bool.$result $auto$rtlil.cc:3007:Or$20
          case 
            switch $auto$rtlil.cc:3013:Eq$22
              case 1'1
                assign \func_bool$func$func_bool.$result $auto$rtlil.cc:3008:Xor$24
              case 
                assign \func_bool$func$func_bool.$result $auto$rtlil.cc:2959:Not$28
            end
        end
    end
    sync always
      update $func_func_bool_result_1 \func_bool$func$func_bool.$result
  end
  process $proc$func_case$2
    switch \sel
      case 2'00
        assign \func_case$func$func_case.$result \x
      case 2'01
        assign \func_case$func$func_case.$result $auto$expression.cpp:1160:import_operation$29
      case 2'10
        assign \func_case$func$func_case.$result $auto$expression.cpp:1160:import_operation$31
      case 2'11
        assign \func_case$func$func_case.$result $auto$expression.cpp:1160:import_operation$33
      case 
        assign \func_case$func$func_case.$result 64'0000000000000000000000000000000000000000000000000000000000000000
    end
    sync always
      update $func_func_case_result_2 \func_case$func$func_case.$result
  end
  process $proc$func_loop$4
    assign \func_loop$func$func_loop.$result 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
      update $func_func_loop_result_4 \func_loop$func$func_loop.$result
  end
  process $proc$func_mixed$5
    assign \result 64'0000000000000000000000000000000000000000000000000000000000000000
    assign \func_mixed$func$func_mixed.$result \result
    switch \mode
      case 1'0
        assign \result $auto$expression.cpp:1069:import_operation$41
      case 1'1
      case 1'0
        switch 1'x
          case 1'1
            assign \result $auto$expression.cpp:1181:import_operation$43
          case 
            assign \result $auto$expression.cpp:1160:import_operation$45
        end
      case 1'1
        switch $auto$rtlil.cc:3018:Gt$48
          case 1'1
          case 
            assign \result $auto$rtlil.cc:3006:And$50
        end
    end
    sync always
      update $func_func_mixed_result_5 \func_mixed$func$func_mixed.$result
  end
  process $proc$func_nested$3
    switch $auto$rtlil.cc:3018:Gt$36
      case 1'1
        switch $auto$rtlil.cc:3018:Gt$38
          case 1'1
            assign \func_nested$func$func_nested.$result \x
          case 
            assign \func_nested$func$func_nested.$result \z
        end
      case 
        switch $auto$rtlil.cc:3018:Gt$40
          case 1'1
            assign \func_nested$func$func_nested.$result \y
          case 
            assign \func_nested$func$func_nested.$result \z
        end
    end
    sync always
      update $func_func_nested_result_3 \func_nested$func$func_nested.$result
  end
  connect \out_arith $func_func_arith_result_0
  connect \out_bool $func_func_bool_result_1
  connect \out_case $func_func_case_result_2
  connect \out_nested $func_func_nested_result_3
  connect \out_loop $func_func_loop_result_4
  connect \out_mixed $func_func_mixed_result_5
end
