// Seed: 2267356336
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9,
    input tri id_10,
    output tri id_11,
    output wire id_12,
    output uwire id_13
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2,
    input wand id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wor id_7,
    output wand id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wand id_13,
    input supply1 id_14,
    input uwire id_15,
    input wire id_16
);
  always begin : LABEL_0
    logic id_18 = id_9;
  end
  logic id_19;
  ;
  wire id_20;
  ;
  always $unsigned(2);
  ;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12,
      id_5,
      id_0,
      id_3,
      id_4,
      id_9,
      id_15,
      id_8,
      id_14,
      id_2,
      id_2,
      id_7
  );
endmodule
