# WARNING: These constraints are provided for reference only. The ZC706 HPC pins
# LA17_CC and LA18_CC are routed to non-clock-capable pins and thus cannot properly
# receive the RGMII receive clock for ports 2 and 3 of the Ethernet FMC.
# These constraints as they are will not pass the Xilinx tools.

# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

set_property PACKAGE_PIN AG22 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN AH22 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN AG25 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN AC24 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN AD24 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN W25 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN W26 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN V28 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN V29 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN AG21 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN AH21 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN AH23 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN AH24 [get_ports reset_port_0]
set_property PACKAGE_PIN AD21 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN AE21 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN AA22 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN AA23 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN V23 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN P25 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN P26 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN R28 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN T28 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN AF20 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN AG20 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN AH19 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN AJ19 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN AF19 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN AG19 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN AF24 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN AA24 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN AB24 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN U25 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN V26 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN V27 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN W28 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN T29 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN U29 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN R26 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN N29 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN P29 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN AE22 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN AF22 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN AK17 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN AK18 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN AJ20 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN AK20 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN AJ23 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN AJ24 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN AD23 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN AE23 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN Y22 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN Y23 [get_ports reset_port_1]
set_property PACKAGE_PIN T24 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN T25 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN W29 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN W30 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN T30 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN U30 [get_ports reset_port_2]
set_property PACKAGE_PIN P30 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN R30 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN P23 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN P24 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN P21 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN R21 [get_ports reset_port_3]

create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p]

