

================================================================
== Vitis HLS Report for 'needwun_Pipeline_pad_a'
================================================================
* Date:           Sat Apr  5 08:32:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.485 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_a   |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       34|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       34|       86|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_75_p2   |         +|   0|  0|  39|          32|           1|
    |icmp_ln83_fu_64_p2  |      icmp|   0|  0|  20|          32|           9|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  59|          64|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |a_str_idx_1_fu_32           |   9|          2|   32|         64|
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_str_idx  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  27|          6|   65|        130|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_str_idx_1_fu_32  |  32|   0|   32|          0|
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  34|   0|   34|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_a|  return value|
|trunc_ln1          |   in|   32|     ap_none|               trunc_ln1|        scalar|
|alignedA_address0  |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_ce0       |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_we0       |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_d0        |  out|    8|   ap_memory|                alignedA|         array|
+-------------------+-----+-----+------------+------------------------+--------------+

