<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SPI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FSMFLancos_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SPIController.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SPIController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SPIController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SPIController.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SPIController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SPIController.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SPIController.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SPIController.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SPIController.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SPIController.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPIController.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SPIController.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPIController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SPIController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SPIController.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SPIController.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SPIController.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SPIController.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SPIController.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SPIController_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SPIController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SPIController_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SPIController_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SPIController_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SPIController_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPIController_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPIController_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SPIController_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SPIController_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPIController_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SPIController_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SPIController_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SPIController_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPIController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPISegmentoControlado.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPISegmentoControlado.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SPISegmentoControlado.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_FSMFlancos_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_FSMPrincipalSPI_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_SPIController_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_SPIController_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_SPIController_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_SPIController_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_SPISegmentoControlado_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_SPISegmentoControlado_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_SPISegmentoControlado_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_SPISegmentoControlado_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/SPIController_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/SPIController_map.v"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/spicontroller_map.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/SPIController_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/SPIController_timesim.v"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/spicontroller_timesim.sdf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/SPIController_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/SPIController_translate.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1399789249" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1399789249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399792237" xil_pn:in_ck="-8850989781312756133" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1399792237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Cont12b.v"/>
      <outfile xil_pn:name="Conta2b.v"/>
      <outfile xil_pn:name="Conta3b.v"/>
      <outfile xil_pn:name="Conta6b.v"/>
      <outfile xil_pn:name="Contador.v"/>
      <outfile xil_pn:name="DetectorFlancos.v"/>
      <outfile xil_pn:name="FSMFLancos.v"/>
      <outfile xil_pn:name="FSMPrincipalSPI.v"/>
      <outfile xil_pn:name="Reg8b.v"/>
      <outfile xil_pn:name="RegNb.v"/>
      <outfile xil_pn:name="RegSIPO.v"/>
      <outfile xil_pn:name="SPIController.v"/>
      <outfile xil_pn:name="SPISegmentoControlado.v"/>
      <outfile xil_pn:name="ShiftRegPISOIzq.v"/>
      <outfile xil_pn:name="ShiftRegSIPOIzq.v"/>
      <outfile xil_pn:name="Test_FSMFlancos.v"/>
      <outfile xil_pn:name="Test_FSMPrincipalSPI.v"/>
      <outfile xil_pn:name="Test_Flancos.v"/>
      <outfile xil_pn:name="Test_RegPISO.v"/>
      <outfile xil_pn:name="Test_SPIController.v"/>
      <outfile xil_pn:name="Test_SPISegmentoControlado.v"/>
    </transform>
    <transform xil_pn:end_ts="1399792196" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7920936565327227751" xil_pn:start_ts="1399792196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399792196" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4187781909919996187" xil_pn:start_ts="1399792196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399774058" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9143949710277934095" xil_pn:start_ts="1399774058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399792237" xil_pn:in_ck="-8850989781312756133" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1399792237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Cont12b.v"/>
      <outfile xil_pn:name="Conta2b.v"/>
      <outfile xil_pn:name="Conta3b.v"/>
      <outfile xil_pn:name="Conta6b.v"/>
      <outfile xil_pn:name="Contador.v"/>
      <outfile xil_pn:name="DetectorFlancos.v"/>
      <outfile xil_pn:name="FSMFLancos.v"/>
      <outfile xil_pn:name="FSMPrincipalSPI.v"/>
      <outfile xil_pn:name="Reg8b.v"/>
      <outfile xil_pn:name="RegNb.v"/>
      <outfile xil_pn:name="RegSIPO.v"/>
      <outfile xil_pn:name="SPIController.v"/>
      <outfile xil_pn:name="SPISegmentoControlado.v"/>
      <outfile xil_pn:name="ShiftRegPISOIzq.v"/>
      <outfile xil_pn:name="ShiftRegSIPOIzq.v"/>
      <outfile xil_pn:name="Test_FSMFlancos.v"/>
      <outfile xil_pn:name="Test_FSMPrincipalSPI.v"/>
      <outfile xil_pn:name="Test_Flancos.v"/>
      <outfile xil_pn:name="Test_RegPISO.v"/>
      <outfile xil_pn:name="Test_SPIController.v"/>
      <outfile xil_pn:name="Test_SPISegmentoControlado.v"/>
    </transform>
    <transform xil_pn:end_ts="1399792240" xil_pn:in_ck="-8850989781312756133" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7645103388683101715" xil_pn:start_ts="1399792237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_SPISegmentoControlado_beh.prj"/>
      <outfile xil_pn:name="Test_SPISegmentoControlado_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1399792240" xil_pn:in_ck="-929522688016559418" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3967459081027996906" xil_pn:start_ts="1399792240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_SPISegmentoControlado_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1399789222" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1399789222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399789222" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5173764002594153065" xil_pn:start_ts="1399789222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399789222" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9143949710277934095" xil_pn:start_ts="1399789222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399789222" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1399789222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399789222" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5261111526300306969" xil_pn:start_ts="1399789222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399789222" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1399789222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399789222" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7143050836705882279" xil_pn:start_ts="1399789222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399792333" xil_pn:in_ck="2579451405222532506" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5962193053966689054" xil_pn:start_ts="1399792325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="SPIController.lso"/>
      <outfile xil_pn:name="SPIController.ngc"/>
      <outfile xil_pn:name="SPIController.ngr"/>
      <outfile xil_pn:name="SPIController.prj"/>
      <outfile xil_pn:name="SPIController.stx"/>
      <outfile xil_pn:name="SPIController.syr"/>
      <outfile xil_pn:name="SPIController.xst"/>
      <outfile xil_pn:name="SPIController_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1399792333" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5102375339961602578" xil_pn:start_ts="1399792333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399792340" xil_pn:in_ck="-6926939490921809322" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8677621325889762702" xil_pn:start_ts="1399792333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPIController.bld"/>
      <outfile xil_pn:name="SPIController.ngd"/>
      <outfile xil_pn:name="SPIController_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399792348" xil_pn:in_ck="-6926939490921809321" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1399792340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPIController.pcf"/>
      <outfile xil_pn:name="SPIController_map.map"/>
      <outfile xil_pn:name="SPIController_map.mrp"/>
      <outfile xil_pn:name="SPIController_map.ncd"/>
      <outfile xil_pn:name="SPIController_map.ngm"/>
      <outfile xil_pn:name="SPIController_map.xrpt"/>
      <outfile xil_pn:name="SPIController_summary.xml"/>
      <outfile xil_pn:name="SPIController_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399792362" xil_pn:in_ck="-6703386690164941584" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1399792348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPIController.ncd"/>
      <outfile xil_pn:name="SPIController.pad"/>
      <outfile xil_pn:name="SPIController.par"/>
      <outfile xil_pn:name="SPIController.ptwx"/>
      <outfile xil_pn:name="SPIController.unroutes"/>
      <outfile xil_pn:name="SPIController.xpi"/>
      <outfile xil_pn:name="SPIController_pad.csv"/>
      <outfile xil_pn:name="SPIController_pad.txt"/>
      <outfile xil_pn:name="SPIController_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399792396" xil_pn:in_ck="-6926939490921809453" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-6569362650221661618" xil_pn:start_ts="1399792392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/SPIController_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/SPIController_timesim.v"/>
      <outfile xil_pn:name="netgen/par/spicontroller_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1399792414" xil_pn:in_ck="8547027258911713602" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1399792414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegSIPO.v"/>
      <outfile xil_pn:name="Test_FSMFlancos.v"/>
      <outfile xil_pn:name="Test_FSMPrincipalSPI.v"/>
      <outfile xil_pn:name="Test_Flancos.v"/>
      <outfile xil_pn:name="Test_RegPISO.v"/>
      <outfile xil_pn:name="Test_SPIController.v"/>
      <outfile xil_pn:name="Test_SPISegmentoControlado.v"/>
      <outfile xil_pn:name="netgen/par/SPIController_timesim.v"/>
      <outfile xil_pn:name="netgen/par/spicontroller_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1399792417" xil_pn:in_ck="-3679584474478296690" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="3365406642181935661" xil_pn:start_ts="1399792414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_SPIController_isim_par.exe"/>
      <outfile xil_pn:name="Test_SPIController_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1399792417" xil_pn:in_ck="-9030359905594553262" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-2330346971573104741" xil_pn:start_ts="1399792417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_SPIController_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1399792365" xil_pn:in_ck="-6926939490921809453" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1399792362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPIController.twr"/>
      <outfile xil_pn:name="SPIController.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399792384" xil_pn:in_ck="-6703386690164941584" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-6627638937268449356" xil_pn:start_ts="1399792379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/SPIController_map.nlf"/>
      <outfile xil_pn:name="netgen/map/SPIController_map.v"/>
      <outfile xil_pn:name="netgen/map/spicontroller_map.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1399792389" xil_pn:in_ck="-6926939490921809321" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="6732897780287493150" xil_pn:start_ts="1399792386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/SPIController_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/SPIController_translate.v"/>
    </transform>
  </transforms>

</generated_project>
