/*
 * RH850 GDB Server Stub
 *
 * Copyright (c) 2019-2020 Marko Klopcic, iSYSTEM Labs
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2 or later, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "qemu/osdep.h"
#include "qemu-common.h"
#include "exec/gdbstub.h"
#include "cpu.h"

/* Mapping of winIDEA register index to env->sysBasicRegs() index. (see mail
 * from Matic 2019-05-06 and isystem/doc/v850-tdep.c)
       QEMU idx             wI idx
        32, //      eipc      0
        33, //      eipsw     1
        34, //      fepc      2
        35, //      fepsw     3
        37, //      psw       4
       128, //      fpsr      5
       129, //      fpepc     6
       130, //      fpst      7
       131, //      fpcc      8
       132, //      fpcfg     9
       133, //      fpec     10
        44, //      SESR    N/A
        45, //      EIIC     11
        46, //  	FEIC     12
        48, //      CTPC     13
        49, //      CTPSW    14
        52, //      CTBP     15
        60, //      EIWR     16
        61, //      FEWR     17
        63, //      BSEL     18
       150, //      mcfg0    19
       152, //	    RBASE    20
       153, //      EBASE    21
       154, //      intbp    22
       155, //      mctl	 23
       156, //      pid      24
       161, //      sccfg    25
       162, //      scbp     26
       182, //      htcfg0   27
       188, //      mea      28
       189, //      asid     29
       190  //      mei      30
*/
#define BANK_MASK  0xf0000
#define BANK_SHIFT 16
#define SRI(selID, regID) (((selID) << BANK_SHIFT) | (regID))
#define SRI0(regID) (regID)
#define SRI1(regID) SRI(1, (regID))
#define SRI2(regID) SRI(2, (regID))

typedef int IdxType;
const IdxType winIdeaRegIdx2qemuSysRegIdx[] = {
// 0          1            2            3            4            5            6            7            8            9
// ---------------------------------------------
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        //  0
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        //  1
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        //  2

-1,          -1, SRI0(EIPC_IDX), SRI0(EIPSW_IDX),SRI0(FEPC_IDX),SRI0(FEPSW_IDX),-1, SRI0(PSW_IDX),      -1,          -1,        //  3
-1,          -1,          -1,          -1,          -1, SRI0(EIIC_IDX),SRI0(FEIC_IDX),-1,SRI0(CTPC_IDX),SRI0(CTPSW_IDX),        //  4
-1,          -1,   SRI0(CTBP_IDX),     -1,          -1,          -1,          -1,          -1,          -1,          -1,        //  5

SRI0(EIWR_IDX),SRI0(FEWR_IDX),-1,SRI0(BSEL_IDX),    -1,          -1,          -1,          -1,          -1,          -1,        //  6
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        //  7
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        //  8

-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        //  9
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        // 10
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        // 11

-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1, SRI0(FPSR_IDX), SRI0(FEPC_IDX),        // 12
SRI0(FPST_IDX),SRI0(FPCC_IDX),SRI0(FPCFG_IDX),SRI0(FPEC_IDX), -1,-1,          -1,          -1,          -1,          -1,        // 13
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        // 14

SRI1(MCFG0_IDX1),-1,SRI1(RBASE_IDX1),SRI1(EBASE_IDX1),SRI1(INTBP_IDX1),SRI1(MCTL_IDX1),SRI1(PID_IDX1),-1,-1,          -1,       // 15
-1, SRI1(SCCFG_IDX1), SRI1(SCBP_IDX1),  -1,          -1,          -1,          -1,          -1,          -1,          -1,       // 16
-1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        // 17

-1,          -1,SRI2(HTCFG0_IDX2),     -1,          -1,          -1,          -1,          -1,SRI2(MEA_IDX2),SRI2(ASID_IDX2),   // 18
SRI2(MEI_IDX2), -1,       -1,          -1,          -1,          -1,          -1,          -1,          -1,          -1,        // 19
};

const int NUM_GDB_REGS = sizeof(winIdeaRegIdx2qemuSysRegIdx) / sizeof(IdxType);

int rh850_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
{
    RH850CPU *cpu = RH850_CPU(cs);
    CPURH850State *env = &cpu->env;

    if (n < 32) {
        return gdb_get_regl(mem_buf, env->gpRegs[n]);  //gpr is now supposed to be progRegs
    } else if (n == 64) {
        return gdb_get_regl(mem_buf, env->pc);
    } else if (n < NUM_GDB_REGS) {
    	int sysRegIdx = winIdeaRegIdx2qemuSysRegIdx[n];
    	if (sysRegIdx >= 0) {
            int selID = sysRegIdx >> BANK_SHIFT;
            int regID = sysRegIdx & ~BANK_MASK;
            if (selID ==  BANK_ID_BASIC_0  &&  regID == PSW_IDX) {
                int psw = env->Z_flag | (env->S_flag  << 1) | (env->OV_flag << 2) | (env->CY_flag << 3);
                psw |= (env->SAT_flag << 4) | (env->ID_flag << 5) | (env->EP_flag << 6);
                psw |= (env->NP_flag << 7) | (env->EBV_flag << 15) | (env->CU0_flag << 16);
                psw |= (env->CU1_flag << 17) | (env->CU2_flag << 18) | (env->UM_flag << 30);
                return gdb_get_regl(mem_buf, psw);
            } else {
                return gdb_get_regl(mem_buf, env->systemRegs[selID][regID]); // eipc, eipsw, fepc, fepsw, psw, ...
            }
    	}
    }

    *((uint32_t *)mem_buf) = 0xBAD0BAD0;
    return 4; // registers in slots not set above are ignored
}

int rh850_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
{
    RH850CPU *cpu = RH850_CPU(cs);
    CPURH850State *env = &cpu->env;
    // at the moment our GDB server has different indices for writing single register
    // will fix this if batch write will have to be supported or interfacing
    // to other GDB servers for RH850 will be needed.
    if (n > 0  &&  n < 32) {  // skip R0, because it is always 0
        env->gpRegs[n] = ldtul_p(mem_buf);
    } else if (n == 64) {
        env->pc = ldtul_p(mem_buf);
    } else if (n < NUM_GDB_REGS) {
    	int sysRegIdx = winIdeaRegIdx2qemuSysRegIdx[n];
    	if (sysRegIdx >= 0) {
    	    int selID = sysRegIdx >> BANK_SHIFT;
    	    int regID = sysRegIdx & ~BANK_MASK;
            if (selID ==  BANK_ID_BASIC_0  &&  regID == PSW_IDX) {
                int psw = ldtul_p(mem_buf);
                env->Z_flag = psw & 1;
                env->S_flag = (psw >> 1) & 1;
                env->OV_flag = (psw >> 2) & 1;
                env->CY_flag = (psw >> 3) & 1;
                env->SAT_flag = (psw >> 4) & 1;
                env->ID_flag = (psw >> 5) & 1;
                env->EP_flag = (psw >> 6) & 1;
                env->NP_flag = (psw >> 7) & 1;
                env->EBV_flag = (psw >> 15) & 1;
                env->CU0_flag = (psw >> 16) & 1;
                env->CU1_flag = (psw >> 17) & 1;
                env->CU2_flag = (psw >> 18) & 1;
                env->UM_flag = (psw >> 30) & 1;
            } else {
                env->systemRegs[selID][regID] = ldtul_p(mem_buf); // eipc, eipsw, fepc, fepsw, psw, ...
            }
    	}
    }

    return sizeof(target_ulong);
}
