{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614244226047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614244226053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 01:10:25 2021 " "Processing started: Thu Feb 25 01:10:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614244226053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614244226053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TAG_Computer -c TAG_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off TAG_Computer -c TAG_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614244226053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614244235065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Verilog " "Found entity 1: TAG_Computer_Verilog" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244242898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244242898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "D:/tag-fpga/TAG_Computer/HexTo7SegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243229 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "D:/tag-fpga/TAG_Computer/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/tag_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/tag_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer " "Found entity 1: TAG_Computer" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "TAG_Computer/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "TAG_Computer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_irq_mapper_001 " "Found entity 1: TAG_Computer_irq_mapper_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_irq_mapper " "Found entity 1: TAG_Computer_irq_mapper" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1 " "Found entity 1: TAG_Computer_mm_interconnect_1" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243290 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_rsp_mux " "Found entity 1: TAG_Computer_mm_interconnect_1_rsp_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_rsp_demux " "Found entity 1: TAG_Computer_mm_interconnect_1_rsp_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_cmd_mux " "Found entity 1: TAG_Computer_mm_interconnect_1_cmd_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_cmd_demux " "Found entity 1: TAG_Computer_mm_interconnect_1_cmd_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243331 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_router_001_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_1_router_001_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243336 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_1_router_001 " "Found entity 2: TAG_Computer_mm_interconnect_1_router_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_1_router_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_1_router_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243348 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_1_router " "Found entity 2: TAG_Computer_mm_interconnect_1_router" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "TAG_Computer/synthesis/submodules/credit_producer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0 " "Found entity 1: TAG_Computer_mm_interconnect_0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_mux_002 " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_mux_002" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_mux " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_demux_011 " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_demux_011" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_011.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_demux_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_rsp_demux " "Found entity 1: TAG_Computer_mm_interconnect_0_rsp_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_mux_011 " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_mux_011" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_011.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_mux_001" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_mux " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_mux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_demux_002 " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_demux_002" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_cmd_demux " "Found entity 1: TAG_Computer_mm_interconnect_0_cmd_demux" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243589 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243589 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243589 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243589 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "TAG_Computer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "TAG_Computer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_016_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_016_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243639 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_016 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_016" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_008_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_008_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243643 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_008 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_008" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_007_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_007_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243647 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_007 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_007" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_006_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_006_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243661 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_006 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_006" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_005_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_005_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243675 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_005 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_005" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_003_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_003_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243688 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_003 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_003" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_002_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_002_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243700 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router_002 " "Found entity 2: TAG_Computer_mm_interconnect_0_router_002" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TAG_Computer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TAG_Computer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at TAG_Computer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614244243711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_mm_interconnect_0_router_default_decode " "Found entity 1: TAG_Computer_mm_interconnect_0_router_default_decode" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243712 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_mm_interconnect_0_router " "Found entity 2: TAG_Computer_mm_interconnect_0_router" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_System_PLL " "Found entity 1: TAG_Computer_System_PLL" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "TAG_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_System_PLL_sys_pll " "Found entity 1: TAG_Computer_System_PLL_sys_pll" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_SysID " "Found entity 1: TAG_Computer_SysID" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SysID.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SysID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Slider_Switches " "Found entity 1: TAG_Computer_Slider_Switches" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Slider_Switches.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_SDRAM_input_efifo_module " "Found entity 1: TAG_Computer_SDRAM_input_efifo_module" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243778 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_SDRAM " "Found entity 2: TAG_Computer_SDRAM" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TAG_Computer_SDRAM_test_component.v(234) " "Verilog HDL warning at TAG_Computer_SDRAM_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614244243785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TAG_Computer_SDRAM_test_component.v(235) " "Verilog HDL warning at TAG_Computer_SDRAM_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614244243785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file tag_computer/synthesis/submodules/tag_computer_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_SDRAM_test_component_ram_module " "Found entity 1: TAG_Computer_SDRAM_test_component_ram_module" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243786 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_SDRAM_test_component " "Found entity 2: TAG_Computer_SDRAM_test_component" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_PushButtons " "Found entity 1: TAG_Computer_PushButtons" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_PushButtons.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_PushButtons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Onchip_SRAM " "Found entity 1: TAG_Computer_Onchip_SRAM" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_LEDS " "Found entity 1: TAG_Computer_LEDS" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_LEDS.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_uart_for_arm0.v 5 5 " "Found 5 design units, including 5 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_uart_for_arm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_w " "Found entity 1: TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_w" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243806 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAG_Computer_JTAG_UART_For_ARM0_scfifo_w " "Found entity 2: TAG_Computer_JTAG_UART_For_ARM0_scfifo_w" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243806 ""} { "Info" "ISGN_ENTITY_NAME" "3 TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_r " "Found entity 3: TAG_Computer_JTAG_UART_For_ARM0_sim_scfifo_r" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243806 ""} { "Info" "ISGN_ENTITY_NAME" "4 TAG_Computer_JTAG_UART_For_ARM0_scfifo_r " "Found entity 4: TAG_Computer_JTAG_UART_For_ARM0_scfifo_r" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243806 ""} { "Info" "ISGN_ENTITY_NAME" "5 TAG_Computer_JTAG_UART_For_ARM0 " "Found entity 5: TAG_Computer_JTAG_UART_For_ARM0" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file tag_computer/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt " "Found entity 1: TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file tag_computer/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243897 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243897 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_Interval_Timer " "Found entity 1: TAG_Computer_Interval_Timer" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Interval_Timer.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_io_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_io_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_IO_Bridge " "Found entity 1: TAG_Computer_IO_Bridge" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_IO_Bridge.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_IO_Bridge.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_hex0_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_hex0_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_HEX0_1 " "Found entity 1: TAG_Computer_HEX0_1" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_HEX0_1.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_HEX0_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS " "Found entity 1: TAG_Computer_ARM_A9_HPS" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244243996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244243996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS_hps_io " "Found entity 1: TAG_Computer_ARM_A9_HPS_hps_io" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS_hps_io_border " "Found entity 1: TAG_Computer_ARM_A9_HPS_hps_io_border" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_computer/synthesis/submodules/tag_computer_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_Computer_ARM_A9_HPS_fpga_interfaces " "Found entity 1: TAG_Computer_ARM_A9_HPS_fpga_interfaces" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244244194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244244194 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244244195 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TAG_Computer_SDRAM.v(316) " "Verilog HDL or VHDL warning at TAG_Computer_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614244244241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TAG_Computer_SDRAM.v(326) " "Verilog HDL or VHDL warning at TAG_Computer_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614244244241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TAG_Computer_SDRAM.v(336) " "Verilog HDL or VHDL warning at TAG_Computer_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614244244241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TAG_Computer_SDRAM.v(680) " "Verilog HDL or VHDL warning at TAG_Computer_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614244244242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TAG_Computer_Verilog " "Elaborating entity \"TAG_Computer_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614244244393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IO_ACK_WIRE TAG_Computer_Verilog.v(144) " "Verilog HDL or VHDL warning at TAG_Computer_Verilog.v(144): object \"IO_ACK_WIRE\" assigned a value but never read" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244244394 "|TAG_Computer_Verilog"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IO_Bus_Enable_WIRE TAG_Computer_Verilog.v(147) " "Verilog HDL warning at TAG_Computer_Verilog.v(147): object IO_Bus_Enable_WIRE used but never assigned" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1614244244394 "|TAG_Computer_Verilog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer TAG_Computer:u0 " "Elaborating entity \"TAG_Computer\" for hierarchy \"TAG_Computer:u0\"" {  } { { "TAG_Computer_Verilog.v" "u0" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_ARM_A9_HPS TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"TAG_Computer_ARM_A9_HPS\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "arm_a9_hps" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_ARM_A9_HPS_fpga_interfaces TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"TAG_Computer_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" "fpga_interfaces" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_ARM_A9_HPS_hps_io TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"TAG_Computer_ARM_A9_HPS_hps_io\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" "hps_io" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_ARM_A9_HPS_hps_io_border TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"TAG_Computer_ARM_A9_HPS_hps_io_border\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v" "border" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244244728 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614244244729 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244750 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1614244244752 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244806 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1614244244809 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244244810 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1614244244816 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614244244816 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244244893 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244244894 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244911 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614244244919 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614244244919 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614244244919 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614244244919 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244244958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244245193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245195 ""}  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244245195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244245232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244245232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245436 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1614244245437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244245487 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244245487 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244245487 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244245487 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244245487 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244245487 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_ARM_A9_HPS:arm_a9_hps|TAG_Computer_ARM_A9_HPS_hps_io:hps_io|TAG_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_ARM_A9_HPS:arm_a9_hps\|TAG_Computer_ARM_A9_HPS_hps_io:hps_io\|TAG_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "TAG_Computer/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_HEX0_1 TAG_Computer:u0\|TAG_Computer_HEX0_1:hex0_1 " "Elaborating entity \"TAG_Computer_HEX0_1\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_HEX0_1:hex0_1\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "hex0_1" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_IO_Bridge TAG_Computer:u0\|TAG_Computer_IO_Bridge:io_bridge " "Elaborating entity \"TAG_Computer_IO_Bridge\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_IO_Bridge:io_bridge\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "io_bridge" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_Interval_Timer TAG_Computer:u0\|TAG_Computer_Interval_Timer:interval_timer " "Elaborating entity \"TAG_Computer_Interval_Timer\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_Interval_Timer:interval_timer\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "interval_timer" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_JTAG_To_FPGA_Bridge TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"TAG_Computer_JTAG_To_FPGA_Bridge\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "jtag_to_fpga_bridge" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244245983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244246002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246003 ""}  } { { "TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244246003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244246205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246205 ""}  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244246205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244246299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246299 ""}  } { { "TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244246299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "timing_adt" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246409 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244246410 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "b2p" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "p2b" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "transacto" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "b2p_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244246567 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614244246567 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "p2b_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" "rst_controller" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "TAG_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "TAG_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_JTAG_UART_For_ARM0 TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0 " "Elaborating entity \"TAG_Computer_JTAG_UART_For_ARM0\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "jtag_uart_for_arm0" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_JTAG_UART_For_ARM0_scfifo_w TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w " "Elaborating entity \"TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "wfifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244246833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246834 ""}  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244246834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244246870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244246870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244246894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244246894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/tag-fpga/TAG_Computer/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244246918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244246918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "D:/tag-fpga/TAG_Computer/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244246967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244246967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/tag-fpga/TAG_Computer/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244246969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244247022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244247022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "D:/tag-fpga/TAG_Computer/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244247081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244247081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "D:/tag-fpga/TAG_Computer/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244247146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244247146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_w:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "D:/tag-fpga/TAG_Computer/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_JTAG_UART_For_ARM0_scfifo_r TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_r:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_r " "Elaborating entity \"TAG_Computer_JTAG_UART_For_ARM0_scfifo_r\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|TAG_Computer_JTAG_UART_For_ARM0_scfifo_r:the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_r\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "the_TAG_Computer_JTAG_UART_For_ARM0_scfifo_r" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244247302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247303 ""}  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244247303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_UART_For_ARM0:jtag_uart_for_arm0\|alt_jtag_atlantic:TAG_Computer_JTAG_UART_For_ARM0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_JTAG_UART_For_ARM0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_LEDS TAG_Computer:u0\|TAG_Computer_LEDS:leds " "Elaborating entity \"TAG_Computer_LEDS\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_LEDS:leds\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "leds" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_Onchip_SRAM TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram " "Elaborating entity \"TAG_Computer_Onchip_SRAM\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "onchip_sram" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" "the_altsyncram" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244247545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TAG_Computer_Onchip_SRAM.hex " "Parameter \"init_file\" = \"TAG_Computer_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247547 ""}  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244247547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gab2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gab2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gab2 " "Found entity 1: altsyncram_gab2" {  } { { "db/altsyncram_gab2.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/altsyncram_gab2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244247594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244247594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gab2 TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_gab2:auto_generated " "Elaborating entity \"altsyncram_gab2\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_gab2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_PushButtons TAG_Computer:u0\|TAG_Computer_PushButtons:pushbuttons " "Elaborating entity \"TAG_Computer_PushButtons\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_PushButtons:pushbuttons\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "pushbuttons" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_SDRAM TAG_Computer:u0\|TAG_Computer_SDRAM:sdram " "Elaborating entity \"TAG_Computer_SDRAM\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_SDRAM:sdram\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "sdram" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_SDRAM_input_efifo_module TAG_Computer:u0\|TAG_Computer_SDRAM:sdram\|TAG_Computer_SDRAM_input_efifo_module:the_TAG_Computer_SDRAM_input_efifo_module " "Elaborating entity \"TAG_Computer_SDRAM_input_efifo_module\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_SDRAM:sdram\|TAG_Computer_SDRAM_input_efifo_module:the_TAG_Computer_SDRAM_input_efifo_module\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" "the_TAG_Computer_SDRAM_input_efifo_module" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_Slider_Switches TAG_Computer:u0\|TAG_Computer_Slider_Switches:slider_switches " "Elaborating entity \"TAG_Computer_Slider_Switches\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_Slider_Switches:slider_switches\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "slider_switches" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_SysID TAG_Computer:u0\|TAG_Computer_SysID:sysid " "Elaborating entity \"TAG_Computer_SysID\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_SysID:sysid\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "sysid" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_System_PLL TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll " "Elaborating entity \"TAG_Computer_System_PLL\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "system_pll" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_System_PLL_sys_pll TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll " "Elaborating entity \"TAG_Computer_System_PLL_sys_pll\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" "sys_pll" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" "altera_pll_i" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247932 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1614244247947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244247968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247973 ""}  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244247973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" "reset_from_locked" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"TAG_Computer_mm_interconnect_0\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "mm_interconnect_0" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244247988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "onchip_sram_s1_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "leds_s1_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm0_avalon_jtag_slave_translator\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "jtag_uart_for_arm0_avalon_jtag_slave_translator" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244248987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 2960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rsp_fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 3085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rdata_fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rsp_fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rdata_fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router:router " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router:router\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 4968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router:router\|TAG_Computer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router:router\|TAG_Computer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_002 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_002\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_002:router_002\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router_002" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_002_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_002:router_002\|TAG_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_002:router_002\|TAG_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_002.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_003 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_003\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_003:router_003\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router_003" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_003_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_003:router_003\|TAG_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_003:router_003\|TAG_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_003.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_005 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_005\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_005:router_005\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router_005" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_005_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_005:router_005\|TAG_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_005_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_005:router_005\|TAG_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_006 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_006\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_006:router_006\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router_006" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_006_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_006:router_006\|TAG_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_006_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_006:router_006\|TAG_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_007 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_007\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_007:router_007\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router_007" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_007_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_007:router_007\|TAG_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_007_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_007:router_007\|TAG_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_008 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_008\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_008:router_008\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router_008" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_008_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_008:router_008\|TAG_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_008_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_008:router_008\|TAG_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244249969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_016 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_016\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_016:router_016\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "router_016" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_router_016_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_016:router_016\|TAG_Computer_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_0_router_016_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_router_016:router_016\|TAG_Computer_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_router_016.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "onchip_sram_s1_burst_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 5590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_cmd_demux TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"TAG_Computer_mm_interconnect_0_cmd_demux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "cmd_demux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 6163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_cmd_demux_002 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_cmd_demux_002\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 6263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_cmd_mux TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"TAG_Computer_mm_interconnect_0_cmd_mux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "cmd_mux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 6446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_cmd_mux_001 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 6475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244250952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_cmd_mux_011 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_cmd_mux_011\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "cmd_mux_011" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 6759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_011.sv" "arb" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_011.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_rsp_demux TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"TAG_Computer_mm_interconnect_0_rsp_demux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "rsp_demux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 6811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_rsp_demux_001 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 6840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_rsp_demux_011 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_rsp_demux_011\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "rsp_demux_011" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 7124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_rsp_mux TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"TAG_Computer_mm_interconnect_0_rsp_mux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "rsp_mux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 7170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_rsp_mux_002 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_rsp_mux_002\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 7270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 7490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251339 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244251354 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244251355 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 7556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251409 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244251430 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244251430 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 7754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251480 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244251492 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244251492 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 8018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251568 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251568 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251568 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 8150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251649 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251649 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251650 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 8216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251709 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251710 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251710 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 8414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251779 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251781 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244251781 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_avalon_st_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"TAG_Computer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 8509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_avalon_st_adapter_001 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0.v" 8538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1 TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"TAG_Computer_mm_interconnect_1\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "mm_interconnect_1" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244251957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_agent" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_router TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router:router " "Elaborating entity \"TAG_Computer_mm_interconnect_1_router\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router:router\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "router" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address TAG_Computer_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at TAG_Computer_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244252330 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_1:mm_interconnect_1|TAG_Computer_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_router_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router:router\|TAG_Computer_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_1_router_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router:router\|TAG_Computer_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_router_001 TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"TAG_Computer_mm_interconnect_1_router_001\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router_001:router_001\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "router_001" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_router_001_default_decode TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router_001:router_001\|TAG_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"TAG_Computer_mm_interconnect_1_router_001_default_decode\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_router_001:router_001\|TAG_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_limiter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_cmd_demux TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"TAG_Computer_mm_interconnect_1_cmd_demux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "cmd_demux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_cmd_mux TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"TAG_Computer_mm_interconnect_1_cmd_mux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "cmd_mux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_rsp_demux TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"TAG_Computer_mm_interconnect_1_rsp_demux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "rsp_demux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_mm_interconnect_1_rsp_mux TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"TAG_Computer_mm_interconnect_1_rsp_mux\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|TAG_Computer_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "rsp_mux" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244252517 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244252518 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614244252518 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/TAG_Computer_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252569 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244252581 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614244252582 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_irq_mapper TAG_Computer:u0\|TAG_Computer_irq_mapper:irq_mapper " "Elaborating entity \"TAG_Computer_irq_mapper\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_irq_mapper:irq_mapper\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "irq_mapper" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAG_Computer_irq_mapper_001 TAG_Computer:u0\|TAG_Computer_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"TAG_Computer_irq_mapper_001\" for hierarchy \"TAG_Computer:u0\|TAG_Computer_irq_mapper_001:irq_mapper_001\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "irq_mapper_001" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TAG_Computer:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TAG_Computer:u0\|altera_reset_controller:rst_controller\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "rst_controller" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TAG_Computer:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TAG_Computer:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "TAG_Computer/synthesis/TAG_Computer.v" "rst_controller_001" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/TAG_Computer.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay HexTo7SegmentDisplay:HEXDisplay0_1 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"HexTo7SegmentDisplay:HEXDisplay0_1\"" {  } { { "TAG_Computer_Verilog.v" "HEXDisplay0_1" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244252683 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1614244255900 "|TAG_Computer_Verilog|TAG_Computer:u0|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1614244257122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.02.25.01:11:00 Progress: Loading sld13e549dc/alt_sld_fab_wrapper_hw.tcl " "2021.02.25.01:11:00 Progress: Loading sld13e549dc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244260552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244262903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244263060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244265844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244265864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244265894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244265939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244265944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614244265944 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1614244266644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13e549dc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13e549dc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld13e549dc/alt_sld_fab.v" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/sld13e549dc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244266744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244266744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244266797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244266797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244266809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244266809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244266817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244266817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244266853 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244266853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244266853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/tag-fpga/TAG_Computer/db/ip/sld13e549dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244266870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244266870 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614244281560 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614244281560 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1614244281560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244281616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244281618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244281657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244281657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244281705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TAG_Computer:u0\|TAG_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614244281707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614244281707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/tag-fpga/TAG_Computer/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614244281747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614244281747 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1614244282725 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1614244292915 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 0 1614244292915 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294030 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1614244294030 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614244294034 "|TAG_Computer_Verilog|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1614244294034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244294721 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1928 " "1928 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1614244300397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "TAG_Computer_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"TAG_Computer_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244300952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244301555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tag-fpga/TAG_Computer/TAG_Computer.map.smsg " "Generated suppressed messages file D:/tag-fpga/TAG_Computer/TAG_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614244302483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "25 0 2 0 0 " "Adding 25 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614244483937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244483937 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1614244484467 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1614244484467 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance TAG_Computer:u0\|TAG_Computer_System_PLL:system_pll\|TAG_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1614244484484 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1614244484484 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244485031 "|TAG_Computer_Verilog|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244485031 "|TAG_Computer_Verilog|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "TAG_Computer_Verilog.v" "" { Text "D:/tag-fpga/TAG_Computer/TAG_Computer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614244485031 "|TAG_Computer_Verilog|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614244485031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11485 " "Implemented 11485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614244485060 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614244485060 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Implemented 159 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1614244485060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10421 " "Implemented 10421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614244485060 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1614244485060 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1614244485060 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1614244485060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614244485060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5345 " "Peak virtual memory: 5345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614244485294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 01:14:45 2021 " "Processing ended: Thu Feb 25 01:14:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614244485294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614244485294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:36 " "Total CPU time (on all processors): 00:04:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614244485294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614244485294 ""}
