<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Suhail/Desktop/Work/Machxo2_SPI/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/platform1_top.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/platform1_top.v(1,10-1,30) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(46,10-46,25) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/system_conf.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(327,10-327,59) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(48,10-48,21) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/pmi_def.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(50,10-50,25) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/system_conf.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(51,10-51,55) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_include.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(52,10-52,57) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(47,10-47,25) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/system_conf.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(53,10-53,55) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(54,10-54,57) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(55,10-55,52) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(56,10-56,51) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(57,10-57,52) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(82,4-82,47) (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(83,4-83,47) (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(84,4-84,47) (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(58,10-58,51) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(113,4-113,90) (VERI-1199) parameter declaration becomes local in lm8 with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(114,4-114,96) (VERI-1199) parameter declaration becomes local in lm8 with formal parameter declaration list
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(328,10-328,49) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(79,10-79,25) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/system_conf.v
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(176,4-176,23) (VERI-1199) parameter declaration becomes local in gpio with formal parameter declaration list
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(329,10-329,49) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(65,10-65,25) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/system_conf.v
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(87,4-87,23) (VERI-1199) parameter declaration becomes local in tpio with formal parameter declaration list
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(330,10-330,59) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v(125,12-125,17) (VERI-1214) assignment to input value
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v(129,4-129,91) (VERI-1199) parameter declaration becomes local in spi_flash with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v(130,4-130,78) (VERI-1199) parameter declaration becomes local in spi_flash with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v(131,4-131,111) (VERI-1199) parameter declaration becomes local in spi_flash with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v(132,4-132,143) (VERI-1199) parameter declaration becomes local in spi_flash with formal parameter declaration list
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(331,10-331,57) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v(176,4-176,31) (VERI-1199) parameter declaration becomes local in wb_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v(177,4-177,31) (VERI-1199) parameter declaration becomes local in wb_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v(178,4-178,31) (VERI-1199) parameter declaration becomes local in wb_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v(180,4-180,30) (VERI-1199) parameter declaration becomes local in wb_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v(181,4-181,30) (VERI-1199) parameter declaration becomes local in wb_intf with formal parameter declaration list
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(332,10-332,64) (VERI-1328) analyzing included file C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(93,4-93,33) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(94,4-94,33) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(95,4-95,33) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(96,4-96,33) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(98,4-98,34) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(99,4-99,34) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(100,4-100,34) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(101,4-101,34) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(102,4-102,34) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(103,4-103,34) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(104,4-104,34) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(106,4-106,29) (VERI-1199) parameter declaration becomes local in spi_flash_intf with formal parameter declaration list
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/platform1_top.v(3,8-3,21) (VERI-1018) compiling module platform1_top
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/platform1_top.v(3,1-31,10) (VERI-9000) elaborating module 'platform1_top'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(335,1-678,10) (VERI-9000) elaborating module 'platform1_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(48,1-325,10) (VERI-9000) elaborating module 'arbiter2_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1126,10) (VERI-9000) elaborating module 'lm8_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v(47,1-484,10) (VERI-9000) elaborating module 'spi_flash_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-661,10) (VERI-9000) elaborating module 'lm8_core_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v(52,1-1336,10) (VERI-9000) elaborating module 'wb_intf_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(47,1-599,10) (VERI-9000) elaborating module 'spi_flash_intf_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) (VERI-9000) elaborating module 'lm8_idec_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) (VERI-9000) elaborating module 'lm8_alu_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-534,10) (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) (VERI-9000) elaborating module 'lm8_io_cntl_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) (VERI-9000) elaborating module 'lm8_interrupt_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/platform1_top.v(3,1-31,10) (VERI-9000) elaborating module 'platform1_top'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(335,1-678,10) (VERI-9000) elaborating module 'platform1_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(48,1-325,10) (VERI-9000) elaborating module 'arbiter2_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1126,10) (VERI-9000) elaborating module 'lm8_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash.v(47,1-484,10) (VERI-9000) elaborating module 'spi_flash_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-661,10) (VERI-9000) elaborating module 'lm8_core_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/wb_intf.v(52,1-1336,10) (VERI-9000) elaborating module 'wb_intf_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/spi_flash/rtl/verilog/spi_flash_intf.v(47,1-599,10) (VERI-9000) elaborating module 'spi_flash_intf_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_2'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) (VERI-9000) elaborating module 'lm8_idec_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) (VERI-9000) elaborating module 'lm8_alu_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-534,10) (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) (VERI-9000) elaborating module 'lm8_io_cntl_uniq_1'
INFO - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) (VERI-9000) elaborating module 'lm8_interrupt_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
WARNING - C:/Users/Suhail/Desktop/Work/Machxo2_SPI/platform1/soc/../soc/platform1.v(559,1-592,35) (VERI-1927) port PIO_IN remains unconnected for this instance
Done: design load finished with (0) errors, and (30) warnings

</PRE></BODY></HTML>