
Test_Uart_004.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032d4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003390  08003390  00013390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003418  08003418  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003418  08003418  00013418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003420  08003420  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003420  08003420  00013420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003424  08003424  00013424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003428  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  2000000c  08003434  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001bc  08003434  000201bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b9f8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc5  00000000  00000000  0002ba2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  0002d6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000828  00000000  00000000  0002dfc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015a41  00000000  00000000  0002e7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b42d  00000000  00000000  00044231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088841  00000000  00000000  0004f65e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7e9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e78  00000000  00000000  000d7ef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003378 	.word	0x08003378

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003378 	.word	0x08003378

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback ( UART_HandleTypeDef *huart )
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
    while ( 1 ) ;
 8000624:	e7fe      	b.n	8000624 <HAL_UART_RxCpltCallback+0x8>
	...

08000628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062c:	f000 fa60 	bl	8000af0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000630:	f000 f81a 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000634:	f000 f900 	bl	8000838 <MX_GPIO_Init>
  MX_DMA_Init();
 8000638:	f000 f8e0 	bl	80007fc <MX_DMA_Init>
  MX_USART1_UART_Init();
 800063c:	f000 f85c 	bl	80006f8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000640:	f000 f8a8 	bl	8000794 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uart_status = HAL_UART_Receive_DMA ( &huart1 , rx , sizeof ( rx ) ) ;
 8000644:	4905      	ldr	r1, [pc, #20]	; (800065c <main+0x34>)
 8000646:	4b06      	ldr	r3, [pc, #24]	; (8000660 <main+0x38>)
 8000648:	2205      	movs	r2, #5
 800064a:	0018      	movs	r0, r3
 800064c:	f001 fe4a 	bl	80022e4 <HAL_UART_Receive_DMA>
 8000650:	0003      	movs	r3, r0
 8000652:	001a      	movs	r2, r3
 8000654:	4b03      	ldr	r3, [pc, #12]	; (8000664 <main+0x3c>)
 8000656:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000658:	e7fe      	b.n	8000658 <main+0x30>
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	200001b0 	.word	0x200001b0
 8000660:	20000028 	.word	0x20000028
 8000664:	200001ac 	.word	0x200001ac

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b590      	push	{r4, r7, lr}
 800066a:	b093      	sub	sp, #76	; 0x4c
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	2410      	movs	r4, #16
 8000670:	193b      	adds	r3, r7, r4
 8000672:	0018      	movs	r0, r3
 8000674:	2338      	movs	r3, #56	; 0x38
 8000676:	001a      	movs	r2, r3
 8000678:	2100      	movs	r1, #0
 800067a:	f002 fe75 	bl	8003368 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067e:	003b      	movs	r3, r7
 8000680:	0018      	movs	r0, r3
 8000682:	2310      	movs	r3, #16
 8000684:	001a      	movs	r2, r3
 8000686:	2100      	movs	r1, #0
 8000688:	f002 fe6e 	bl	8003368 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800068c:	2380      	movs	r3, #128	; 0x80
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	0018      	movs	r0, r3
 8000692:	f000 ff47 	bl	8001524 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000696:	193b      	adds	r3, r7, r4
 8000698:	2202      	movs	r2, #2
 800069a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069c:	193b      	adds	r3, r7, r4
 800069e:	2280      	movs	r2, #128	; 0x80
 80006a0:	0052      	lsls	r2, r2, #1
 80006a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	2200      	movs	r2, #0
 80006a8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	2240      	movs	r2, #64	; 0x40
 80006ae:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	0018      	movs	r0, r3
 80006ba:	f000 ff7f 	bl	80015bc <HAL_RCC_OscConfig>
 80006be:	1e03      	subs	r3, r0, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80006c2:	f000 f8cf 	bl	8000864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c6:	003b      	movs	r3, r7
 80006c8:	2207      	movs	r2, #7
 80006ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006cc:	003b      	movs	r3, r7
 80006ce:	2200      	movs	r2, #0
 80006d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	003b      	movs	r3, r7
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d8:	003b      	movs	r3, r7
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006de:	003b      	movs	r3, r7
 80006e0:	2100      	movs	r1, #0
 80006e2:	0018      	movs	r0, r3
 80006e4:	f001 fa84 	bl	8001bf0 <HAL_RCC_ClockConfig>
 80006e8:	1e03      	subs	r3, r0, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80006ec:	f000 f8ba 	bl	8000864 <Error_Handler>
  }
}
 80006f0:	46c0      	nop			; (mov r8, r8)
 80006f2:	46bd      	mov	sp, r7
 80006f4:	b013      	add	sp, #76	; 0x4c
 80006f6:	bd90      	pop	{r4, r7, pc}

080006f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006fc:	4b23      	ldr	r3, [pc, #140]	; (800078c <MX_USART1_UART_Init+0x94>)
 80006fe:	4a24      	ldr	r2, [pc, #144]	; (8000790 <MX_USART1_UART_Init+0x98>)
 8000700:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000702:	4b22      	ldr	r3, [pc, #136]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000704:	22e1      	movs	r2, #225	; 0xe1
 8000706:	0252      	lsls	r2, r2, #9
 8000708:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800070a:	4b20      	ldr	r3, [pc, #128]	; (800078c <MX_USART1_UART_Init+0x94>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000716:	4b1d      	ldr	r3, [pc, #116]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800071c:	4b1b      	ldr	r3, [pc, #108]	; (800078c <MX_USART1_UART_Init+0x94>)
 800071e:	220c      	movs	r2, #12
 8000720:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000722:	4b1a      	ldr	r3, [pc, #104]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000728:	4b18      	ldr	r3, [pc, #96]	; (800078c <MX_USART1_UART_Init+0x94>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800072e:	4b17      	ldr	r3, [pc, #92]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000736:	2200      	movs	r2, #0
 8000738:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <MX_USART1_UART_Init+0x94>)
 800073c:	2200      	movs	r2, #0
 800073e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000742:	0018      	movs	r0, r3
 8000744:	f001 fd78 	bl	8002238 <HAL_UART_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800074c:	f000 f88a 	bl	8000864 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000750:	4b0e      	ldr	r3, [pc, #56]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000752:	2100      	movs	r1, #0
 8000754:	0018      	movs	r0, r3
 8000756:	f002 fd03 	bl	8003160 <HAL_UARTEx_SetTxFifoThreshold>
 800075a:	1e03      	subs	r3, r0, #0
 800075c:	d001      	beq.n	8000762 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800075e:	f000 f881 	bl	8000864 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000762:	4b0a      	ldr	r3, [pc, #40]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000764:	2100      	movs	r1, #0
 8000766:	0018      	movs	r0, r3
 8000768:	f002 fd3a 	bl	80031e0 <HAL_UARTEx_SetRxFifoThreshold>
 800076c:	1e03      	subs	r3, r0, #0
 800076e:	d001      	beq.n	8000774 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000770:	f000 f878 	bl	8000864 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <MX_USART1_UART_Init+0x94>)
 8000776:	0018      	movs	r0, r3
 8000778:	f002 fcb8 	bl	80030ec <HAL_UARTEx_DisableFifoMode>
 800077c:	1e03      	subs	r3, r0, #0
 800077e:	d001      	beq.n	8000784 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000780:	f000 f870 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	20000028 	.word	0x20000028
 8000790:	40013800 	.word	0x40013800

08000794 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000798:	4b16      	ldr	r3, [pc, #88]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 800079a:	4a17      	ldr	r2, [pc, #92]	; (80007f8 <MX_USART2_UART_Init+0x64>)
 800079c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800079e:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007a0:	22e1      	movs	r2, #225	; 0xe1
 80007a2:	0252      	lsls	r2, r2, #9
 80007a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007a6:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007ac:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007b2:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b8:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007ba:	220c      	movs	r2, #12
 80007bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007be:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c4:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ca:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007d0:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007d8:	2200      	movs	r2, #0
 80007da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <MX_USART2_UART_Init+0x60>)
 80007de:	0018      	movs	r0, r3
 80007e0:	f001 fd2a 	bl	8002238 <HAL_UART_Init>
 80007e4:	1e03      	subs	r3, r0, #0
 80007e6:	d001      	beq.n	80007ec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007e8:	f000 f83c 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ec:	46c0      	nop			; (mov r8, r8)
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	200000bc 	.word	0x200000bc
 80007f8:	40004400 	.word	0x40004400

080007fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000802:	4b0c      	ldr	r3, [pc, #48]	; (8000834 <MX_DMA_Init+0x38>)
 8000804:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000806:	4b0b      	ldr	r3, [pc, #44]	; (8000834 <MX_DMA_Init+0x38>)
 8000808:	2101      	movs	r1, #1
 800080a:	430a      	orrs	r2, r1
 800080c:	639a      	str	r2, [r3, #56]	; 0x38
 800080e:	4b09      	ldr	r3, [pc, #36]	; (8000834 <MX_DMA_Init+0x38>)
 8000810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000812:	2201      	movs	r2, #1
 8000814:	4013      	ands	r3, r2
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800081a:	2200      	movs	r2, #0
 800081c:	2100      	movs	r1, #0
 800081e:	2009      	movs	r0, #9
 8000820:	f000 fa98 	bl	8000d54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000824:	2009      	movs	r0, #9
 8000826:	f000 faaa 	bl	8000d7e <HAL_NVIC_EnableIRQ>

}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b002      	add	sp, #8
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	40021000 	.word	0x40021000

08000838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <MX_GPIO_Init+0x28>)
 8000840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000842:	4b07      	ldr	r3, [pc, #28]	; (8000860 <MX_GPIO_Init+0x28>)
 8000844:	2101      	movs	r1, #1
 8000846:	430a      	orrs	r2, r1
 8000848:	635a      	str	r2, [r3, #52]	; 0x34
 800084a:	4b05      	ldr	r3, [pc, #20]	; (8000860 <MX_GPIO_Init+0x28>)
 800084c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800084e:	2201      	movs	r2, #1
 8000850:	4013      	ands	r3, r2
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]

}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	46bd      	mov	sp, r7
 800085a:	b002      	add	sp, #8
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	40021000 	.word	0x40021000

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800086c:	e7fe      	b.n	800086c <Error_Handler+0x8>
	...

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	4b0f      	ldr	r3, [pc, #60]	; (80008b4 <HAL_MspInit+0x44>)
 8000878:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800087a:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <HAL_MspInit+0x44>)
 800087c:	2101      	movs	r1, #1
 800087e:	430a      	orrs	r2, r1
 8000880:	641a      	str	r2, [r3, #64]	; 0x40
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <HAL_MspInit+0x44>)
 8000884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000886:	2201      	movs	r2, #1
 8000888:	4013      	ands	r3, r2
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <HAL_MspInit+0x44>)
 8000890:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <HAL_MspInit+0x44>)
 8000894:	2180      	movs	r1, #128	; 0x80
 8000896:	0549      	lsls	r1, r1, #21
 8000898:	430a      	orrs	r2, r1
 800089a:	63da      	str	r2, [r3, #60]	; 0x3c
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <HAL_MspInit+0x44>)
 800089e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008a0:	2380      	movs	r3, #128	; 0x80
 80008a2:	055b      	lsls	r3, r3, #21
 80008a4:	4013      	ands	r3, r2
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b002      	add	sp, #8
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	40021000 	.word	0x40021000

080008b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b097      	sub	sp, #92	; 0x5c
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c0:	2344      	movs	r3, #68	; 0x44
 80008c2:	18fb      	adds	r3, r7, r3
 80008c4:	0018      	movs	r0, r3
 80008c6:	2314      	movs	r3, #20
 80008c8:	001a      	movs	r2, r3
 80008ca:	2100      	movs	r1, #0
 80008cc:	f002 fd4c 	bl	8003368 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008d0:	241c      	movs	r4, #28
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0018      	movs	r0, r3
 80008d6:	2328      	movs	r3, #40	; 0x28
 80008d8:	001a      	movs	r2, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	f002 fd44 	bl	8003368 <memset>
  if(huart->Instance==USART1)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a53      	ldr	r2, [pc, #332]	; (8000a34 <HAL_UART_MspInit+0x17c>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d16a      	bne.n	80009c0 <HAL_UART_MspInit+0x108>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2201      	movs	r2, #1
 80008ee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	2200      	movs	r2, #0
 80008f4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	0018      	movs	r0, r3
 80008fa:	f001 fb23 	bl	8001f44 <HAL_RCCEx_PeriphCLKConfig>
 80008fe:	1e03      	subs	r3, r0, #0
 8000900:	d001      	beq.n	8000906 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000902:	f7ff ffaf 	bl	8000864 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000906:	4b4c      	ldr	r3, [pc, #304]	; (8000a38 <HAL_UART_MspInit+0x180>)
 8000908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800090a:	4b4b      	ldr	r3, [pc, #300]	; (8000a38 <HAL_UART_MspInit+0x180>)
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	01c9      	lsls	r1, r1, #7
 8000910:	430a      	orrs	r2, r1
 8000912:	641a      	str	r2, [r3, #64]	; 0x40
 8000914:	4b48      	ldr	r3, [pc, #288]	; (8000a38 <HAL_UART_MspInit+0x180>)
 8000916:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	01db      	lsls	r3, r3, #7
 800091c:	4013      	ands	r3, r2
 800091e:	61bb      	str	r3, [r7, #24]
 8000920:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b45      	ldr	r3, [pc, #276]	; (8000a38 <HAL_UART_MspInit+0x180>)
 8000924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000926:	4b44      	ldr	r3, [pc, #272]	; (8000a38 <HAL_UART_MspInit+0x180>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	635a      	str	r2, [r3, #52]	; 0x34
 800092e:	4b42      	ldr	r3, [pc, #264]	; (8000a38 <HAL_UART_MspInit+0x180>)
 8000930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000932:	2201      	movs	r2, #1
 8000934:	4013      	ands	r3, r2
 8000936:	617b      	str	r3, [r7, #20]
 8000938:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800093a:	2144      	movs	r1, #68	; 0x44
 800093c:	187b      	adds	r3, r7, r1
 800093e:	22c0      	movs	r2, #192	; 0xc0
 8000940:	00d2      	lsls	r2, r2, #3
 8000942:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2202      	movs	r2, #2
 8000948:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2201      	movs	r2, #1
 800095a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095c:	187a      	adds	r2, r7, r1
 800095e:	23a0      	movs	r3, #160	; 0xa0
 8000960:	05db      	lsls	r3, r3, #23
 8000962:	0011      	movs	r1, r2
 8000964:	0018      	movs	r0, r3
 8000966:	f000 fc79 	bl	800125c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800096a:	4b34      	ldr	r3, [pc, #208]	; (8000a3c <HAL_UART_MspInit+0x184>)
 800096c:	4a34      	ldr	r2, [pc, #208]	; (8000a40 <HAL_UART_MspInit+0x188>)
 800096e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000970:	4b32      	ldr	r3, [pc, #200]	; (8000a3c <HAL_UART_MspInit+0x184>)
 8000972:	2232      	movs	r2, #50	; 0x32
 8000974:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000976:	4b31      	ldr	r3, [pc, #196]	; (8000a3c <HAL_UART_MspInit+0x184>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800097c:	4b2f      	ldr	r3, [pc, #188]	; (8000a3c <HAL_UART_MspInit+0x184>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000982:	4b2e      	ldr	r3, [pc, #184]	; (8000a3c <HAL_UART_MspInit+0x184>)
 8000984:	2280      	movs	r2, #128	; 0x80
 8000986:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000988:	4b2c      	ldr	r3, [pc, #176]	; (8000a3c <HAL_UART_MspInit+0x184>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800098e:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <HAL_UART_MspInit+0x184>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000994:	4b29      	ldr	r3, [pc, #164]	; (8000a3c <HAL_UART_MspInit+0x184>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800099a:	4b28      	ldr	r3, [pc, #160]	; (8000a3c <HAL_UART_MspInit+0x184>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80009a0:	4b26      	ldr	r3, [pc, #152]	; (8000a3c <HAL_UART_MspInit+0x184>)
 80009a2:	0018      	movs	r0, r3
 80009a4:	f000 fa08 	bl	8000db8 <HAL_DMA_Init>
 80009a8:	1e03      	subs	r3, r0, #0
 80009aa:	d001      	beq.n	80009b0 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 80009ac:	f7ff ff5a 	bl	8000864 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2180      	movs	r1, #128	; 0x80
 80009b4:	4a21      	ldr	r2, [pc, #132]	; (8000a3c <HAL_UART_MspInit+0x184>)
 80009b6:	505a      	str	r2, [r3, r1]
 80009b8:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <HAL_UART_MspInit+0x184>)
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009be:	e035      	b.n	8000a2c <HAL_UART_MspInit+0x174>
  else if(huart->Instance==USART2)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a1f      	ldr	r2, [pc, #124]	; (8000a44 <HAL_UART_MspInit+0x18c>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d130      	bne.n	8000a2c <HAL_UART_MspInit+0x174>
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ca:	4b1b      	ldr	r3, [pc, #108]	; (8000a38 <HAL_UART_MspInit+0x180>)
 80009cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009ce:	4b1a      	ldr	r3, [pc, #104]	; (8000a38 <HAL_UART_MspInit+0x180>)
 80009d0:	2180      	movs	r1, #128	; 0x80
 80009d2:	0289      	lsls	r1, r1, #10
 80009d4:	430a      	orrs	r2, r1
 80009d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80009d8:	4b17      	ldr	r3, [pc, #92]	; (8000a38 <HAL_UART_MspInit+0x180>)
 80009da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	029b      	lsls	r3, r3, #10
 80009e0:	4013      	ands	r3, r2
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e6:	4b14      	ldr	r3, [pc, #80]	; (8000a38 <HAL_UART_MspInit+0x180>)
 80009e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ea:	4b13      	ldr	r3, [pc, #76]	; (8000a38 <HAL_UART_MspInit+0x180>)
 80009ec:	2101      	movs	r1, #1
 80009ee:	430a      	orrs	r2, r1
 80009f0:	635a      	str	r2, [r3, #52]	; 0x34
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <HAL_UART_MspInit+0x180>)
 80009f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009f6:	2201      	movs	r2, #1
 80009f8:	4013      	ands	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009fe:	2144      	movs	r1, #68	; 0x44
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	220c      	movs	r2, #12
 8000a04:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2202      	movs	r2, #2
 8000a0a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2200      	movs	r2, #0
 8000a16:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1e:	187a      	adds	r2, r7, r1
 8000a20:	23a0      	movs	r3, #160	; 0xa0
 8000a22:	05db      	lsls	r3, r3, #23
 8000a24:	0011      	movs	r1, r2
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 fc18 	bl	800125c <HAL_GPIO_Init>
}
 8000a2c:	46c0      	nop			; (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b017      	add	sp, #92	; 0x5c
 8000a32:	bd90      	pop	{r4, r7, pc}
 8000a34:	40013800 	.word	0x40013800
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	20000150 	.word	0x20000150
 8000a40:	40020008 	.word	0x40020008
 8000a44:	40004400 	.word	0x40004400

08000a48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a4c:	e7fe      	b.n	8000a4c <NMI_Handler+0x4>

08000a4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a52:	e7fe      	b.n	8000a52 <HardFault_Handler+0x4>

08000a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a6c:	f000 f8aa 	bl	8000bc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a70:	46c0      	nop			; (mov r8, r8)
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000a7c:	4b03      	ldr	r3, [pc, #12]	; (8000a8c <DMA1_Channel1_IRQHandler+0x14>)
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f000 faaa 	bl	8000fd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000a84:	46c0      	nop			; (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	20000150 	.word	0x20000150

08000a90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a9c:	480d      	ldr	r0, [pc, #52]	; (8000ad4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a9e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000aa0:	f7ff fff6 	bl	8000a90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa4:	480c      	ldr	r0, [pc, #48]	; (8000ad8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aa6:	490d      	ldr	r1, [pc, #52]	; (8000adc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aa8:	4a0d      	ldr	r2, [pc, #52]	; (8000ae0 <LoopForever+0xe>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0a      	ldr	r2, [pc, #40]	; (8000ae4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000abc:	4c0a      	ldr	r4, [pc, #40]	; (8000ae8 <LoopForever+0x16>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000aca:	f002 fc29 	bl	8003320 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000ace:	f7ff fdab 	bl	8000628 <main>

08000ad2 <LoopForever>:

LoopForever:
  b LoopForever
 8000ad2:	e7fe      	b.n	8000ad2 <LoopForever>
  ldr   r0, =_estack
 8000ad4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ad8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000adc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ae0:	08003428 	.word	0x08003428
  ldr r2, =_sbss
 8000ae4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ae8:	200001bc 	.word	0x200001bc

08000aec <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aec:	e7fe      	b.n	8000aec <ADC1_IRQHandler>
	...

08000af0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000afc:	4b0b      	ldr	r3, [pc, #44]	; (8000b2c <HAL_Init+0x3c>)
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	4b0a      	ldr	r3, [pc, #40]	; (8000b2c <HAL_Init+0x3c>)
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	0049      	lsls	r1, r1, #1
 8000b06:	430a      	orrs	r2, r1
 8000b08:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b0a:	2003      	movs	r0, #3
 8000b0c:	f000 f810 	bl	8000b30 <HAL_InitTick>
 8000b10:	1e03      	subs	r3, r0, #0
 8000b12:	d003      	beq.n	8000b1c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b14:	1dfb      	adds	r3, r7, #7
 8000b16:	2201      	movs	r2, #1
 8000b18:	701a      	strb	r2, [r3, #0]
 8000b1a:	e001      	b.n	8000b20 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b1c:	f7ff fea8 	bl	8000870 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b20:	1dfb      	adds	r3, r7, #7
 8000b22:	781b      	ldrb	r3, [r3, #0]
}
 8000b24:	0018      	movs	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b002      	add	sp, #8
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40022000 	.word	0x40022000

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b590      	push	{r4, r7, lr}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b38:	230f      	movs	r3, #15
 8000b3a:	18fb      	adds	r3, r7, r3
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b40:	4b1d      	ldr	r3, [pc, #116]	; (8000bb8 <HAL_InitTick+0x88>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d02b      	beq.n	8000ba0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000b48:	4b1c      	ldr	r3, [pc, #112]	; (8000bbc <HAL_InitTick+0x8c>)
 8000b4a:	681c      	ldr	r4, [r3, #0]
 8000b4c:	4b1a      	ldr	r3, [pc, #104]	; (8000bb8 <HAL_InitTick+0x88>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	0019      	movs	r1, r3
 8000b52:	23fa      	movs	r3, #250	; 0xfa
 8000b54:	0098      	lsls	r0, r3, #2
 8000b56:	f7ff fad5 	bl	8000104 <__udivsi3>
 8000b5a:	0003      	movs	r3, r0
 8000b5c:	0019      	movs	r1, r3
 8000b5e:	0020      	movs	r0, r4
 8000b60:	f7ff fad0 	bl	8000104 <__udivsi3>
 8000b64:	0003      	movs	r3, r0
 8000b66:	0018      	movs	r0, r3
 8000b68:	f000 f919 	bl	8000d9e <HAL_SYSTICK_Config>
 8000b6c:	1e03      	subs	r3, r0, #0
 8000b6e:	d112      	bne.n	8000b96 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b03      	cmp	r3, #3
 8000b74:	d80a      	bhi.n	8000b8c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	2301      	movs	r3, #1
 8000b7a:	425b      	negs	r3, r3
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 f8e8 	bl	8000d54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b84:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <HAL_InitTick+0x90>)
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	e00d      	b.n	8000ba8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	18fb      	adds	r3, r7, r3
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
 8000b94:	e008      	b.n	8000ba8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b96:	230f      	movs	r3, #15
 8000b98:	18fb      	adds	r3, r7, r3
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	701a      	strb	r2, [r3, #0]
 8000b9e:	e003      	b.n	8000ba8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ba0:	230f      	movs	r3, #15
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ba8:	230f      	movs	r3, #15
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	781b      	ldrb	r3, [r3, #0]
}
 8000bae:	0018      	movs	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b005      	add	sp, #20
 8000bb4:	bd90      	pop	{r4, r7, pc}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	20000008 	.word	0x20000008
 8000bbc:	20000000 	.word	0x20000000
 8000bc0:	20000004 	.word	0x20000004

08000bc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <HAL_IncTick+0x1c>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	001a      	movs	r2, r3
 8000bce:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <HAL_IncTick+0x20>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	18d2      	adds	r2, r2, r3
 8000bd4:	4b03      	ldr	r3, [pc, #12]	; (8000be4 <HAL_IncTick+0x20>)
 8000bd6:	601a      	str	r2, [r3, #0]
}
 8000bd8:	46c0      	nop			; (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	20000008 	.word	0x20000008
 8000be4:	200001b8 	.word	0x200001b8

08000be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  return uwTick;
 8000bec:	4b02      	ldr	r3, [pc, #8]	; (8000bf8 <HAL_GetTick+0x10>)
 8000bee:	681b      	ldr	r3, [r3, #0]
}
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	200001b8 	.word	0x200001b8

08000bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	0002      	movs	r2, r0
 8000c04:	1dfb      	adds	r3, r7, #7
 8000c06:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c08:	1dfb      	adds	r3, r7, #7
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b7f      	cmp	r3, #127	; 0x7f
 8000c0e:	d809      	bhi.n	8000c24 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c10:	1dfb      	adds	r3, r7, #7
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	001a      	movs	r2, r3
 8000c16:	231f      	movs	r3, #31
 8000c18:	401a      	ands	r2, r3
 8000c1a:	4b04      	ldr	r3, [pc, #16]	; (8000c2c <__NVIC_EnableIRQ+0x30>)
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	4091      	lsls	r1, r2
 8000c20:	000a      	movs	r2, r1
 8000c22:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000c24:	46c0      	nop			; (mov r8, r8)
 8000c26:	46bd      	mov	sp, r7
 8000c28:	b002      	add	sp, #8
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	e000e100 	.word	0xe000e100

08000c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	0002      	movs	r2, r0
 8000c38:	6039      	str	r1, [r7, #0]
 8000c3a:	1dfb      	adds	r3, r7, #7
 8000c3c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c3e:	1dfb      	adds	r3, r7, #7
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	2b7f      	cmp	r3, #127	; 0x7f
 8000c44:	d828      	bhi.n	8000c98 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c46:	4a2f      	ldr	r2, [pc, #188]	; (8000d04 <__NVIC_SetPriority+0xd4>)
 8000c48:	1dfb      	adds	r3, r7, #7
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	b25b      	sxtb	r3, r3
 8000c4e:	089b      	lsrs	r3, r3, #2
 8000c50:	33c0      	adds	r3, #192	; 0xc0
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	589b      	ldr	r3, [r3, r2]
 8000c56:	1dfa      	adds	r2, r7, #7
 8000c58:	7812      	ldrb	r2, [r2, #0]
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	400a      	ands	r2, r1
 8000c60:	00d2      	lsls	r2, r2, #3
 8000c62:	21ff      	movs	r1, #255	; 0xff
 8000c64:	4091      	lsls	r1, r2
 8000c66:	000a      	movs	r2, r1
 8000c68:	43d2      	mvns	r2, r2
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	019b      	lsls	r3, r3, #6
 8000c72:	22ff      	movs	r2, #255	; 0xff
 8000c74:	401a      	ands	r2, r3
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	4003      	ands	r3, r0
 8000c80:	00db      	lsls	r3, r3, #3
 8000c82:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c84:	481f      	ldr	r0, [pc, #124]	; (8000d04 <__NVIC_SetPriority+0xd4>)
 8000c86:	1dfb      	adds	r3, r7, #7
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	b25b      	sxtb	r3, r3
 8000c8c:	089b      	lsrs	r3, r3, #2
 8000c8e:	430a      	orrs	r2, r1
 8000c90:	33c0      	adds	r3, #192	; 0xc0
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c96:	e031      	b.n	8000cfc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c98:	4a1b      	ldr	r2, [pc, #108]	; (8000d08 <__NVIC_SetPriority+0xd8>)
 8000c9a:	1dfb      	adds	r3, r7, #7
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	0019      	movs	r1, r3
 8000ca0:	230f      	movs	r3, #15
 8000ca2:	400b      	ands	r3, r1
 8000ca4:	3b08      	subs	r3, #8
 8000ca6:	089b      	lsrs	r3, r3, #2
 8000ca8:	3306      	adds	r3, #6
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	18d3      	adds	r3, r2, r3
 8000cae:	3304      	adds	r3, #4
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	1dfa      	adds	r2, r7, #7
 8000cb4:	7812      	ldrb	r2, [r2, #0]
 8000cb6:	0011      	movs	r1, r2
 8000cb8:	2203      	movs	r2, #3
 8000cba:	400a      	ands	r2, r1
 8000cbc:	00d2      	lsls	r2, r2, #3
 8000cbe:	21ff      	movs	r1, #255	; 0xff
 8000cc0:	4091      	lsls	r1, r2
 8000cc2:	000a      	movs	r2, r1
 8000cc4:	43d2      	mvns	r2, r2
 8000cc6:	401a      	ands	r2, r3
 8000cc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	019b      	lsls	r3, r3, #6
 8000cce:	22ff      	movs	r2, #255	; 0xff
 8000cd0:	401a      	ands	r2, r3
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	2303      	movs	r3, #3
 8000cda:	4003      	ands	r3, r0
 8000cdc:	00db      	lsls	r3, r3, #3
 8000cde:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce0:	4809      	ldr	r0, [pc, #36]	; (8000d08 <__NVIC_SetPriority+0xd8>)
 8000ce2:	1dfb      	adds	r3, r7, #7
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	001c      	movs	r4, r3
 8000ce8:	230f      	movs	r3, #15
 8000cea:	4023      	ands	r3, r4
 8000cec:	3b08      	subs	r3, #8
 8000cee:	089b      	lsrs	r3, r3, #2
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	3306      	adds	r3, #6
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	18c3      	adds	r3, r0, r3
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	601a      	str	r2, [r3, #0]
}
 8000cfc:	46c0      	nop			; (mov r8, r8)
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b003      	add	sp, #12
 8000d02:	bd90      	pop	{r4, r7, pc}
 8000d04:	e000e100 	.word	0xe000e100
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	1e5a      	subs	r2, r3, #1
 8000d18:	2380      	movs	r3, #128	; 0x80
 8000d1a:	045b      	lsls	r3, r3, #17
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d301      	bcc.n	8000d24 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d20:	2301      	movs	r3, #1
 8000d22:	e010      	b.n	8000d46 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d24:	4b0a      	ldr	r3, [pc, #40]	; (8000d50 <SysTick_Config+0x44>)
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	3a01      	subs	r2, #1
 8000d2a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	425b      	negs	r3, r3
 8000d30:	2103      	movs	r1, #3
 8000d32:	0018      	movs	r0, r3
 8000d34:	f7ff ff7c 	bl	8000c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d38:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <SysTick_Config+0x44>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d3e:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <SysTick_Config+0x44>)
 8000d40:	2207      	movs	r2, #7
 8000d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	0018      	movs	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b002      	add	sp, #8
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	e000e010 	.word	0xe000e010

08000d54 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60b9      	str	r1, [r7, #8]
 8000d5c:	607a      	str	r2, [r7, #4]
 8000d5e:	210f      	movs	r1, #15
 8000d60:	187b      	adds	r3, r7, r1
 8000d62:	1c02      	adds	r2, r0, #0
 8000d64:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d66:	68ba      	ldr	r2, [r7, #8]
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	b25b      	sxtb	r3, r3
 8000d6e:	0011      	movs	r1, r2
 8000d70:	0018      	movs	r0, r3
 8000d72:	f7ff ff5d 	bl	8000c30 <__NVIC_SetPriority>
}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	b004      	add	sp, #16
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	0002      	movs	r2, r0
 8000d86:	1dfb      	adds	r3, r7, #7
 8000d88:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d8a:	1dfb      	adds	r3, r7, #7
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	b25b      	sxtb	r3, r3
 8000d90:	0018      	movs	r0, r3
 8000d92:	f7ff ff33 	bl	8000bfc <__NVIC_EnableIRQ>
}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	b002      	add	sp, #8
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b082      	sub	sp, #8
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	0018      	movs	r0, r3
 8000daa:	f7ff ffaf 	bl	8000d0c <SysTick_Config>
 8000dae:	0003      	movs	r3, r0
}
 8000db0:	0018      	movs	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b002      	add	sp, #8
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d101      	bne.n	8000dca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e077      	b.n	8000eba <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a3d      	ldr	r2, [pc, #244]	; (8000ec4 <HAL_DMA_Init+0x10c>)
 8000dd0:	4694      	mov	ip, r2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	2114      	movs	r1, #20
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f7ff f994 	bl	8000104 <__udivsi3>
 8000ddc:	0003      	movs	r3, r0
 8000dde:	009a      	lsls	r2, r3, #2
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2225      	movs	r2, #37	; 0x25
 8000de8:	2102      	movs	r1, #2
 8000dea:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4934      	ldr	r1, [pc, #208]	; (8000ec8 <HAL_DMA_Init+0x110>)
 8000df8:	400a      	ands	r2, r1
 8000dfa:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	6819      	ldr	r1, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689a      	ldr	r2, [r3, #8]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	68db      	ldr	r3, [r3, #12]
 8000e0a:	431a      	orrs	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	691b      	ldr	r3, [r3, #16]
 8000e10:	431a      	orrs	r2, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	695b      	ldr	r3, [r3, #20]
 8000e16:	431a      	orrs	r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	431a      	orrs	r2, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	431a      	orrs	r2, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a1b      	ldr	r3, [r3, #32]
 8000e28:	431a      	orrs	r2, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	0018      	movs	r0, r3
 8000e36:	f000 f9c1 	bl	80011bc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	689a      	ldr	r2, [r3, #8]
 8000e3e:	2380      	movs	r3, #128	; 0x80
 8000e40:	01db      	lsls	r3, r3, #7
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d102      	bne.n	8000e4c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685a      	ldr	r2, [r3, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e54:	213f      	movs	r1, #63	; 0x3f
 8000e56:	400a      	ands	r2, r1
 8000e58:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000e62:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d011      	beq.n	8000e90 <HAL_DMA_Init+0xd8>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b04      	cmp	r3, #4
 8000e72:	d80d      	bhi.n	8000e90 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	0018      	movs	r0, r3
 8000e78:	f000 f9cc 	bl	8001214 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e88:	687a      	ldr	r2, [r7, #4]
 8000e8a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	e008      	b.n	8000ea2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2225      	movs	r2, #37	; 0x25
 8000eac:	2101      	movs	r1, #1
 8000eae:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2224      	movs	r2, #36	; 0x24
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	0018      	movs	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b002      	add	sp, #8
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	bffdfff8 	.word	0xbffdfff8
 8000ec8:	ffff800f 	.word	0xffff800f

08000ecc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000eda:	2317      	movs	r3, #23
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2224      	movs	r2, #36	; 0x24
 8000ee6:	5c9b      	ldrb	r3, [r3, r2]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d101      	bne.n	8000ef0 <HAL_DMA_Start_IT+0x24>
 8000eec:	2302      	movs	r3, #2
 8000eee:	e06f      	b.n	8000fd0 <HAL_DMA_Start_IT+0x104>
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2224      	movs	r2, #36	; 0x24
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2225      	movs	r2, #37	; 0x25
 8000efc:	5c9b      	ldrb	r3, [r3, r2]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d157      	bne.n	8000fb4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	2225      	movs	r2, #37	; 0x25
 8000f08:	2102      	movs	r1, #2
 8000f0a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	438a      	bics	r2, r1
 8000f20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	68b9      	ldr	r1, [r7, #8]
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f000 f907 	bl	800113c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d008      	beq.n	8000f48 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	210e      	movs	r1, #14
 8000f42:	430a      	orrs	r2, r1
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	e00f      	b.n	8000f68 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2104      	movs	r1, #4
 8000f54:	438a      	bics	r2, r1
 8000f56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	210a      	movs	r1, #10
 8000f64:	430a      	orrs	r2, r1
 8000f66:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	025b      	lsls	r3, r3, #9
 8000f72:	4013      	ands	r3, r2
 8000f74:	d008      	beq.n	8000f88 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f80:	2180      	movs	r1, #128	; 0x80
 8000f82:	0049      	lsls	r1, r1, #1
 8000f84:	430a      	orrs	r2, r1
 8000f86:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d008      	beq.n	8000fa2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	0049      	lsls	r1, r1, #1
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2101      	movs	r1, #1
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	e00a      	b.n	8000fca <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2280      	movs	r2, #128	; 0x80
 8000fb8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	2224      	movs	r2, #36	; 0x24
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8000fc2:	2317      	movs	r3, #23
 8000fc4:	18fb      	adds	r3, r7, r3
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000fca:	2317      	movs	r3, #23
 8000fcc:	18fb      	adds	r3, r7, r3
 8000fce:	781b      	ldrb	r3, [r3, #0]
}
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	b006      	add	sp, #24
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8000fe0:	4b55      	ldr	r3, [pc, #340]	; (8001138 <HAL_DMA_IRQHandler+0x160>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	221c      	movs	r2, #28
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	2204      	movs	r2, #4
 8000ff8:	409a      	lsls	r2, r3
 8000ffa:	0013      	movs	r3, r2
 8000ffc:	68fa      	ldr	r2, [r7, #12]
 8000ffe:	4013      	ands	r3, r2
 8001000:	d027      	beq.n	8001052 <HAL_DMA_IRQHandler+0x7a>
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	2204      	movs	r2, #4
 8001006:	4013      	ands	r3, r2
 8001008:	d023      	beq.n	8001052 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2220      	movs	r2, #32
 8001012:	4013      	ands	r3, r2
 8001014:	d107      	bne.n	8001026 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2104      	movs	r1, #4
 8001022:	438a      	bics	r2, r1
 8001024:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001026:	4b44      	ldr	r3, [pc, #272]	; (8001138 <HAL_DMA_IRQHandler+0x160>)
 8001028:	6859      	ldr	r1, [r3, #4]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	221c      	movs	r2, #28
 8001030:	4013      	ands	r3, r2
 8001032:	2204      	movs	r2, #4
 8001034:	409a      	lsls	r2, r3
 8001036:	4b40      	ldr	r3, [pc, #256]	; (8001138 <HAL_DMA_IRQHandler+0x160>)
 8001038:	430a      	orrs	r2, r1
 800103a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001040:	2b00      	cmp	r3, #0
 8001042:	d100      	bne.n	8001046 <HAL_DMA_IRQHandler+0x6e>
 8001044:	e073      	b.n	800112e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	0010      	movs	r0, r2
 800104e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001050:	e06d      	b.n	800112e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	221c      	movs	r2, #28
 8001058:	4013      	ands	r3, r2
 800105a:	2202      	movs	r2, #2
 800105c:	409a      	lsls	r2, r3
 800105e:	0013      	movs	r3, r2
 8001060:	68fa      	ldr	r2, [r7, #12]
 8001062:	4013      	ands	r3, r2
 8001064:	d02e      	beq.n	80010c4 <HAL_DMA_IRQHandler+0xec>
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2202      	movs	r2, #2
 800106a:	4013      	ands	r3, r2
 800106c:	d02a      	beq.n	80010c4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2220      	movs	r2, #32
 8001076:	4013      	ands	r3, r2
 8001078:	d10b      	bne.n	8001092 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	210a      	movs	r1, #10
 8001086:	438a      	bics	r2, r1
 8001088:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2225      	movs	r2, #37	; 0x25
 800108e:	2101      	movs	r1, #1
 8001090:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001092:	4b29      	ldr	r3, [pc, #164]	; (8001138 <HAL_DMA_IRQHandler+0x160>)
 8001094:	6859      	ldr	r1, [r3, #4]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109a:	221c      	movs	r2, #28
 800109c:	4013      	ands	r3, r2
 800109e:	2202      	movs	r2, #2
 80010a0:	409a      	lsls	r2, r3
 80010a2:	4b25      	ldr	r3, [pc, #148]	; (8001138 <HAL_DMA_IRQHandler+0x160>)
 80010a4:	430a      	orrs	r2, r1
 80010a6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2224      	movs	r2, #36	; 0x24
 80010ac:	2100      	movs	r1, #0
 80010ae:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d03a      	beq.n	800112e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	0010      	movs	r0, r2
 80010c0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80010c2:	e034      	b.n	800112e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c8:	221c      	movs	r2, #28
 80010ca:	4013      	ands	r3, r2
 80010cc:	2208      	movs	r2, #8
 80010ce:	409a      	lsls	r2, r3
 80010d0:	0013      	movs	r3, r2
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	4013      	ands	r3, r2
 80010d6:	d02b      	beq.n	8001130 <HAL_DMA_IRQHandler+0x158>
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	2208      	movs	r2, #8
 80010dc:	4013      	ands	r3, r2
 80010de:	d027      	beq.n	8001130 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	210e      	movs	r1, #14
 80010ec:	438a      	bics	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <HAL_DMA_IRQHandler+0x160>)
 80010f2:	6859      	ldr	r1, [r3, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	221c      	movs	r2, #28
 80010fa:	4013      	ands	r3, r2
 80010fc:	2201      	movs	r2, #1
 80010fe:	409a      	lsls	r2, r3
 8001100:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <HAL_DMA_IRQHandler+0x160>)
 8001102:	430a      	orrs	r2, r1
 8001104:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2201      	movs	r2, #1
 800110a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2225      	movs	r2, #37	; 0x25
 8001110:	2101      	movs	r1, #1
 8001112:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2224      	movs	r2, #36	; 0x24
 8001118:	2100      	movs	r1, #0
 800111a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001120:	2b00      	cmp	r3, #0
 8001122:	d005      	beq.n	8001130 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	0010      	movs	r0, r2
 800112c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800112e:	46c0      	nop			; (mov r8, r8)
 8001130:	46c0      	nop			; (mov r8, r8)
}
 8001132:	46bd      	mov	sp, r7
 8001134:	b004      	add	sp, #16
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40020000 	.word	0x40020000

0800113c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
 8001148:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001152:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001158:	2b00      	cmp	r3, #0
 800115a:	d004      	beq.n	8001166 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001160:	68fa      	ldr	r2, [r7, #12]
 8001162:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001164:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001166:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <DMA_SetConfig+0x7c>)
 8001168:	6859      	ldr	r1, [r3, #4]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116e:	221c      	movs	r2, #28
 8001170:	4013      	ands	r3, r2
 8001172:	2201      	movs	r2, #1
 8001174:	409a      	lsls	r2, r3
 8001176:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <DMA_SetConfig+0x7c>)
 8001178:	430a      	orrs	r2, r1
 800117a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	2b10      	cmp	r3, #16
 800118a:	d108      	bne.n	800119e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	68ba      	ldr	r2, [r7, #8]
 800119a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800119c:	e007      	b.n	80011ae <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	60da      	str	r2, [r3, #12]
}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b004      	add	sp, #16
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	40020000 	.word	0x40020000

080011bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c8:	089b      	lsrs	r3, r3, #2
 80011ca:	4a10      	ldr	r2, [pc, #64]	; (800120c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80011cc:	4694      	mov	ip, r2
 80011ce:	4463      	add	r3, ip
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	001a      	movs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	001a      	movs	r2, r3
 80011de:	23ff      	movs	r3, #255	; 0xff
 80011e0:	4013      	ands	r3, r2
 80011e2:	3b08      	subs	r3, #8
 80011e4:	2114      	movs	r1, #20
 80011e6:	0018      	movs	r0, r3
 80011e8:	f7fe ff8c 	bl	8000104 <__udivsi3>
 80011ec:	0003      	movs	r3, r0
 80011ee:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a07      	ldr	r2, [pc, #28]	; (8001210 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80011f4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	221f      	movs	r2, #31
 80011fa:	4013      	ands	r3, r2
 80011fc:	2201      	movs	r2, #1
 80011fe:	409a      	lsls	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001204:	46c0      	nop			; (mov r8, r8)
 8001206:	46bd      	mov	sp, r7
 8001208:	b004      	add	sp, #16
 800120a:	bd80      	pop	{r7, pc}
 800120c:	10008200 	.word	0x10008200
 8001210:	40020880 	.word	0x40020880

08001214 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	223f      	movs	r2, #63	; 0x3f
 8001222:	4013      	ands	r3, r2
 8001224:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4a0a      	ldr	r2, [pc, #40]	; (8001254 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800122a:	4694      	mov	ip, r2
 800122c:	4463      	add	r3, ip
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	001a      	movs	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a07      	ldr	r2, [pc, #28]	; (8001258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800123a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	3b01      	subs	r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	4013      	ands	r3, r2
 8001244:	2201      	movs	r2, #1
 8001246:	409a      	lsls	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	b004      	add	sp, #16
 8001252:	bd80      	pop	{r7, pc}
 8001254:	1000823f 	.word	0x1000823f
 8001258:	40020940 	.word	0x40020940

0800125c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b086      	sub	sp, #24
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800126a:	e147      	b.n	80014fc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2101      	movs	r1, #1
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	4091      	lsls	r1, r2
 8001276:	000a      	movs	r2, r1
 8001278:	4013      	ands	r3, r2
 800127a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d100      	bne.n	8001284 <HAL_GPIO_Init+0x28>
 8001282:	e138      	b.n	80014f6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2203      	movs	r2, #3
 800128a:	4013      	ands	r3, r2
 800128c:	2b01      	cmp	r3, #1
 800128e:	d005      	beq.n	800129c <HAL_GPIO_Init+0x40>
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2203      	movs	r2, #3
 8001296:	4013      	ands	r3, r2
 8001298:	2b02      	cmp	r3, #2
 800129a:	d130      	bne.n	80012fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	2203      	movs	r2, #3
 80012a8:	409a      	lsls	r2, r3
 80012aa:	0013      	movs	r3, r2
 80012ac:	43da      	mvns	r2, r3
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	68da      	ldr	r2, [r3, #12]
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	409a      	lsls	r2, r3
 80012be:	0013      	movs	r3, r2
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012d2:	2201      	movs	r2, #1
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	409a      	lsls	r2, r3
 80012d8:	0013      	movs	r3, r2
 80012da:	43da      	mvns	r2, r3
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	091b      	lsrs	r3, r3, #4
 80012e8:	2201      	movs	r2, #1
 80012ea:	401a      	ands	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	409a      	lsls	r2, r3
 80012f0:	0013      	movs	r3, r2
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2203      	movs	r2, #3
 8001304:	4013      	ands	r3, r2
 8001306:	2b03      	cmp	r3, #3
 8001308:	d017      	beq.n	800133a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	2203      	movs	r2, #3
 8001316:	409a      	lsls	r2, r3
 8001318:	0013      	movs	r3, r2
 800131a:	43da      	mvns	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	689a      	ldr	r2, [r3, #8]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	409a      	lsls	r2, r3
 800132c:	0013      	movs	r3, r2
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2203      	movs	r2, #3
 8001340:	4013      	ands	r3, r2
 8001342:	2b02      	cmp	r3, #2
 8001344:	d123      	bne.n	800138e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	08da      	lsrs	r2, r3, #3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3208      	adds	r2, #8
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	58d3      	ldr	r3, [r2, r3]
 8001352:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	2207      	movs	r2, #7
 8001358:	4013      	ands	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	220f      	movs	r2, #15
 800135e:	409a      	lsls	r2, r3
 8001360:	0013      	movs	r3, r2
 8001362:	43da      	mvns	r2, r3
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	4013      	ands	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	691a      	ldr	r2, [r3, #16]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	2107      	movs	r1, #7
 8001372:	400b      	ands	r3, r1
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	409a      	lsls	r2, r3
 8001378:	0013      	movs	r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	08da      	lsrs	r2, r3, #3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3208      	adds	r2, #8
 8001388:	0092      	lsls	r2, r2, #2
 800138a:	6939      	ldr	r1, [r7, #16]
 800138c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	2203      	movs	r2, #3
 800139a:	409a      	lsls	r2, r3
 800139c:	0013      	movs	r3, r2
 800139e:	43da      	mvns	r2, r3
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2203      	movs	r2, #3
 80013ac:	401a      	ands	r2, r3
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	409a      	lsls	r2, r3
 80013b4:	0013      	movs	r3, r2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685a      	ldr	r2, [r3, #4]
 80013c6:	23c0      	movs	r3, #192	; 0xc0
 80013c8:	029b      	lsls	r3, r3, #10
 80013ca:	4013      	ands	r3, r2
 80013cc:	d100      	bne.n	80013d0 <HAL_GPIO_Init+0x174>
 80013ce:	e092      	b.n	80014f6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80013d0:	4a50      	ldr	r2, [pc, #320]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	089b      	lsrs	r3, r3, #2
 80013d6:	3318      	adds	r3, #24
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	589b      	ldr	r3, [r3, r2]
 80013dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2203      	movs	r2, #3
 80013e2:	4013      	ands	r3, r2
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	220f      	movs	r2, #15
 80013e8:	409a      	lsls	r2, r3
 80013ea:	0013      	movs	r3, r2
 80013ec:	43da      	mvns	r2, r3
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	4013      	ands	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	23a0      	movs	r3, #160	; 0xa0
 80013f8:	05db      	lsls	r3, r3, #23
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d013      	beq.n	8001426 <HAL_GPIO_Init+0x1ca>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a45      	ldr	r2, [pc, #276]	; (8001518 <HAL_GPIO_Init+0x2bc>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d00d      	beq.n	8001422 <HAL_GPIO_Init+0x1c6>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a44      	ldr	r2, [pc, #272]	; (800151c <HAL_GPIO_Init+0x2c0>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d007      	beq.n	800141e <HAL_GPIO_Init+0x1c2>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a43      	ldr	r2, [pc, #268]	; (8001520 <HAL_GPIO_Init+0x2c4>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d101      	bne.n	800141a <HAL_GPIO_Init+0x1be>
 8001416:	2303      	movs	r3, #3
 8001418:	e006      	b.n	8001428 <HAL_GPIO_Init+0x1cc>
 800141a:	2305      	movs	r3, #5
 800141c:	e004      	b.n	8001428 <HAL_GPIO_Init+0x1cc>
 800141e:	2302      	movs	r3, #2
 8001420:	e002      	b.n	8001428 <HAL_GPIO_Init+0x1cc>
 8001422:	2301      	movs	r3, #1
 8001424:	e000      	b.n	8001428 <HAL_GPIO_Init+0x1cc>
 8001426:	2300      	movs	r3, #0
 8001428:	697a      	ldr	r2, [r7, #20]
 800142a:	2103      	movs	r1, #3
 800142c:	400a      	ands	r2, r1
 800142e:	00d2      	lsls	r2, r2, #3
 8001430:	4093      	lsls	r3, r2
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001438:	4936      	ldr	r1, [pc, #216]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	3318      	adds	r3, #24
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001446:	4b33      	ldr	r3, [pc, #204]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	43da      	mvns	r2, r3
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4013      	ands	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	2380      	movs	r3, #128	; 0x80
 800145c:	035b      	lsls	r3, r3, #13
 800145e:	4013      	ands	r3, r2
 8001460:	d003      	beq.n	800146a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4313      	orrs	r3, r2
 8001468:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001470:	4b28      	ldr	r3, [pc, #160]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	43da      	mvns	r2, r3
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	4013      	ands	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	039b      	lsls	r3, r3, #14
 8001488:	4013      	ands	r3, r2
 800148a:	d003      	beq.n	8001494 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	4313      	orrs	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001494:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800149a:	4a1e      	ldr	r2, [pc, #120]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 800149c:	2384      	movs	r3, #132	; 0x84
 800149e:	58d3      	ldr	r3, [r2, r3]
 80014a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	43da      	mvns	r2, r3
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	4013      	ands	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	029b      	lsls	r3, r3, #10
 80014b4:	4013      	ands	r3, r2
 80014b6:	d003      	beq.n	80014c0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014c0:	4914      	ldr	r1, [pc, #80]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 80014c2:	2284      	movs	r2, #132	; 0x84
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80014c8:	4a12      	ldr	r2, [pc, #72]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 80014ca:	2380      	movs	r3, #128	; 0x80
 80014cc:	58d3      	ldr	r3, [r2, r3]
 80014ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	43da      	mvns	r2, r3
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	4013      	ands	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	025b      	lsls	r3, r3, #9
 80014e2:	4013      	ands	r3, r2
 80014e4:	d003      	beq.n	80014ee <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80014ee:	4909      	ldr	r1, [pc, #36]	; (8001514 <HAL_GPIO_Init+0x2b8>)
 80014f0:	2280      	movs	r2, #128	; 0x80
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	3301      	adds	r3, #1
 80014fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	40da      	lsrs	r2, r3
 8001504:	1e13      	subs	r3, r2, #0
 8001506:	d000      	beq.n	800150a <HAL_GPIO_Init+0x2ae>
 8001508:	e6b0      	b.n	800126c <HAL_GPIO_Init+0x10>
  }
}
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	46c0      	nop			; (mov r8, r8)
 800150e:	46bd      	mov	sp, r7
 8001510:	b006      	add	sp, #24
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40021800 	.word	0x40021800
 8001518:	50000400 	.word	0x50000400
 800151c:	50000800 	.word	0x50000800
 8001520:	50000c00 	.word	0x50000c00

08001524 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800152c:	4b19      	ldr	r3, [pc, #100]	; (8001594 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a19      	ldr	r2, [pc, #100]	; (8001598 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001532:	4013      	ands	r3, r2
 8001534:	0019      	movs	r1, r3
 8001536:	4b17      	ldr	r3, [pc, #92]	; (8001594 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	430a      	orrs	r2, r1
 800153c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	2380      	movs	r3, #128	; 0x80
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	429a      	cmp	r2, r3
 8001546:	d11f      	bne.n	8001588 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001548:	4b14      	ldr	r3, [pc, #80]	; (800159c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	0013      	movs	r3, r2
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	189b      	adds	r3, r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4912      	ldr	r1, [pc, #72]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001556:	0018      	movs	r0, r3
 8001558:	f7fe fdd4 	bl	8000104 <__udivsi3>
 800155c:	0003      	movs	r3, r0
 800155e:	3301      	adds	r3, #1
 8001560:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001562:	e008      	b.n	8001576 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d003      	beq.n	8001572 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	3b01      	subs	r3, #1
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	e001      	b.n	8001576 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e009      	b.n	800158a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001578:	695a      	ldr	r2, [r3, #20]
 800157a:	2380      	movs	r3, #128	; 0x80
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	401a      	ands	r2, r3
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	429a      	cmp	r2, r3
 8001586:	d0ed      	beq.n	8001564 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	0018      	movs	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	b004      	add	sp, #16
 8001590:	bd80      	pop	{r7, pc}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	40007000 	.word	0x40007000
 8001598:	fffff9ff 	.word	0xfffff9ff
 800159c:	20000000 	.word	0x20000000
 80015a0:	000f4240 	.word	0x000f4240

080015a4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80015a8:	4b03      	ldr	r3, [pc, #12]	; (80015b8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	23e0      	movs	r3, #224	; 0xe0
 80015ae:	01db      	lsls	r3, r3, #7
 80015b0:	4013      	ands	r3, r2
}
 80015b2:	0018      	movs	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40021000 	.word	0x40021000

080015bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e2fe      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2201      	movs	r2, #1
 80015d4:	4013      	ands	r3, r2
 80015d6:	d100      	bne.n	80015da <HAL_RCC_OscConfig+0x1e>
 80015d8:	e07c      	b.n	80016d4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015da:	4bc3      	ldr	r3, [pc, #780]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	2238      	movs	r2, #56	; 0x38
 80015e0:	4013      	ands	r3, r2
 80015e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015e4:	4bc0      	ldr	r3, [pc, #768]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	2203      	movs	r2, #3
 80015ea:	4013      	ands	r3, r2
 80015ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	2b10      	cmp	r3, #16
 80015f2:	d102      	bne.n	80015fa <HAL_RCC_OscConfig+0x3e>
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	d002      	beq.n	8001600 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	2b08      	cmp	r3, #8
 80015fe:	d10b      	bne.n	8001618 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001600:	4bb9      	ldr	r3, [pc, #740]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	029b      	lsls	r3, r3, #10
 8001608:	4013      	ands	r3, r2
 800160a:	d062      	beq.n	80016d2 <HAL_RCC_OscConfig+0x116>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d15e      	bne.n	80016d2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e2d9      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685a      	ldr	r2, [r3, #4]
 800161c:	2380      	movs	r3, #128	; 0x80
 800161e:	025b      	lsls	r3, r3, #9
 8001620:	429a      	cmp	r2, r3
 8001622:	d107      	bne.n	8001634 <HAL_RCC_OscConfig+0x78>
 8001624:	4bb0      	ldr	r3, [pc, #704]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4baf      	ldr	r3, [pc, #700]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800162a:	2180      	movs	r1, #128	; 0x80
 800162c:	0249      	lsls	r1, r1, #9
 800162e:	430a      	orrs	r2, r1
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	e020      	b.n	8001676 <HAL_RCC_OscConfig+0xba>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	23a0      	movs	r3, #160	; 0xa0
 800163a:	02db      	lsls	r3, r3, #11
 800163c:	429a      	cmp	r2, r3
 800163e:	d10e      	bne.n	800165e <HAL_RCC_OscConfig+0xa2>
 8001640:	4ba9      	ldr	r3, [pc, #676]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	4ba8      	ldr	r3, [pc, #672]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001646:	2180      	movs	r1, #128	; 0x80
 8001648:	02c9      	lsls	r1, r1, #11
 800164a:	430a      	orrs	r2, r1
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	4ba6      	ldr	r3, [pc, #664]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4ba5      	ldr	r3, [pc, #660]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001654:	2180      	movs	r1, #128	; 0x80
 8001656:	0249      	lsls	r1, r1, #9
 8001658:	430a      	orrs	r2, r1
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	e00b      	b.n	8001676 <HAL_RCC_OscConfig+0xba>
 800165e:	4ba2      	ldr	r3, [pc, #648]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	4ba1      	ldr	r3, [pc, #644]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001664:	49a1      	ldr	r1, [pc, #644]	; (80018ec <HAL_RCC_OscConfig+0x330>)
 8001666:	400a      	ands	r2, r1
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	4b9f      	ldr	r3, [pc, #636]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	4b9e      	ldr	r3, [pc, #632]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001670:	499f      	ldr	r1, [pc, #636]	; (80018f0 <HAL_RCC_OscConfig+0x334>)
 8001672:	400a      	ands	r2, r1
 8001674:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d014      	beq.n	80016a8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800167e:	f7ff fab3 	bl	8000be8 <HAL_GetTick>
 8001682:	0003      	movs	r3, r0
 8001684:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001688:	f7ff faae 	bl	8000be8 <HAL_GetTick>
 800168c:	0002      	movs	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b64      	cmp	r3, #100	; 0x64
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e298      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800169a:	4b93      	ldr	r3, [pc, #588]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	029b      	lsls	r3, r3, #10
 80016a2:	4013      	ands	r3, r2
 80016a4:	d0f0      	beq.n	8001688 <HAL_RCC_OscConfig+0xcc>
 80016a6:	e015      	b.n	80016d4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016a8:	f7ff fa9e 	bl	8000be8 <HAL_GetTick>
 80016ac:	0003      	movs	r3, r0
 80016ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b2:	f7ff fa99 	bl	8000be8 <HAL_GetTick>
 80016b6:	0002      	movs	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b64      	cmp	r3, #100	; 0x64
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e283      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016c4:	4b88      	ldr	r3, [pc, #544]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	2380      	movs	r3, #128	; 0x80
 80016ca:	029b      	lsls	r3, r3, #10
 80016cc:	4013      	ands	r3, r2
 80016ce:	d1f0      	bne.n	80016b2 <HAL_RCC_OscConfig+0xf6>
 80016d0:	e000      	b.n	80016d4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2202      	movs	r2, #2
 80016da:	4013      	ands	r3, r2
 80016dc:	d100      	bne.n	80016e0 <HAL_RCC_OscConfig+0x124>
 80016de:	e099      	b.n	8001814 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016e0:	4b81      	ldr	r3, [pc, #516]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	2238      	movs	r2, #56	; 0x38
 80016e6:	4013      	ands	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016ea:	4b7f      	ldr	r3, [pc, #508]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	2203      	movs	r2, #3
 80016f0:	4013      	ands	r3, r2
 80016f2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	2b10      	cmp	r3, #16
 80016f8:	d102      	bne.n	8001700 <HAL_RCC_OscConfig+0x144>
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d002      	beq.n	8001706 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d135      	bne.n	8001772 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001706:	4b78      	ldr	r3, [pc, #480]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	4013      	ands	r3, r2
 8001710:	d005      	beq.n	800171e <HAL_RCC_OscConfig+0x162>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e256      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800171e:	4b72      	ldr	r3, [pc, #456]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	4a74      	ldr	r2, [pc, #464]	; (80018f4 <HAL_RCC_OscConfig+0x338>)
 8001724:	4013      	ands	r3, r2
 8001726:	0019      	movs	r1, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	695b      	ldr	r3, [r3, #20]
 800172c:	021a      	lsls	r2, r3, #8
 800172e:	4b6e      	ldr	r3, [pc, #440]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001730:	430a      	orrs	r2, r1
 8001732:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d112      	bne.n	8001760 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800173a:	4b6b      	ldr	r3, [pc, #428]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a6e      	ldr	r2, [pc, #440]	; (80018f8 <HAL_RCC_OscConfig+0x33c>)
 8001740:	4013      	ands	r3, r2
 8001742:	0019      	movs	r1, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	691a      	ldr	r2, [r3, #16]
 8001748:	4b67      	ldr	r3, [pc, #412]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800174a:	430a      	orrs	r2, r1
 800174c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800174e:	4b66      	ldr	r3, [pc, #408]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	0adb      	lsrs	r3, r3, #11
 8001754:	2207      	movs	r2, #7
 8001756:	4013      	ands	r3, r2
 8001758:	4a68      	ldr	r2, [pc, #416]	; (80018fc <HAL_RCC_OscConfig+0x340>)
 800175a:	40da      	lsrs	r2, r3
 800175c:	4b68      	ldr	r3, [pc, #416]	; (8001900 <HAL_RCC_OscConfig+0x344>)
 800175e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001760:	4b68      	ldr	r3, [pc, #416]	; (8001904 <HAL_RCC_OscConfig+0x348>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	0018      	movs	r0, r3
 8001766:	f7ff f9e3 	bl	8000b30 <HAL_InitTick>
 800176a:	1e03      	subs	r3, r0, #0
 800176c:	d051      	beq.n	8001812 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e22c      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d030      	beq.n	80017dc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800177a:	4b5b      	ldr	r3, [pc, #364]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a5e      	ldr	r2, [pc, #376]	; (80018f8 <HAL_RCC_OscConfig+0x33c>)
 8001780:	4013      	ands	r3, r2
 8001782:	0019      	movs	r1, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	691a      	ldr	r2, [r3, #16]
 8001788:	4b57      	ldr	r3, [pc, #348]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800178a:	430a      	orrs	r2, r1
 800178c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800178e:	4b56      	ldr	r3, [pc, #344]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4b55      	ldr	r3, [pc, #340]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001794:	2180      	movs	r1, #128	; 0x80
 8001796:	0049      	lsls	r1, r1, #1
 8001798:	430a      	orrs	r2, r1
 800179a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800179c:	f7ff fa24 	bl	8000be8 <HAL_GetTick>
 80017a0:	0003      	movs	r3, r0
 80017a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017a4:	e008      	b.n	80017b8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a6:	f7ff fa1f 	bl	8000be8 <HAL_GetTick>
 80017aa:	0002      	movs	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e209      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017b8:	4b4b      	ldr	r3, [pc, #300]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	4013      	ands	r3, r2
 80017c2:	d0f0      	beq.n	80017a6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c4:	4b48      	ldr	r3, [pc, #288]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	4a4a      	ldr	r2, [pc, #296]	; (80018f4 <HAL_RCC_OscConfig+0x338>)
 80017ca:	4013      	ands	r3, r2
 80017cc:	0019      	movs	r1, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	021a      	lsls	r2, r3, #8
 80017d4:	4b44      	ldr	r3, [pc, #272]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80017d6:	430a      	orrs	r2, r1
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	e01b      	b.n	8001814 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80017dc:	4b42      	ldr	r3, [pc, #264]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80017e2:	4949      	ldr	r1, [pc, #292]	; (8001908 <HAL_RCC_OscConfig+0x34c>)
 80017e4:	400a      	ands	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e8:	f7ff f9fe 	bl	8000be8 <HAL_GetTick>
 80017ec:	0003      	movs	r3, r0
 80017ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017f0:	e008      	b.n	8001804 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017f2:	f7ff f9f9 	bl	8000be8 <HAL_GetTick>
 80017f6:	0002      	movs	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e1e3      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001804:	4b38      	ldr	r3, [pc, #224]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	2380      	movs	r3, #128	; 0x80
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	4013      	ands	r3, r2
 800180e:	d1f0      	bne.n	80017f2 <HAL_RCC_OscConfig+0x236>
 8001810:	e000      	b.n	8001814 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001812:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2208      	movs	r2, #8
 800181a:	4013      	ands	r3, r2
 800181c:	d047      	beq.n	80018ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800181e:	4b32      	ldr	r3, [pc, #200]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2238      	movs	r2, #56	; 0x38
 8001824:	4013      	ands	r3, r2
 8001826:	2b18      	cmp	r3, #24
 8001828:	d10a      	bne.n	8001840 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800182a:	4b2f      	ldr	r3, [pc, #188]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800182e:	2202      	movs	r2, #2
 8001830:	4013      	ands	r3, r2
 8001832:	d03c      	beq.n	80018ae <HAL_RCC_OscConfig+0x2f2>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d138      	bne.n	80018ae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e1c5      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d019      	beq.n	800187c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001848:	4b27      	ldr	r3, [pc, #156]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800184a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800184c:	4b26      	ldr	r3, [pc, #152]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800184e:	2101      	movs	r1, #1
 8001850:	430a      	orrs	r2, r1
 8001852:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001854:	f7ff f9c8 	bl	8000be8 <HAL_GetTick>
 8001858:	0003      	movs	r3, r0
 800185a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800185c:	e008      	b.n	8001870 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800185e:	f7ff f9c3 	bl	8000be8 <HAL_GetTick>
 8001862:	0002      	movs	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e1ad      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001870:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001872:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001874:	2202      	movs	r2, #2
 8001876:	4013      	ands	r3, r2
 8001878:	d0f1      	beq.n	800185e <HAL_RCC_OscConfig+0x2a2>
 800187a:	e018      	b.n	80018ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800187c:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 800187e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001880:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 8001882:	2101      	movs	r1, #1
 8001884:	438a      	bics	r2, r1
 8001886:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001888:	f7ff f9ae 	bl	8000be8 <HAL_GetTick>
 800188c:	0003      	movs	r3, r0
 800188e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001892:	f7ff f9a9 	bl	8000be8 <HAL_GetTick>
 8001896:	0002      	movs	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e193      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018a4:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80018a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018a8:	2202      	movs	r2, #2
 80018aa:	4013      	ands	r3, r2
 80018ac:	d1f1      	bne.n	8001892 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2204      	movs	r2, #4
 80018b4:	4013      	ands	r3, r2
 80018b6:	d100      	bne.n	80018ba <HAL_RCC_OscConfig+0x2fe>
 80018b8:	e0c6      	b.n	8001a48 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ba:	231f      	movs	r3, #31
 80018bc:	18fb      	adds	r3, r7, r3
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80018c2:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2238      	movs	r2, #56	; 0x38
 80018c8:	4013      	ands	r3, r2
 80018ca:	2b20      	cmp	r3, #32
 80018cc:	d11e      	bne.n	800190c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80018ce:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <HAL_RCC_OscConfig+0x32c>)
 80018d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018d2:	2202      	movs	r2, #2
 80018d4:	4013      	ands	r3, r2
 80018d6:	d100      	bne.n	80018da <HAL_RCC_OscConfig+0x31e>
 80018d8:	e0b6      	b.n	8001a48 <HAL_RCC_OscConfig+0x48c>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d000      	beq.n	80018e4 <HAL_RCC_OscConfig+0x328>
 80018e2:	e0b1      	b.n	8001a48 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e171      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
 80018e8:	40021000 	.word	0x40021000
 80018ec:	fffeffff 	.word	0xfffeffff
 80018f0:	fffbffff 	.word	0xfffbffff
 80018f4:	ffff80ff 	.word	0xffff80ff
 80018f8:	ffffc7ff 	.word	0xffffc7ff
 80018fc:	00f42400 	.word	0x00f42400
 8001900:	20000000 	.word	0x20000000
 8001904:	20000004 	.word	0x20000004
 8001908:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800190c:	4bb1      	ldr	r3, [pc, #708]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 800190e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	055b      	lsls	r3, r3, #21
 8001914:	4013      	ands	r3, r2
 8001916:	d101      	bne.n	800191c <HAL_RCC_OscConfig+0x360>
 8001918:	2301      	movs	r3, #1
 800191a:	e000      	b.n	800191e <HAL_RCC_OscConfig+0x362>
 800191c:	2300      	movs	r3, #0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d011      	beq.n	8001946 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001922:	4bac      	ldr	r3, [pc, #688]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001924:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001926:	4bab      	ldr	r3, [pc, #684]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	0549      	lsls	r1, r1, #21
 800192c:	430a      	orrs	r2, r1
 800192e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001930:	4ba8      	ldr	r3, [pc, #672]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001932:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	055b      	lsls	r3, r3, #21
 8001938:	4013      	ands	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800193e:	231f      	movs	r3, #31
 8001940:	18fb      	adds	r3, r7, r3
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001946:	4ba4      	ldr	r3, [pc, #656]	; (8001bd8 <HAL_RCC_OscConfig+0x61c>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4013      	ands	r3, r2
 8001950:	d11a      	bne.n	8001988 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001952:	4ba1      	ldr	r3, [pc, #644]	; (8001bd8 <HAL_RCC_OscConfig+0x61c>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4ba0      	ldr	r3, [pc, #640]	; (8001bd8 <HAL_RCC_OscConfig+0x61c>)
 8001958:	2180      	movs	r1, #128	; 0x80
 800195a:	0049      	lsls	r1, r1, #1
 800195c:	430a      	orrs	r2, r1
 800195e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001960:	f7ff f942 	bl	8000be8 <HAL_GetTick>
 8001964:	0003      	movs	r3, r0
 8001966:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001968:	e008      	b.n	800197c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196a:	f7ff f93d 	bl	8000be8 <HAL_GetTick>
 800196e:	0002      	movs	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d901      	bls.n	800197c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e127      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800197c:	4b96      	ldr	r3, [pc, #600]	; (8001bd8 <HAL_RCC_OscConfig+0x61c>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4013      	ands	r3, r2
 8001986:	d0f0      	beq.n	800196a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d106      	bne.n	800199e <HAL_RCC_OscConfig+0x3e2>
 8001990:	4b90      	ldr	r3, [pc, #576]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001992:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001994:	4b8f      	ldr	r3, [pc, #572]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001996:	2101      	movs	r1, #1
 8001998:	430a      	orrs	r2, r1
 800199a:	65da      	str	r2, [r3, #92]	; 0x5c
 800199c:	e01c      	b.n	80019d8 <HAL_RCC_OscConfig+0x41c>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b05      	cmp	r3, #5
 80019a4:	d10c      	bne.n	80019c0 <HAL_RCC_OscConfig+0x404>
 80019a6:	4b8b      	ldr	r3, [pc, #556]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80019aa:	4b8a      	ldr	r3, [pc, #552]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019ac:	2104      	movs	r1, #4
 80019ae:	430a      	orrs	r2, r1
 80019b0:	65da      	str	r2, [r3, #92]	; 0x5c
 80019b2:	4b88      	ldr	r3, [pc, #544]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80019b6:	4b87      	ldr	r3, [pc, #540]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019b8:	2101      	movs	r1, #1
 80019ba:	430a      	orrs	r2, r1
 80019bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80019be:	e00b      	b.n	80019d8 <HAL_RCC_OscConfig+0x41c>
 80019c0:	4b84      	ldr	r3, [pc, #528]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80019c4:	4b83      	ldr	r3, [pc, #524]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019c6:	2101      	movs	r1, #1
 80019c8:	438a      	bics	r2, r1
 80019ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80019cc:	4b81      	ldr	r3, [pc, #516]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80019d0:	4b80      	ldr	r3, [pc, #512]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 80019d2:	2104      	movs	r1, #4
 80019d4:	438a      	bics	r2, r1
 80019d6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d014      	beq.n	8001a0a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e0:	f7ff f902 	bl	8000be8 <HAL_GetTick>
 80019e4:	0003      	movs	r3, r0
 80019e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019e8:	e009      	b.n	80019fe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ea:	f7ff f8fd 	bl	8000be8 <HAL_GetTick>
 80019ee:	0002      	movs	r2, r0
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	4a79      	ldr	r2, [pc, #484]	; (8001bdc <HAL_RCC_OscConfig+0x620>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e0e6      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019fe:	4b75      	ldr	r3, [pc, #468]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a02:	2202      	movs	r2, #2
 8001a04:	4013      	ands	r3, r2
 8001a06:	d0f0      	beq.n	80019ea <HAL_RCC_OscConfig+0x42e>
 8001a08:	e013      	b.n	8001a32 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0a:	f7ff f8ed 	bl	8000be8 <HAL_GetTick>
 8001a0e:	0003      	movs	r3, r0
 8001a10:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a12:	e009      	b.n	8001a28 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a14:	f7ff f8e8 	bl	8000be8 <HAL_GetTick>
 8001a18:	0002      	movs	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	4a6f      	ldr	r2, [pc, #444]	; (8001bdc <HAL_RCC_OscConfig+0x620>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e0d1      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a28:	4b6a      	ldr	r3, [pc, #424]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a2c:	2202      	movs	r2, #2
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001a32:	231f      	movs	r3, #31
 8001a34:	18fb      	adds	r3, r7, r3
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d105      	bne.n	8001a48 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001a3c:	4b65      	ldr	r3, [pc, #404]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a40:	4b64      	ldr	r3, [pc, #400]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a42:	4967      	ldr	r1, [pc, #412]	; (8001be0 <HAL_RCC_OscConfig+0x624>)
 8001a44:	400a      	ands	r2, r1
 8001a46:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	69db      	ldr	r3, [r3, #28]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d100      	bne.n	8001a52 <HAL_RCC_OscConfig+0x496>
 8001a50:	e0bb      	b.n	8001bca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a52:	4b60      	ldr	r3, [pc, #384]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	2238      	movs	r2, #56	; 0x38
 8001a58:	4013      	ands	r3, r2
 8001a5a:	2b10      	cmp	r3, #16
 8001a5c:	d100      	bne.n	8001a60 <HAL_RCC_OscConfig+0x4a4>
 8001a5e:	e07b      	b.n	8001b58 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d156      	bne.n	8001b16 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a68:	4b5a      	ldr	r3, [pc, #360]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	4b59      	ldr	r3, [pc, #356]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a6e:	495d      	ldr	r1, [pc, #372]	; (8001be4 <HAL_RCC_OscConfig+0x628>)
 8001a70:	400a      	ands	r2, r1
 8001a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a74:	f7ff f8b8 	bl	8000be8 <HAL_GetTick>
 8001a78:	0003      	movs	r3, r0
 8001a7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a7c:	e008      	b.n	8001a90 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a7e:	f7ff f8b3 	bl	8000be8 <HAL_GetTick>
 8001a82:	0002      	movs	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d901      	bls.n	8001a90 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e09d      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a90:	4b50      	ldr	r3, [pc, #320]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	2380      	movs	r3, #128	; 0x80
 8001a96:	049b      	lsls	r3, r3, #18
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d1f0      	bne.n	8001a7e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a9c:	4b4d      	ldr	r3, [pc, #308]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	4a51      	ldr	r2, [pc, #324]	; (8001be8 <HAL_RCC_OscConfig+0x62c>)
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a1a      	ldr	r2, [r3, #32]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab4:	021b      	lsls	r3, r3, #8
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001abc:	431a      	orrs	r2, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac8:	431a      	orrs	r2, r3
 8001aca:	4b42      	ldr	r3, [pc, #264]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001acc:	430a      	orrs	r2, r1
 8001ace:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ad0:	4b40      	ldr	r3, [pc, #256]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4b3f      	ldr	r3, [pc, #252]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001ad6:	2180      	movs	r1, #128	; 0x80
 8001ad8:	0449      	lsls	r1, r1, #17
 8001ada:	430a      	orrs	r2, r1
 8001adc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001ade:	4b3d      	ldr	r3, [pc, #244]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001ae0:	68da      	ldr	r2, [r3, #12]
 8001ae2:	4b3c      	ldr	r3, [pc, #240]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001ae4:	2180      	movs	r1, #128	; 0x80
 8001ae6:	0549      	lsls	r1, r1, #21
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aec:	f7ff f87c 	bl	8000be8 <HAL_GetTick>
 8001af0:	0003      	movs	r3, r0
 8001af2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af6:	f7ff f877 	bl	8000be8 <HAL_GetTick>
 8001afa:	0002      	movs	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e061      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b08:	4b32      	ldr	r3, [pc, #200]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	049b      	lsls	r3, r3, #18
 8001b10:	4013      	ands	r3, r2
 8001b12:	d0f0      	beq.n	8001af6 <HAL_RCC_OscConfig+0x53a>
 8001b14:	e059      	b.n	8001bca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b16:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	4b2e      	ldr	r3, [pc, #184]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001b1c:	4931      	ldr	r1, [pc, #196]	; (8001be4 <HAL_RCC_OscConfig+0x628>)
 8001b1e:	400a      	ands	r2, r1
 8001b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b22:	f7ff f861 	bl	8000be8 <HAL_GetTick>
 8001b26:	0003      	movs	r3, r0
 8001b28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b2a:	e008      	b.n	8001b3e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2c:	f7ff f85c 	bl	8000be8 <HAL_GetTick>
 8001b30:	0002      	movs	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e046      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b3e:	4b25      	ldr	r3, [pc, #148]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	2380      	movs	r3, #128	; 0x80
 8001b44:	049b      	lsls	r3, r3, #18
 8001b46:	4013      	ands	r3, r2
 8001b48:	d1f0      	bne.n	8001b2c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001b4a:	4b22      	ldr	r3, [pc, #136]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001b4c:	68da      	ldr	r2, [r3, #12]
 8001b4e:	4b21      	ldr	r3, [pc, #132]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001b50:	4926      	ldr	r1, [pc, #152]	; (8001bec <HAL_RCC_OscConfig+0x630>)
 8001b52:	400a      	ands	r2, r1
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	e038      	b.n	8001bca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	69db      	ldr	r3, [r3, #28]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e033      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001b64:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <HAL_RCC_OscConfig+0x618>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	401a      	ands	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d126      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	2270      	movs	r2, #112	; 0x70
 8001b7c:	401a      	ands	r2, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d11f      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b86:	697a      	ldr	r2, [r7, #20]
 8001b88:	23fe      	movs	r3, #254	; 0xfe
 8001b8a:	01db      	lsls	r3, r3, #7
 8001b8c:	401a      	ands	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b92:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d116      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	23f8      	movs	r3, #248	; 0xf8
 8001b9c:	039b      	lsls	r3, r3, #14
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d10e      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	23e0      	movs	r3, #224	; 0xe0
 8001bac:	051b      	lsls	r3, r3, #20
 8001bae:	401a      	ands	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d106      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	0f5b      	lsrs	r3, r3, #29
 8001bbc:	075a      	lsls	r2, r3, #29
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d001      	beq.n	8001bca <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e000      	b.n	8001bcc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	0018      	movs	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b008      	add	sp, #32
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40007000 	.word	0x40007000
 8001bdc:	00001388 	.word	0x00001388
 8001be0:	efffffff 	.word	0xefffffff
 8001be4:	feffffff 	.word	0xfeffffff
 8001be8:	11c1808c 	.word	0x11c1808c
 8001bec:	eefefffc 	.word	0xeefefffc

08001bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e0e9      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c04:	4b76      	ldr	r3, [pc, #472]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2207      	movs	r2, #7
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d91e      	bls.n	8001c50 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c12:	4b73      	ldr	r3, [pc, #460]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2207      	movs	r2, #7
 8001c18:	4393      	bics	r3, r2
 8001c1a:	0019      	movs	r1, r3
 8001c1c:	4b70      	ldr	r3, [pc, #448]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c1e:	683a      	ldr	r2, [r7, #0]
 8001c20:	430a      	orrs	r2, r1
 8001c22:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c24:	f7fe ffe0 	bl	8000be8 <HAL_GetTick>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c2c:	e009      	b.n	8001c42 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c2e:	f7fe ffdb 	bl	8000be8 <HAL_GetTick>
 8001c32:	0002      	movs	r2, r0
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	4a6a      	ldr	r2, [pc, #424]	; (8001de4 <HAL_RCC_ClockConfig+0x1f4>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e0ca      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c42:	4b67      	ldr	r3, [pc, #412]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2207      	movs	r2, #7
 8001c48:	4013      	ands	r3, r2
 8001c4a:	683a      	ldr	r2, [r7, #0]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d1ee      	bne.n	8001c2e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2202      	movs	r2, #2
 8001c56:	4013      	ands	r3, r2
 8001c58:	d015      	beq.n	8001c86 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2204      	movs	r2, #4
 8001c60:	4013      	ands	r3, r2
 8001c62:	d006      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001c64:	4b60      	ldr	r3, [pc, #384]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	4b5f      	ldr	r3, [pc, #380]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c6a:	21e0      	movs	r1, #224	; 0xe0
 8001c6c:	01c9      	lsls	r1, r1, #7
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c72:	4b5d      	ldr	r3, [pc, #372]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	4a5d      	ldr	r2, [pc, #372]	; (8001dec <HAL_RCC_ClockConfig+0x1fc>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	0019      	movs	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	4b59      	ldr	r3, [pc, #356]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c82:	430a      	orrs	r2, r1
 8001c84:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d057      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d107      	bne.n	8001ca8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c98:	4b53      	ldr	r3, [pc, #332]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	2380      	movs	r3, #128	; 0x80
 8001c9e:	029b      	lsls	r3, r3, #10
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d12b      	bne.n	8001cfc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e097      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d107      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cb0:	4b4d      	ldr	r3, [pc, #308]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	049b      	lsls	r3, r3, #18
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d11f      	bne.n	8001cfc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e08b      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d107      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cc8:	4b47      	ldr	r3, [pc, #284]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	2380      	movs	r3, #128	; 0x80
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d113      	bne.n	8001cfc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e07f      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d106      	bne.n	8001cee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ce0:	4b41      	ldr	r3, [pc, #260]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001ce2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d108      	bne.n	8001cfc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e074      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cee:	4b3e      	ldr	r3, [pc, #248]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d101      	bne.n	8001cfc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e06d      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cfc:	4b3a      	ldr	r3, [pc, #232]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	2207      	movs	r2, #7
 8001d02:	4393      	bics	r3, r2
 8001d04:	0019      	movs	r1, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685a      	ldr	r2, [r3, #4]
 8001d0a:	4b37      	ldr	r3, [pc, #220]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d10:	f7fe ff6a 	bl	8000be8 <HAL_GetTick>
 8001d14:	0003      	movs	r3, r0
 8001d16:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d18:	e009      	b.n	8001d2e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d1a:	f7fe ff65 	bl	8000be8 <HAL_GetTick>
 8001d1e:	0002      	movs	r2, r0
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	4a2f      	ldr	r2, [pc, #188]	; (8001de4 <HAL_RCC_ClockConfig+0x1f4>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e054      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2e:	4b2e      	ldr	r3, [pc, #184]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	2238      	movs	r2, #56	; 0x38
 8001d34:	401a      	ands	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d1ec      	bne.n	8001d1a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d40:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2207      	movs	r2, #7
 8001d46:	4013      	ands	r3, r2
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d21e      	bcs.n	8001d8c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4e:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2207      	movs	r2, #7
 8001d54:	4393      	bics	r3, r2
 8001d56:	0019      	movs	r1, r3
 8001d58:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d5a:	683a      	ldr	r2, [r7, #0]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d60:	f7fe ff42 	bl	8000be8 <HAL_GetTick>
 8001d64:	0003      	movs	r3, r0
 8001d66:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d68:	e009      	b.n	8001d7e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d6a:	f7fe ff3d 	bl	8000be8 <HAL_GetTick>
 8001d6e:	0002      	movs	r2, r0
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	4a1b      	ldr	r2, [pc, #108]	; (8001de4 <HAL_RCC_ClockConfig+0x1f4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e02c      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d7e:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2207      	movs	r2, #7
 8001d84:	4013      	ands	r3, r2
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d1ee      	bne.n	8001d6a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2204      	movs	r2, #4
 8001d92:	4013      	ands	r3, r2
 8001d94:	d009      	beq.n	8001daa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001d96:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	4a15      	ldr	r2, [pc, #84]	; (8001df0 <HAL_RCC_ClockConfig+0x200>)
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	0019      	movs	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001da6:	430a      	orrs	r2, r1
 8001da8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001daa:	f000 f829 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 8001dae:	0001      	movs	r1, r0
 8001db0:	4b0d      	ldr	r3, [pc, #52]	; (8001de8 <HAL_RCC_ClockConfig+0x1f8>)
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	0a1b      	lsrs	r3, r3, #8
 8001db6:	220f      	movs	r2, #15
 8001db8:	401a      	ands	r2, r3
 8001dba:	4b0e      	ldr	r3, [pc, #56]	; (8001df4 <HAL_RCC_ClockConfig+0x204>)
 8001dbc:	0092      	lsls	r2, r2, #2
 8001dbe:	58d3      	ldr	r3, [r2, r3]
 8001dc0:	221f      	movs	r2, #31
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	000a      	movs	r2, r1
 8001dc6:	40da      	lsrs	r2, r3
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <HAL_RCC_ClockConfig+0x208>)
 8001dca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_RCC_ClockConfig+0x20c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	f7fe fead 	bl	8000b30 <HAL_InitTick>
 8001dd6:	0003      	movs	r3, r0
}
 8001dd8:	0018      	movs	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b004      	add	sp, #16
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40022000 	.word	0x40022000
 8001de4:	00001388 	.word	0x00001388
 8001de8:	40021000 	.word	0x40021000
 8001dec:	fffff0ff 	.word	0xfffff0ff
 8001df0:	ffff8fff 	.word	0xffff8fff
 8001df4:	08003390 	.word	0x08003390
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	20000004 	.word	0x20000004

08001e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e06:	4b3c      	ldr	r3, [pc, #240]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	2238      	movs	r2, #56	; 0x38
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	d10f      	bne.n	8001e30 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001e10:	4b39      	ldr	r3, [pc, #228]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	0adb      	lsrs	r3, r3, #11
 8001e16:	2207      	movs	r2, #7
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	409a      	lsls	r2, r3
 8001e1e:	0013      	movs	r3, r2
 8001e20:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001e22:	6839      	ldr	r1, [r7, #0]
 8001e24:	4835      	ldr	r0, [pc, #212]	; (8001efc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001e26:	f7fe f96d 	bl	8000104 <__udivsi3>
 8001e2a:	0003      	movs	r3, r0
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	e05d      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e30:	4b31      	ldr	r3, [pc, #196]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	2238      	movs	r2, #56	; 0x38
 8001e36:	4013      	ands	r3, r2
 8001e38:	2b08      	cmp	r3, #8
 8001e3a:	d102      	bne.n	8001e42 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e3c:	4b30      	ldr	r3, [pc, #192]	; (8001f00 <HAL_RCC_GetSysClockFreq+0x100>)
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	e054      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e42:	4b2d      	ldr	r3, [pc, #180]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	2238      	movs	r2, #56	; 0x38
 8001e48:	4013      	ands	r3, r2
 8001e4a:	2b10      	cmp	r3, #16
 8001e4c:	d138      	bne.n	8001ec0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001e4e:	4b2a      	ldr	r3, [pc, #168]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	2203      	movs	r2, #3
 8001e54:	4013      	ands	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e58:	4b27      	ldr	r3, [pc, #156]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	091b      	lsrs	r3, r3, #4
 8001e5e:	2207      	movs	r2, #7
 8001e60:	4013      	ands	r3, r2
 8001e62:	3301      	adds	r3, #1
 8001e64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2b03      	cmp	r3, #3
 8001e6a:	d10d      	bne.n	8001e88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e6c:	68b9      	ldr	r1, [r7, #8]
 8001e6e:	4824      	ldr	r0, [pc, #144]	; (8001f00 <HAL_RCC_GetSysClockFreq+0x100>)
 8001e70:	f7fe f948 	bl	8000104 <__udivsi3>
 8001e74:	0003      	movs	r3, r0
 8001e76:	0019      	movs	r1, r3
 8001e78:	4b1f      	ldr	r3, [pc, #124]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	0a1b      	lsrs	r3, r3, #8
 8001e7e:	227f      	movs	r2, #127	; 0x7f
 8001e80:	4013      	ands	r3, r2
 8001e82:	434b      	muls	r3, r1
 8001e84:	617b      	str	r3, [r7, #20]
        break;
 8001e86:	e00d      	b.n	8001ea4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001e88:	68b9      	ldr	r1, [r7, #8]
 8001e8a:	481c      	ldr	r0, [pc, #112]	; (8001efc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001e8c:	f7fe f93a 	bl	8000104 <__udivsi3>
 8001e90:	0003      	movs	r3, r0
 8001e92:	0019      	movs	r1, r3
 8001e94:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	0a1b      	lsrs	r3, r3, #8
 8001e9a:	227f      	movs	r2, #127	; 0x7f
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	434b      	muls	r3, r1
 8001ea0:	617b      	str	r3, [r7, #20]
        break;
 8001ea2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001ea4:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	0f5b      	lsrs	r3, r3, #29
 8001eaa:	2207      	movs	r2, #7
 8001eac:	4013      	ands	r3, r2
 8001eae:	3301      	adds	r3, #1
 8001eb0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001eb2:	6879      	ldr	r1, [r7, #4]
 8001eb4:	6978      	ldr	r0, [r7, #20]
 8001eb6:	f7fe f925 	bl	8000104 <__udivsi3>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	e015      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ec0:	4b0d      	ldr	r3, [pc, #52]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	2238      	movs	r2, #56	; 0x38
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b20      	cmp	r3, #32
 8001eca:	d103      	bne.n	8001ed4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001ecc:	2380      	movs	r3, #128	; 0x80
 8001ece:	021b      	lsls	r3, r3, #8
 8001ed0:	613b      	str	r3, [r7, #16]
 8001ed2:	e00b      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001ed4:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	2238      	movs	r2, #56	; 0x38
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b18      	cmp	r3, #24
 8001ede:	d103      	bne.n	8001ee8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001ee0:	23fa      	movs	r3, #250	; 0xfa
 8001ee2:	01db      	lsls	r3, r3, #7
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	e001      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001eec:	693b      	ldr	r3, [r7, #16]
}
 8001eee:	0018      	movs	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	b006      	add	sp, #24
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	00f42400 	.word	0x00f42400
 8001f00:	007a1200 	.word	0x007a1200

08001f04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f08:	4b02      	ldr	r3, [pc, #8]	; (8001f14 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
}
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	46c0      	nop			; (mov r8, r8)
 8001f14:	20000000 	.word	0x20000000

08001f18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f18:	b5b0      	push	{r4, r5, r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001f1c:	f7ff fff2 	bl	8001f04 <HAL_RCC_GetHCLKFreq>
 8001f20:	0004      	movs	r4, r0
 8001f22:	f7ff fb3f 	bl	80015a4 <LL_RCC_GetAPB1Prescaler>
 8001f26:	0003      	movs	r3, r0
 8001f28:	0b1a      	lsrs	r2, r3, #12
 8001f2a:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f2c:	0092      	lsls	r2, r2, #2
 8001f2e:	58d3      	ldr	r3, [r2, r3]
 8001f30:	221f      	movs	r2, #31
 8001f32:	4013      	ands	r3, r2
 8001f34:	40dc      	lsrs	r4, r3
 8001f36:	0023      	movs	r3, r4
}
 8001f38:	0018      	movs	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f3e:	46c0      	nop			; (mov r8, r8)
 8001f40:	080033d0 	.word	0x080033d0

08001f44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001f4c:	2313      	movs	r3, #19
 8001f4e:	18fb      	adds	r3, r7, r3
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f54:	2312      	movs	r3, #18
 8001f56:	18fb      	adds	r3, r7, r3
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	029b      	lsls	r3, r3, #10
 8001f64:	4013      	ands	r3, r2
 8001f66:	d100      	bne.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001f68:	e0a3      	b.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6a:	2011      	movs	r0, #17
 8001f6c:	183b      	adds	r3, r7, r0
 8001f6e:	2200      	movs	r2, #0
 8001f70:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f72:	4ba5      	ldr	r3, [pc, #660]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	055b      	lsls	r3, r3, #21
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d110      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	4ba2      	ldr	r3, [pc, #648]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f82:	4ba1      	ldr	r3, [pc, #644]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f84:	2180      	movs	r1, #128	; 0x80
 8001f86:	0549      	lsls	r1, r1, #21
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f8c:	4b9e      	ldr	r3, [pc, #632]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f90:	2380      	movs	r3, #128	; 0x80
 8001f92:	055b      	lsls	r3, r3, #21
 8001f94:	4013      	ands	r3, r2
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f9a:	183b      	adds	r3, r7, r0
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fa0:	4b9a      	ldr	r3, [pc, #616]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	4b99      	ldr	r3, [pc, #612]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001fa6:	2180      	movs	r1, #128	; 0x80
 8001fa8:	0049      	lsls	r1, r1, #1
 8001faa:	430a      	orrs	r2, r1
 8001fac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fae:	f7fe fe1b 	bl	8000be8 <HAL_GetTick>
 8001fb2:	0003      	movs	r3, r0
 8001fb4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fb6:	e00b      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb8:	f7fe fe16 	bl	8000be8 <HAL_GetTick>
 8001fbc:	0002      	movs	r2, r0
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d904      	bls.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001fc6:	2313      	movs	r3, #19
 8001fc8:	18fb      	adds	r3, r7, r3
 8001fca:	2203      	movs	r2, #3
 8001fcc:	701a      	strb	r2, [r3, #0]
        break;
 8001fce:	e005      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fd0:	4b8e      	ldr	r3, [pc, #568]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d0ed      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001fdc:	2313      	movs	r3, #19
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d154      	bne.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fe6:	4b88      	ldr	r3, [pc, #544]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fe8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001fea:	23c0      	movs	r3, #192	; 0xc0
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4013      	ands	r3, r2
 8001ff0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d019      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d014      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002002:	4b81      	ldr	r3, [pc, #516]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002006:	4a82      	ldr	r2, [pc, #520]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002008:	4013      	ands	r3, r2
 800200a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800200c:	4b7e      	ldr	r3, [pc, #504]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800200e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002010:	4b7d      	ldr	r3, [pc, #500]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002012:	2180      	movs	r1, #128	; 0x80
 8002014:	0249      	lsls	r1, r1, #9
 8002016:	430a      	orrs	r2, r1
 8002018:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800201a:	4b7b      	ldr	r3, [pc, #492]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800201c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800201e:	4b7a      	ldr	r3, [pc, #488]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002020:	497c      	ldr	r1, [pc, #496]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002022:	400a      	ands	r2, r1
 8002024:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002026:	4b78      	ldr	r3, [pc, #480]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	2201      	movs	r2, #1
 8002030:	4013      	ands	r3, r2
 8002032:	d016      	beq.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002034:	f7fe fdd8 	bl	8000be8 <HAL_GetTick>
 8002038:	0003      	movs	r3, r0
 800203a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800203c:	e00c      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800203e:	f7fe fdd3 	bl	8000be8 <HAL_GetTick>
 8002042:	0002      	movs	r2, r0
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	4a73      	ldr	r2, [pc, #460]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d904      	bls.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800204e:	2313      	movs	r3, #19
 8002050:	18fb      	adds	r3, r7, r3
 8002052:	2203      	movs	r2, #3
 8002054:	701a      	strb	r2, [r3, #0]
            break;
 8002056:	e004      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002058:	4b6b      	ldr	r3, [pc, #428]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800205a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800205c:	2202      	movs	r2, #2
 800205e:	4013      	ands	r3, r2
 8002060:	d0ed      	beq.n	800203e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002062:	2313      	movs	r3, #19
 8002064:	18fb      	adds	r3, r7, r3
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10a      	bne.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800206c:	4b66      	ldr	r3, [pc, #408]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800206e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002070:	4a67      	ldr	r2, [pc, #412]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002072:	4013      	ands	r3, r2
 8002074:	0019      	movs	r1, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800207a:	4b63      	ldr	r3, [pc, #396]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800207c:	430a      	orrs	r2, r1
 800207e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002080:	e00c      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002082:	2312      	movs	r3, #18
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	2213      	movs	r2, #19
 8002088:	18ba      	adds	r2, r7, r2
 800208a:	7812      	ldrb	r2, [r2, #0]
 800208c:	701a      	strb	r2, [r3, #0]
 800208e:	e005      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002090:	2312      	movs	r3, #18
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	2213      	movs	r2, #19
 8002096:	18ba      	adds	r2, r7, r2
 8002098:	7812      	ldrb	r2, [r2, #0]
 800209a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800209c:	2311      	movs	r3, #17
 800209e:	18fb      	adds	r3, r7, r3
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d105      	bne.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a6:	4b58      	ldr	r3, [pc, #352]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020aa:	4b57      	ldr	r3, [pc, #348]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020ac:	495b      	ldr	r1, [pc, #364]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80020ae:	400a      	ands	r2, r1
 80020b0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2201      	movs	r2, #1
 80020b8:	4013      	ands	r3, r2
 80020ba:	d009      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020bc:	4b52      	ldr	r3, [pc, #328]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020c0:	2203      	movs	r2, #3
 80020c2:	4393      	bics	r3, r2
 80020c4:	0019      	movs	r1, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	4b4f      	ldr	r3, [pc, #316]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020cc:	430a      	orrs	r2, r1
 80020ce:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2210      	movs	r2, #16
 80020d6:	4013      	ands	r3, r2
 80020d8:	d009      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020da:	4b4b      	ldr	r3, [pc, #300]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020de:	4a50      	ldr	r2, [pc, #320]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	0019      	movs	r1, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689a      	ldr	r2, [r3, #8]
 80020e8:	4b47      	ldr	r3, [pc, #284]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020ea:	430a      	orrs	r2, r1
 80020ec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4013      	ands	r3, r2
 80020f8:	d009      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80020fa:	4b43      	ldr	r3, [pc, #268]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020fe:	4a49      	ldr	r2, [pc, #292]	; (8002224 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002100:	4013      	ands	r3, r2
 8002102:	0019      	movs	r1, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	695a      	ldr	r2, [r3, #20]
 8002108:	4b3f      	ldr	r3, [pc, #252]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800210a:	430a      	orrs	r2, r1
 800210c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	4013      	ands	r3, r2
 8002118:	d009      	beq.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800211a:	4b3b      	ldr	r3, [pc, #236]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800211c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800211e:	4a42      	ldr	r2, [pc, #264]	; (8002228 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002120:	4013      	ands	r3, r2
 8002122:	0019      	movs	r1, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	699a      	ldr	r2, [r3, #24]
 8002128:	4b37      	ldr	r3, [pc, #220]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800212a:	430a      	orrs	r2, r1
 800212c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2220      	movs	r2, #32
 8002134:	4013      	ands	r3, r2
 8002136:	d009      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002138:	4b33      	ldr	r3, [pc, #204]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800213a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213c:	4a3b      	ldr	r2, [pc, #236]	; (800222c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800213e:	4013      	ands	r3, r2
 8002140:	0019      	movs	r1, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	4b30      	ldr	r3, [pc, #192]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002148:	430a      	orrs	r2, r1
 800214a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	01db      	lsls	r3, r3, #7
 8002154:	4013      	ands	r3, r2
 8002156:	d015      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002158:	4b2b      	ldr	r3, [pc, #172]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800215a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	0899      	lsrs	r1, r3, #2
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69da      	ldr	r2, [r3, #28]
 8002164:	4b28      	ldr	r3, [pc, #160]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002166:	430a      	orrs	r2, r1
 8002168:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	69da      	ldr	r2, [r3, #28]
 800216e:	2380      	movs	r3, #128	; 0x80
 8002170:	05db      	lsls	r3, r3, #23
 8002172:	429a      	cmp	r2, r3
 8002174:	d106      	bne.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002176:	4b24      	ldr	r3, [pc, #144]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002178:	68da      	ldr	r2, [r3, #12]
 800217a:	4b23      	ldr	r3, [pc, #140]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800217c:	2180      	movs	r1, #128	; 0x80
 800217e:	0249      	lsls	r1, r1, #9
 8002180:	430a      	orrs	r2, r1
 8002182:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	2380      	movs	r3, #128	; 0x80
 800218a:	039b      	lsls	r3, r3, #14
 800218c:	4013      	ands	r3, r2
 800218e:	d016      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002190:	4b1d      	ldr	r3, [pc, #116]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002194:	4a26      	ldr	r2, [pc, #152]	; (8002230 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002196:	4013      	ands	r3, r2
 8002198:	0019      	movs	r1, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1a      	ldr	r2, [r3, #32]
 800219e:	4b1a      	ldr	r3, [pc, #104]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021a0:	430a      	orrs	r2, r1
 80021a2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1a      	ldr	r2, [r3, #32]
 80021a8:	2380      	movs	r3, #128	; 0x80
 80021aa:	03db      	lsls	r3, r3, #15
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d106      	bne.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80021b0:	4b15      	ldr	r3, [pc, #84]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	4b14      	ldr	r3, [pc, #80]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021b6:	2180      	movs	r1, #128	; 0x80
 80021b8:	0449      	lsls	r1, r1, #17
 80021ba:	430a      	orrs	r2, r1
 80021bc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	2380      	movs	r3, #128	; 0x80
 80021c4:	011b      	lsls	r3, r3, #4
 80021c6:	4013      	ands	r3, r2
 80021c8:	d016      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80021ca:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ce:	4a19      	ldr	r2, [pc, #100]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	0019      	movs	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021da:	430a      	orrs	r2, r1
 80021dc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691a      	ldr	r2, [r3, #16]
 80021e2:	2380      	movs	r3, #128	; 0x80
 80021e4:	01db      	lsls	r3, r3, #7
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d106      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80021ea:	4b07      	ldr	r3, [pc, #28]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021ec:	68da      	ldr	r2, [r3, #12]
 80021ee:	4b06      	ldr	r3, [pc, #24]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021f0:	2180      	movs	r1, #128	; 0x80
 80021f2:	0249      	lsls	r1, r1, #9
 80021f4:	430a      	orrs	r2, r1
 80021f6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80021f8:	2312      	movs	r3, #18
 80021fa:	18fb      	adds	r3, r7, r3
 80021fc:	781b      	ldrb	r3, [r3, #0]
}
 80021fe:	0018      	movs	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	b006      	add	sp, #24
 8002204:	bd80      	pop	{r7, pc}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	40021000 	.word	0x40021000
 800220c:	40007000 	.word	0x40007000
 8002210:	fffffcff 	.word	0xfffffcff
 8002214:	fffeffff 	.word	0xfffeffff
 8002218:	00001388 	.word	0x00001388
 800221c:	efffffff 	.word	0xefffffff
 8002220:	fffff3ff 	.word	0xfffff3ff
 8002224:	fff3ffff 	.word	0xfff3ffff
 8002228:	ffcfffff 	.word	0xffcfffff
 800222c:	ffffcfff 	.word	0xffffcfff
 8002230:	ffbfffff 	.word	0xffbfffff
 8002234:	ffff3fff 	.word	0xffff3fff

08002238 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e046      	b.n	80022d8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2288      	movs	r2, #136	; 0x88
 800224e:	589b      	ldr	r3, [r3, r2]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d107      	bne.n	8002264 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2284      	movs	r2, #132	; 0x84
 8002258:	2100      	movs	r1, #0
 800225a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	0018      	movs	r0, r3
 8002260:	f7fe fb2a 	bl	80008b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2288      	movs	r2, #136	; 0x88
 8002268:	2124      	movs	r1, #36	; 0x24
 800226a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2101      	movs	r1, #1
 8002278:	438a      	bics	r2, r1
 800227a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	0018      	movs	r0, r3
 8002280:	f000 f8aa 	bl	80023d8 <UART_SetConfig>
 8002284:	0003      	movs	r3, r0
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e024      	b.n	80022d8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	0018      	movs	r0, r3
 800229a:	f000 fb15 	bl	80028c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	490d      	ldr	r1, [pc, #52]	; (80022e0 <HAL_UART_Init+0xa8>)
 80022aa:	400a      	ands	r2, r1
 80022ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	212a      	movs	r1, #42	; 0x2a
 80022ba:	438a      	bics	r2, r1
 80022bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2101      	movs	r1, #1
 80022ca:	430a      	orrs	r2, r1
 80022cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0018      	movs	r0, r3
 80022d2:	f000 fbad 	bl	8002a30 <UART_CheckIdleState>
 80022d6:	0003      	movs	r3, r0
}
 80022d8:	0018      	movs	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	b002      	add	sp, #8
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	ffffb7ff 	.word	0xffffb7ff

080022e4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	1dbb      	adds	r3, r7, #6
 80022f0:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	228c      	movs	r2, #140	; 0x8c
 80022f6:	589b      	ldr	r3, [r3, r2]
 80022f8:	2b20      	cmp	r3, #32
 80022fa:	d14a      	bne.n	8002392 <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_UART_Receive_DMA+0x26>
 8002302:	1dbb      	adds	r3, r7, #6
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e042      	b.n	8002394 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	2380      	movs	r3, #128	; 0x80
 8002314:	015b      	lsls	r3, r3, #5
 8002316:	429a      	cmp	r2, r3
 8002318:	d109      	bne.n	800232e <HAL_UART_Receive_DMA+0x4a>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d105      	bne.n	800232e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2201      	movs	r2, #1
 8002326:	4013      	ands	r3, r2
 8002328:	d001      	beq.n	800232e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e032      	b.n	8002394 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a18      	ldr	r2, [pc, #96]	; (800239c <HAL_UART_Receive_DMA+0xb8>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d020      	beq.n	8002380 <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	2380      	movs	r3, #128	; 0x80
 8002346:	041b      	lsls	r3, r3, #16
 8002348:	4013      	ands	r3, r2
 800234a:	d019      	beq.n	8002380 <HAL_UART_Receive_DMA+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800234c:	f3ef 8310 	mrs	r3, PRIMASK
 8002350:	613b      	str	r3, [r7, #16]
  return(result);
 8002352:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002354:	61fb      	str	r3, [r7, #28]
 8002356:	2301      	movs	r3, #1
 8002358:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f383 8810 	msr	PRIMASK, r3
}
 8002360:	46c0      	nop			; (mov r8, r8)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2180      	movs	r1, #128	; 0x80
 800236e:	04c9      	lsls	r1, r1, #19
 8002370:	430a      	orrs	r2, r1
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	f383 8810 	msr	PRIMASK, r3
}
 800237e:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002380:	1dbb      	adds	r3, r7, #6
 8002382:	881a      	ldrh	r2, [r3, #0]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	0018      	movs	r0, r3
 800238a:	f000 fc67 	bl	8002c5c <UART_Start_Receive_DMA>
 800238e:	0003      	movs	r3, r0
 8002390:	e000      	b.n	8002394 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8002392:	2302      	movs	r3, #2
  }
}
 8002394:	0018      	movs	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	b008      	add	sp, #32
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40008000 	.word	0x40008000

080023a0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80023a8:	46c0      	nop			; (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b002      	add	sp, #8
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80023b8:	46c0      	nop			; (mov r8, r8)
 80023ba:	46bd      	mov	sp, r7
 80023bc:	b002      	add	sp, #8
 80023be:	bd80      	pop	{r7, pc}

080023c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	000a      	movs	r2, r1
 80023ca:	1cbb      	adds	r3, r7, #2
 80023cc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	46bd      	mov	sp, r7
 80023d2:	b002      	add	sp, #8
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023d8:	b5b0      	push	{r4, r5, r7, lr}
 80023da:	b090      	sub	sp, #64	; 0x40
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80023e0:	231a      	movs	r3, #26
 80023e2:	2220      	movs	r2, #32
 80023e4:	189b      	adds	r3, r3, r2
 80023e6:	19db      	adds	r3, r3, r7
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	431a      	orrs	r2, r3
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	431a      	orrs	r2, r3
 80023fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	4313      	orrs	r3, r2
 8002402:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4ac4      	ldr	r2, [pc, #784]	; (800271c <UART_SetConfig+0x344>)
 800240c:	4013      	ands	r3, r2
 800240e:	0019      	movs	r1, r3
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002416:	430b      	orrs	r3, r1
 8002418:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	4abf      	ldr	r2, [pc, #764]	; (8002720 <UART_SetConfig+0x348>)
 8002422:	4013      	ands	r3, r2
 8002424:	0018      	movs	r0, r3
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	68d9      	ldr	r1, [r3, #12]
 800242a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	0003      	movs	r3, r0
 8002430:	430b      	orrs	r3, r1
 8002432:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4ab9      	ldr	r2, [pc, #740]	; (8002724 <UART_SetConfig+0x34c>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d004      	beq.n	800244e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800244a:	4313      	orrs	r3, r2
 800244c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800244e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4ab4      	ldr	r2, [pc, #720]	; (8002728 <UART_SetConfig+0x350>)
 8002456:	4013      	ands	r3, r2
 8002458:	0019      	movs	r1, r3
 800245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002460:	430b      	orrs	r3, r1
 8002462:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246a:	220f      	movs	r2, #15
 800246c:	4393      	bics	r3, r2
 800246e:	0018      	movs	r0, r3
 8002470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002472:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	0003      	movs	r3, r0
 800247a:	430b      	orrs	r3, r1
 800247c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800247e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4aaa      	ldr	r2, [pc, #680]	; (800272c <UART_SetConfig+0x354>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d131      	bne.n	80024ec <UART_SetConfig+0x114>
 8002488:	4ba9      	ldr	r3, [pc, #676]	; (8002730 <UART_SetConfig+0x358>)
 800248a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800248c:	2203      	movs	r2, #3
 800248e:	4013      	ands	r3, r2
 8002490:	2b03      	cmp	r3, #3
 8002492:	d01d      	beq.n	80024d0 <UART_SetConfig+0xf8>
 8002494:	d823      	bhi.n	80024de <UART_SetConfig+0x106>
 8002496:	2b02      	cmp	r3, #2
 8002498:	d00c      	beq.n	80024b4 <UART_SetConfig+0xdc>
 800249a:	d820      	bhi.n	80024de <UART_SetConfig+0x106>
 800249c:	2b00      	cmp	r3, #0
 800249e:	d002      	beq.n	80024a6 <UART_SetConfig+0xce>
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d00e      	beq.n	80024c2 <UART_SetConfig+0xea>
 80024a4:	e01b      	b.n	80024de <UART_SetConfig+0x106>
 80024a6:	231b      	movs	r3, #27
 80024a8:	2220      	movs	r2, #32
 80024aa:	189b      	adds	r3, r3, r2
 80024ac:	19db      	adds	r3, r3, r7
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
 80024b2:	e071      	b.n	8002598 <UART_SetConfig+0x1c0>
 80024b4:	231b      	movs	r3, #27
 80024b6:	2220      	movs	r2, #32
 80024b8:	189b      	adds	r3, r3, r2
 80024ba:	19db      	adds	r3, r3, r7
 80024bc:	2202      	movs	r2, #2
 80024be:	701a      	strb	r2, [r3, #0]
 80024c0:	e06a      	b.n	8002598 <UART_SetConfig+0x1c0>
 80024c2:	231b      	movs	r3, #27
 80024c4:	2220      	movs	r2, #32
 80024c6:	189b      	adds	r3, r3, r2
 80024c8:	19db      	adds	r3, r3, r7
 80024ca:	2204      	movs	r2, #4
 80024cc:	701a      	strb	r2, [r3, #0]
 80024ce:	e063      	b.n	8002598 <UART_SetConfig+0x1c0>
 80024d0:	231b      	movs	r3, #27
 80024d2:	2220      	movs	r2, #32
 80024d4:	189b      	adds	r3, r3, r2
 80024d6:	19db      	adds	r3, r3, r7
 80024d8:	2208      	movs	r2, #8
 80024da:	701a      	strb	r2, [r3, #0]
 80024dc:	e05c      	b.n	8002598 <UART_SetConfig+0x1c0>
 80024de:	231b      	movs	r3, #27
 80024e0:	2220      	movs	r2, #32
 80024e2:	189b      	adds	r3, r3, r2
 80024e4:	19db      	adds	r3, r3, r7
 80024e6:	2210      	movs	r2, #16
 80024e8:	701a      	strb	r2, [r3, #0]
 80024ea:	e055      	b.n	8002598 <UART_SetConfig+0x1c0>
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a90      	ldr	r2, [pc, #576]	; (8002734 <UART_SetConfig+0x35c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d106      	bne.n	8002504 <UART_SetConfig+0x12c>
 80024f6:	231b      	movs	r3, #27
 80024f8:	2220      	movs	r2, #32
 80024fa:	189b      	adds	r3, r3, r2
 80024fc:	19db      	adds	r3, r3, r7
 80024fe:	2200      	movs	r2, #0
 8002500:	701a      	strb	r2, [r3, #0]
 8002502:	e049      	b.n	8002598 <UART_SetConfig+0x1c0>
 8002504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a86      	ldr	r2, [pc, #536]	; (8002724 <UART_SetConfig+0x34c>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d13e      	bne.n	800258c <UART_SetConfig+0x1b4>
 800250e:	4b88      	ldr	r3, [pc, #544]	; (8002730 <UART_SetConfig+0x358>)
 8002510:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002512:	23c0      	movs	r3, #192	; 0xc0
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	4013      	ands	r3, r2
 8002518:	22c0      	movs	r2, #192	; 0xc0
 800251a:	0112      	lsls	r2, r2, #4
 800251c:	4293      	cmp	r3, r2
 800251e:	d027      	beq.n	8002570 <UART_SetConfig+0x198>
 8002520:	22c0      	movs	r2, #192	; 0xc0
 8002522:	0112      	lsls	r2, r2, #4
 8002524:	4293      	cmp	r3, r2
 8002526:	d82a      	bhi.n	800257e <UART_SetConfig+0x1a6>
 8002528:	2280      	movs	r2, #128	; 0x80
 800252a:	0112      	lsls	r2, r2, #4
 800252c:	4293      	cmp	r3, r2
 800252e:	d011      	beq.n	8002554 <UART_SetConfig+0x17c>
 8002530:	2280      	movs	r2, #128	; 0x80
 8002532:	0112      	lsls	r2, r2, #4
 8002534:	4293      	cmp	r3, r2
 8002536:	d822      	bhi.n	800257e <UART_SetConfig+0x1a6>
 8002538:	2b00      	cmp	r3, #0
 800253a:	d004      	beq.n	8002546 <UART_SetConfig+0x16e>
 800253c:	2280      	movs	r2, #128	; 0x80
 800253e:	00d2      	lsls	r2, r2, #3
 8002540:	4293      	cmp	r3, r2
 8002542:	d00e      	beq.n	8002562 <UART_SetConfig+0x18a>
 8002544:	e01b      	b.n	800257e <UART_SetConfig+0x1a6>
 8002546:	231b      	movs	r3, #27
 8002548:	2220      	movs	r2, #32
 800254a:	189b      	adds	r3, r3, r2
 800254c:	19db      	adds	r3, r3, r7
 800254e:	2200      	movs	r2, #0
 8002550:	701a      	strb	r2, [r3, #0]
 8002552:	e021      	b.n	8002598 <UART_SetConfig+0x1c0>
 8002554:	231b      	movs	r3, #27
 8002556:	2220      	movs	r2, #32
 8002558:	189b      	adds	r3, r3, r2
 800255a:	19db      	adds	r3, r3, r7
 800255c:	2202      	movs	r2, #2
 800255e:	701a      	strb	r2, [r3, #0]
 8002560:	e01a      	b.n	8002598 <UART_SetConfig+0x1c0>
 8002562:	231b      	movs	r3, #27
 8002564:	2220      	movs	r2, #32
 8002566:	189b      	adds	r3, r3, r2
 8002568:	19db      	adds	r3, r3, r7
 800256a:	2204      	movs	r2, #4
 800256c:	701a      	strb	r2, [r3, #0]
 800256e:	e013      	b.n	8002598 <UART_SetConfig+0x1c0>
 8002570:	231b      	movs	r3, #27
 8002572:	2220      	movs	r2, #32
 8002574:	189b      	adds	r3, r3, r2
 8002576:	19db      	adds	r3, r3, r7
 8002578:	2208      	movs	r2, #8
 800257a:	701a      	strb	r2, [r3, #0]
 800257c:	e00c      	b.n	8002598 <UART_SetConfig+0x1c0>
 800257e:	231b      	movs	r3, #27
 8002580:	2220      	movs	r2, #32
 8002582:	189b      	adds	r3, r3, r2
 8002584:	19db      	adds	r3, r3, r7
 8002586:	2210      	movs	r2, #16
 8002588:	701a      	strb	r2, [r3, #0]
 800258a:	e005      	b.n	8002598 <UART_SetConfig+0x1c0>
 800258c:	231b      	movs	r3, #27
 800258e:	2220      	movs	r2, #32
 8002590:	189b      	adds	r3, r3, r2
 8002592:	19db      	adds	r3, r3, r7
 8002594:	2210      	movs	r2, #16
 8002596:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a61      	ldr	r2, [pc, #388]	; (8002724 <UART_SetConfig+0x34c>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d000      	beq.n	80025a4 <UART_SetConfig+0x1cc>
 80025a2:	e092      	b.n	80026ca <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80025a4:	231b      	movs	r3, #27
 80025a6:	2220      	movs	r2, #32
 80025a8:	189b      	adds	r3, r3, r2
 80025aa:	19db      	adds	r3, r3, r7
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d015      	beq.n	80025de <UART_SetConfig+0x206>
 80025b2:	dc18      	bgt.n	80025e6 <UART_SetConfig+0x20e>
 80025b4:	2b04      	cmp	r3, #4
 80025b6:	d00d      	beq.n	80025d4 <UART_SetConfig+0x1fc>
 80025b8:	dc15      	bgt.n	80025e6 <UART_SetConfig+0x20e>
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <UART_SetConfig+0x1ec>
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d005      	beq.n	80025ce <UART_SetConfig+0x1f6>
 80025c2:	e010      	b.n	80025e6 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025c4:	f7ff fca8 	bl	8001f18 <HAL_RCC_GetPCLK1Freq>
 80025c8:	0003      	movs	r3, r0
 80025ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80025cc:	e014      	b.n	80025f8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025ce:	4b5a      	ldr	r3, [pc, #360]	; (8002738 <UART_SetConfig+0x360>)
 80025d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80025d2:	e011      	b.n	80025f8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025d4:	f7ff fc14 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 80025d8:	0003      	movs	r3, r0
 80025da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80025dc:	e00c      	b.n	80025f8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80025e4:	e008      	b.n	80025f8 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80025ea:	231a      	movs	r3, #26
 80025ec:	2220      	movs	r2, #32
 80025ee:	189b      	adds	r3, r3, r2
 80025f0:	19db      	adds	r3, r3, r7
 80025f2:	2201      	movs	r2, #1
 80025f4:	701a      	strb	r2, [r3, #0]
        break;
 80025f6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80025f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d100      	bne.n	8002600 <UART_SetConfig+0x228>
 80025fe:	e147      	b.n	8002890 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002602:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002604:	4b4d      	ldr	r3, [pc, #308]	; (800273c <UART_SetConfig+0x364>)
 8002606:	0052      	lsls	r2, r2, #1
 8002608:	5ad3      	ldrh	r3, [r2, r3]
 800260a:	0019      	movs	r1, r3
 800260c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800260e:	f7fd fd79 	bl	8000104 <__udivsi3>
 8002612:	0003      	movs	r3, r0
 8002614:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	0013      	movs	r3, r2
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	189b      	adds	r3, r3, r2
 8002620:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002622:	429a      	cmp	r2, r3
 8002624:	d305      	bcc.n	8002632 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800262c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800262e:	429a      	cmp	r2, r3
 8002630:	d906      	bls.n	8002640 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8002632:	231a      	movs	r3, #26
 8002634:	2220      	movs	r2, #32
 8002636:	189b      	adds	r3, r3, r2
 8002638:	19db      	adds	r3, r3, r7
 800263a:	2201      	movs	r2, #1
 800263c:	701a      	strb	r2, [r3, #0]
 800263e:	e127      	b.n	8002890 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002642:	61bb      	str	r3, [r7, #24]
 8002644:	2300      	movs	r3, #0
 8002646:	61fb      	str	r3, [r7, #28]
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800264c:	4b3b      	ldr	r3, [pc, #236]	; (800273c <UART_SetConfig+0x364>)
 800264e:	0052      	lsls	r2, r2, #1
 8002650:	5ad3      	ldrh	r3, [r2, r3]
 8002652:	613b      	str	r3, [r7, #16]
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	69b8      	ldr	r0, [r7, #24]
 800265e:	69f9      	ldr	r1, [r7, #28]
 8002660:	f7fd fec6 	bl	80003f0 <__aeabi_uldivmod>
 8002664:	0002      	movs	r2, r0
 8002666:	000b      	movs	r3, r1
 8002668:	0e11      	lsrs	r1, r2, #24
 800266a:	021d      	lsls	r5, r3, #8
 800266c:	430d      	orrs	r5, r1
 800266e:	0214      	lsls	r4, r2, #8
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	085b      	lsrs	r3, r3, #1
 8002676:	60bb      	str	r3, [r7, #8]
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68b8      	ldr	r0, [r7, #8]
 800267e:	68f9      	ldr	r1, [r7, #12]
 8002680:	1900      	adds	r0, r0, r4
 8002682:	4169      	adcs	r1, r5
 8002684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	603b      	str	r3, [r7, #0]
 800268a:	2300      	movs	r3, #0
 800268c:	607b      	str	r3, [r7, #4]
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f7fd fead 	bl	80003f0 <__aeabi_uldivmod>
 8002696:	0002      	movs	r2, r0
 8002698:	000b      	movs	r3, r1
 800269a:	0013      	movs	r3, r2
 800269c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800269e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026a0:	23c0      	movs	r3, #192	; 0xc0
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d309      	bcc.n	80026bc <UART_SetConfig+0x2e4>
 80026a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026aa:	2380      	movs	r3, #128	; 0x80
 80026ac:	035b      	lsls	r3, r3, #13
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d204      	bcs.n	80026bc <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026b8:	60da      	str	r2, [r3, #12]
 80026ba:	e0e9      	b.n	8002890 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 80026bc:	231a      	movs	r3, #26
 80026be:	2220      	movs	r2, #32
 80026c0:	189b      	adds	r3, r3, r2
 80026c2:	19db      	adds	r3, r3, r7
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
 80026c8:	e0e2      	b.n	8002890 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	69da      	ldr	r2, [r3, #28]
 80026ce:	2380      	movs	r3, #128	; 0x80
 80026d0:	021b      	lsls	r3, r3, #8
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d000      	beq.n	80026d8 <UART_SetConfig+0x300>
 80026d6:	e083      	b.n	80027e0 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80026d8:	231b      	movs	r3, #27
 80026da:	2220      	movs	r2, #32
 80026dc:	189b      	adds	r3, r3, r2
 80026de:	19db      	adds	r3, r3, r7
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d015      	beq.n	8002712 <UART_SetConfig+0x33a>
 80026e6:	dc2b      	bgt.n	8002740 <UART_SetConfig+0x368>
 80026e8:	2b04      	cmp	r3, #4
 80026ea:	d00d      	beq.n	8002708 <UART_SetConfig+0x330>
 80026ec:	dc28      	bgt.n	8002740 <UART_SetConfig+0x368>
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d002      	beq.n	80026f8 <UART_SetConfig+0x320>
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d005      	beq.n	8002702 <UART_SetConfig+0x32a>
 80026f6:	e023      	b.n	8002740 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026f8:	f7ff fc0e 	bl	8001f18 <HAL_RCC_GetPCLK1Freq>
 80026fc:	0003      	movs	r3, r0
 80026fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002700:	e027      	b.n	8002752 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002702:	4b0d      	ldr	r3, [pc, #52]	; (8002738 <UART_SetConfig+0x360>)
 8002704:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002706:	e024      	b.n	8002752 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002708:	f7ff fb7a 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 800270c:	0003      	movs	r3, r0
 800270e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002710:	e01f      	b.n	8002752 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002712:	2380      	movs	r3, #128	; 0x80
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002718:	e01b      	b.n	8002752 <UART_SetConfig+0x37a>
 800271a:	46c0      	nop			; (mov r8, r8)
 800271c:	cfff69f3 	.word	0xcfff69f3
 8002720:	ffffcfff 	.word	0xffffcfff
 8002724:	40008000 	.word	0x40008000
 8002728:	11fff4ff 	.word	0x11fff4ff
 800272c:	40013800 	.word	0x40013800
 8002730:	40021000 	.word	0x40021000
 8002734:	40004400 	.word	0x40004400
 8002738:	00f42400 	.word	0x00f42400
 800273c:	080033f0 	.word	0x080033f0
      default:
        pclk = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002744:	231a      	movs	r3, #26
 8002746:	2220      	movs	r2, #32
 8002748:	189b      	adds	r3, r3, r2
 800274a:	19db      	adds	r3, r3, r7
 800274c:	2201      	movs	r2, #1
 800274e:	701a      	strb	r2, [r3, #0]
        break;
 8002750:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002754:	2b00      	cmp	r3, #0
 8002756:	d100      	bne.n	800275a <UART_SetConfig+0x382>
 8002758:	e09a      	b.n	8002890 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800275a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800275e:	4b58      	ldr	r3, [pc, #352]	; (80028c0 <UART_SetConfig+0x4e8>)
 8002760:	0052      	lsls	r2, r2, #1
 8002762:	5ad3      	ldrh	r3, [r2, r3]
 8002764:	0019      	movs	r1, r3
 8002766:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002768:	f7fd fccc 	bl	8000104 <__udivsi3>
 800276c:	0003      	movs	r3, r0
 800276e:	005a      	lsls	r2, r3, #1
 8002770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	085b      	lsrs	r3, r3, #1
 8002776:	18d2      	adds	r2, r2, r3
 8002778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	0019      	movs	r1, r3
 800277e:	0010      	movs	r0, r2
 8002780:	f7fd fcc0 	bl	8000104 <__udivsi3>
 8002784:	0003      	movs	r3, r0
 8002786:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278a:	2b0f      	cmp	r3, #15
 800278c:	d921      	bls.n	80027d2 <UART_SetConfig+0x3fa>
 800278e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002790:	2380      	movs	r3, #128	; 0x80
 8002792:	025b      	lsls	r3, r3, #9
 8002794:	429a      	cmp	r2, r3
 8002796:	d21c      	bcs.n	80027d2 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279a:	b29a      	uxth	r2, r3
 800279c:	200e      	movs	r0, #14
 800279e:	2420      	movs	r4, #32
 80027a0:	1903      	adds	r3, r0, r4
 80027a2:	19db      	adds	r3, r3, r7
 80027a4:	210f      	movs	r1, #15
 80027a6:	438a      	bics	r2, r1
 80027a8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80027aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ac:	085b      	lsrs	r3, r3, #1
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2207      	movs	r2, #7
 80027b2:	4013      	ands	r3, r2
 80027b4:	b299      	uxth	r1, r3
 80027b6:	1903      	adds	r3, r0, r4
 80027b8:	19db      	adds	r3, r3, r7
 80027ba:	1902      	adds	r2, r0, r4
 80027bc:	19d2      	adds	r2, r2, r7
 80027be:	8812      	ldrh	r2, [r2, #0]
 80027c0:	430a      	orrs	r2, r1
 80027c2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	1902      	adds	r2, r0, r4
 80027ca:	19d2      	adds	r2, r2, r7
 80027cc:	8812      	ldrh	r2, [r2, #0]
 80027ce:	60da      	str	r2, [r3, #12]
 80027d0:	e05e      	b.n	8002890 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80027d2:	231a      	movs	r3, #26
 80027d4:	2220      	movs	r2, #32
 80027d6:	189b      	adds	r3, r3, r2
 80027d8:	19db      	adds	r3, r3, r7
 80027da:	2201      	movs	r2, #1
 80027dc:	701a      	strb	r2, [r3, #0]
 80027de:	e057      	b.n	8002890 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80027e0:	231b      	movs	r3, #27
 80027e2:	2220      	movs	r2, #32
 80027e4:	189b      	adds	r3, r3, r2
 80027e6:	19db      	adds	r3, r3, r7
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d015      	beq.n	800281a <UART_SetConfig+0x442>
 80027ee:	dc18      	bgt.n	8002822 <UART_SetConfig+0x44a>
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d00d      	beq.n	8002810 <UART_SetConfig+0x438>
 80027f4:	dc15      	bgt.n	8002822 <UART_SetConfig+0x44a>
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d002      	beq.n	8002800 <UART_SetConfig+0x428>
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d005      	beq.n	800280a <UART_SetConfig+0x432>
 80027fe:	e010      	b.n	8002822 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002800:	f7ff fb8a 	bl	8001f18 <HAL_RCC_GetPCLK1Freq>
 8002804:	0003      	movs	r3, r0
 8002806:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002808:	e014      	b.n	8002834 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800280a:	4b2e      	ldr	r3, [pc, #184]	; (80028c4 <UART_SetConfig+0x4ec>)
 800280c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800280e:	e011      	b.n	8002834 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002810:	f7ff faf6 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 8002814:	0003      	movs	r3, r0
 8002816:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002818:	e00c      	b.n	8002834 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800281a:	2380      	movs	r3, #128	; 0x80
 800281c:	021b      	lsls	r3, r3, #8
 800281e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002820:	e008      	b.n	8002834 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002826:	231a      	movs	r3, #26
 8002828:	2220      	movs	r2, #32
 800282a:	189b      	adds	r3, r3, r2
 800282c:	19db      	adds	r3, r3, r7
 800282e:	2201      	movs	r2, #1
 8002830:	701a      	strb	r2, [r3, #0]
        break;
 8002832:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002836:	2b00      	cmp	r3, #0
 8002838:	d02a      	beq.n	8002890 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800283e:	4b20      	ldr	r3, [pc, #128]	; (80028c0 <UART_SetConfig+0x4e8>)
 8002840:	0052      	lsls	r2, r2, #1
 8002842:	5ad3      	ldrh	r3, [r2, r3]
 8002844:	0019      	movs	r1, r3
 8002846:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002848:	f7fd fc5c 	bl	8000104 <__udivsi3>
 800284c:	0003      	movs	r3, r0
 800284e:	001a      	movs	r2, r3
 8002850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	085b      	lsrs	r3, r3, #1
 8002856:	18d2      	adds	r2, r2, r3
 8002858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	0019      	movs	r1, r3
 800285e:	0010      	movs	r0, r2
 8002860:	f7fd fc50 	bl	8000104 <__udivsi3>
 8002864:	0003      	movs	r3, r0
 8002866:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800286a:	2b0f      	cmp	r3, #15
 800286c:	d90a      	bls.n	8002884 <UART_SetConfig+0x4ac>
 800286e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	025b      	lsls	r3, r3, #9
 8002874:	429a      	cmp	r2, r3
 8002876:	d205      	bcs.n	8002884 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800287a:	b29a      	uxth	r2, r3
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	e005      	b.n	8002890 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8002884:	231a      	movs	r3, #26
 8002886:	2220      	movs	r2, #32
 8002888:	189b      	adds	r3, r3, r2
 800288a:	19db      	adds	r3, r3, r7
 800288c:	2201      	movs	r2, #1
 800288e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002892:	226a      	movs	r2, #106	; 0x6a
 8002894:	2101      	movs	r1, #1
 8002896:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	2268      	movs	r2, #104	; 0x68
 800289c:	2101      	movs	r1, #1
 800289e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a2:	2200      	movs	r2, #0
 80028a4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	2200      	movs	r2, #0
 80028aa:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80028ac:	231a      	movs	r3, #26
 80028ae:	2220      	movs	r2, #32
 80028b0:	189b      	adds	r3, r3, r2
 80028b2:	19db      	adds	r3, r3, r7
 80028b4:	781b      	ldrb	r3, [r3, #0]
}
 80028b6:	0018      	movs	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	b010      	add	sp, #64	; 0x40
 80028bc:	bdb0      	pop	{r4, r5, r7, pc}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	080033f0 	.word	0x080033f0
 80028c4:	00f42400 	.word	0x00f42400

080028c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d4:	2201      	movs	r2, #1
 80028d6:	4013      	ands	r3, r2
 80028d8:	d00b      	beq.n	80028f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	4a4a      	ldr	r2, [pc, #296]	; (8002a0c <UART_AdvFeatureConfig+0x144>)
 80028e2:	4013      	ands	r3, r2
 80028e4:	0019      	movs	r1, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f6:	2202      	movs	r2, #2
 80028f8:	4013      	ands	r3, r2
 80028fa:	d00b      	beq.n	8002914 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	4a43      	ldr	r2, [pc, #268]	; (8002a10 <UART_AdvFeatureConfig+0x148>)
 8002904:	4013      	ands	r3, r2
 8002906:	0019      	movs	r1, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002918:	2204      	movs	r2, #4
 800291a:	4013      	ands	r3, r2
 800291c:	d00b      	beq.n	8002936 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	4a3b      	ldr	r2, [pc, #236]	; (8002a14 <UART_AdvFeatureConfig+0x14c>)
 8002926:	4013      	ands	r3, r2
 8002928:	0019      	movs	r1, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293a:	2208      	movs	r2, #8
 800293c:	4013      	ands	r3, r2
 800293e:	d00b      	beq.n	8002958 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	4a34      	ldr	r2, [pc, #208]	; (8002a18 <UART_AdvFeatureConfig+0x150>)
 8002948:	4013      	ands	r3, r2
 800294a:	0019      	movs	r1, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	430a      	orrs	r2, r1
 8002956:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295c:	2210      	movs	r2, #16
 800295e:	4013      	ands	r3, r2
 8002960:	d00b      	beq.n	800297a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	4a2c      	ldr	r2, [pc, #176]	; (8002a1c <UART_AdvFeatureConfig+0x154>)
 800296a:	4013      	ands	r3, r2
 800296c:	0019      	movs	r1, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297e:	2220      	movs	r2, #32
 8002980:	4013      	ands	r3, r2
 8002982:	d00b      	beq.n	800299c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	4a25      	ldr	r2, [pc, #148]	; (8002a20 <UART_AdvFeatureConfig+0x158>)
 800298c:	4013      	ands	r3, r2
 800298e:	0019      	movs	r1, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a0:	2240      	movs	r2, #64	; 0x40
 80029a2:	4013      	ands	r3, r2
 80029a4:	d01d      	beq.n	80029e2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	4a1d      	ldr	r2, [pc, #116]	; (8002a24 <UART_AdvFeatureConfig+0x15c>)
 80029ae:	4013      	ands	r3, r2
 80029b0:	0019      	movs	r1, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029c2:	2380      	movs	r3, #128	; 0x80
 80029c4:	035b      	lsls	r3, r3, #13
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d10b      	bne.n	80029e2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	4a15      	ldr	r2, [pc, #84]	; (8002a28 <UART_AdvFeatureConfig+0x160>)
 80029d2:	4013      	ands	r3, r2
 80029d4:	0019      	movs	r1, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e6:	2280      	movs	r2, #128	; 0x80
 80029e8:	4013      	ands	r3, r2
 80029ea:	d00b      	beq.n	8002a04 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	4a0e      	ldr	r2, [pc, #56]	; (8002a2c <UART_AdvFeatureConfig+0x164>)
 80029f4:	4013      	ands	r3, r2
 80029f6:	0019      	movs	r1, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	605a      	str	r2, [r3, #4]
  }
}
 8002a04:	46c0      	nop			; (mov r8, r8)
 8002a06:	46bd      	mov	sp, r7
 8002a08:	b002      	add	sp, #8
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	fffdffff 	.word	0xfffdffff
 8002a10:	fffeffff 	.word	0xfffeffff
 8002a14:	fffbffff 	.word	0xfffbffff
 8002a18:	ffff7fff 	.word	0xffff7fff
 8002a1c:	ffffefff 	.word	0xffffefff
 8002a20:	ffffdfff 	.word	0xffffdfff
 8002a24:	ffefffff 	.word	0xffefffff
 8002a28:	ff9fffff 	.word	0xff9fffff
 8002a2c:	fff7ffff 	.word	0xfff7ffff

08002a30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af02      	add	r7, sp, #8
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2290      	movs	r2, #144	; 0x90
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a40:	f7fe f8d2 	bl	8000be8 <HAL_GetTick>
 8002a44:	0003      	movs	r3, r0
 8002a46:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2208      	movs	r2, #8
 8002a50:	4013      	ands	r3, r2
 8002a52:	2b08      	cmp	r3, #8
 8002a54:	d10c      	bne.n	8002a70 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2280      	movs	r2, #128	; 0x80
 8002a5a:	0391      	lsls	r1, r2, #14
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	4a1a      	ldr	r2, [pc, #104]	; (8002ac8 <UART_CheckIdleState+0x98>)
 8002a60:	9200      	str	r2, [sp, #0]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f000 f832 	bl	8002acc <UART_WaitOnFlagUntilTimeout>
 8002a68:	1e03      	subs	r3, r0, #0
 8002a6a:	d001      	beq.n	8002a70 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e026      	b.n	8002abe <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2204      	movs	r2, #4
 8002a78:	4013      	ands	r3, r2
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	d10c      	bne.n	8002a98 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2280      	movs	r2, #128	; 0x80
 8002a82:	03d1      	lsls	r1, r2, #15
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	4a10      	ldr	r2, [pc, #64]	; (8002ac8 <UART_CheckIdleState+0x98>)
 8002a88:	9200      	str	r2, [sp, #0]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f000 f81e 	bl	8002acc <UART_WaitOnFlagUntilTimeout>
 8002a90:	1e03      	subs	r3, r0, #0
 8002a92:	d001      	beq.n	8002a98 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e012      	b.n	8002abe <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2288      	movs	r2, #136	; 0x88
 8002a9c:	2120      	movs	r1, #32
 8002a9e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	228c      	movs	r2, #140	; 0x8c
 8002aa4:	2120      	movs	r1, #32
 8002aa6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2284      	movs	r2, #132	; 0x84
 8002ab8:	2100      	movs	r1, #0
 8002aba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	0018      	movs	r0, r3
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b004      	add	sp, #16
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	01ffffff 	.word	0x01ffffff

08002acc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b094      	sub	sp, #80	; 0x50
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	1dfb      	adds	r3, r7, #7
 8002ada:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002adc:	e0a7      	b.n	8002c2e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ade:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	d100      	bne.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002ae4:	e0a3      	b.n	8002c2e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae6:	f7fe f87f 	bl	8000be8 <HAL_GetTick>
 8002aea:	0002      	movs	r2, r0
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d302      	bcc.n	8002afc <UART_WaitOnFlagUntilTimeout+0x30>
 8002af6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d13f      	bne.n	8002b7c <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002afc:	f3ef 8310 	mrs	r3, PRIMASK
 8002b00:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002b04:	647b      	str	r3, [r7, #68]	; 0x44
 8002b06:	2301      	movs	r3, #1
 8002b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b0c:	f383 8810 	msr	PRIMASK, r3
}
 8002b10:	46c0      	nop			; (mov r8, r8)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	494e      	ldr	r1, [pc, #312]	; (8002c58 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002b1e:	400a      	ands	r2, r1
 8002b20:	601a      	str	r2, [r3, #0]
 8002b22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b24:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b28:	f383 8810 	msr	PRIMASK, r3
}
 8002b2c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b2e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b32:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b36:	643b      	str	r3, [r7, #64]	; 0x40
 8002b38:	2301      	movs	r3, #1
 8002b3a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b3e:	f383 8810 	msr	PRIMASK, r3
}
 8002b42:	46c0      	nop			; (mov r8, r8)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689a      	ldr	r2, [r3, #8]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2101      	movs	r1, #1
 8002b50:	438a      	bics	r2, r1
 8002b52:	609a      	str	r2, [r3, #8]
 8002b54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b56:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b5a:	f383 8810 	msr	PRIMASK, r3
}
 8002b5e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2288      	movs	r2, #136	; 0x88
 8002b64:	2120      	movs	r1, #32
 8002b66:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	228c      	movs	r2, #140	; 0x8c
 8002b6c:	2120      	movs	r1, #32
 8002b6e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2284      	movs	r2, #132	; 0x84
 8002b74:	2100      	movs	r1, #0
 8002b76:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e069      	b.n	8002c50 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2204      	movs	r2, #4
 8002b84:	4013      	ands	r3, r2
 8002b86:	d052      	beq.n	8002c2e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	69da      	ldr	r2, [r3, #28]
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	401a      	ands	r2, r3
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	011b      	lsls	r3, r3, #4
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d148      	bne.n	8002c2e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2280      	movs	r2, #128	; 0x80
 8002ba2:	0112      	lsls	r2, r2, #4
 8002ba4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ba6:	f3ef 8310 	mrs	r3, PRIMASK
 8002baa:	613b      	str	r3, [r7, #16]
  return(result);
 8002bac:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002bae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f383 8810 	msr	PRIMASK, r3
}
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4924      	ldr	r1, [pc, #144]	; (8002c58 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002bc8:	400a      	ands	r2, r1
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f383 8810 	msr	PRIMASK, r3
}
 8002bd6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bd8:	f3ef 8310 	mrs	r3, PRIMASK
 8002bdc:	61fb      	str	r3, [r7, #28]
  return(result);
 8002bde:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be0:	64bb      	str	r3, [r7, #72]	; 0x48
 8002be2:	2301      	movs	r3, #1
 8002be4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002be6:	6a3b      	ldr	r3, [r7, #32]
 8002be8:	f383 8810 	msr	PRIMASK, r3
}
 8002bec:	46c0      	nop			; (mov r8, r8)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	438a      	bics	r2, r1
 8002bfc:	609a      	str	r2, [r3, #8]
 8002bfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c04:	f383 8810 	msr	PRIMASK, r3
}
 8002c08:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2288      	movs	r2, #136	; 0x88
 8002c0e:	2120      	movs	r1, #32
 8002c10:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	228c      	movs	r2, #140	; 0x8c
 8002c16:	2120      	movs	r1, #32
 8002c18:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2290      	movs	r2, #144	; 0x90
 8002c1e:	2120      	movs	r1, #32
 8002c20:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2284      	movs	r2, #132	; 0x84
 8002c26:	2100      	movs	r1, #0
 8002c28:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e010      	b.n	8002c50 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	4013      	ands	r3, r2
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	425a      	negs	r2, r3
 8002c3e:	4153      	adcs	r3, r2
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	001a      	movs	r2, r3
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d100      	bne.n	8002c4e <UART_WaitOnFlagUntilTimeout+0x182>
 8002c4c:	e747      	b.n	8002ade <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	0018      	movs	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	b014      	add	sp, #80	; 0x50
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	fffffe5f 	.word	0xfffffe5f

08002c5c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b090      	sub	sp, #64	; 0x40
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	1dbb      	adds	r3, r7, #6
 8002c68:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	1dba      	adds	r2, r7, #6
 8002c74:	215c      	movs	r1, #92	; 0x5c
 8002c76:	8812      	ldrh	r2, [r2, #0]
 8002c78:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2290      	movs	r2, #144	; 0x90
 8002c7e:	2100      	movs	r1, #0
 8002c80:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	228c      	movs	r2, #140	; 0x8c
 8002c86:	2122      	movs	r1, #34	; 0x22
 8002c88:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2280      	movs	r2, #128	; 0x80
 8002c8e:	589b      	ldr	r3, [r3, r2]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d02d      	beq.n	8002cf0 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2280      	movs	r2, #128	; 0x80
 8002c98:	589b      	ldr	r3, [r3, r2]
 8002c9a:	4a40      	ldr	r2, [pc, #256]	; (8002d9c <UART_Start_Receive_DMA+0x140>)
 8002c9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2280      	movs	r2, #128	; 0x80
 8002ca2:	589b      	ldr	r3, [r3, r2]
 8002ca4:	4a3e      	ldr	r2, [pc, #248]	; (8002da0 <UART_Start_Receive_DMA+0x144>)
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2280      	movs	r2, #128	; 0x80
 8002cac:	589b      	ldr	r3, [r3, r2]
 8002cae:	4a3d      	ldr	r2, [pc, #244]	; (8002da4 <UART_Start_Receive_DMA+0x148>)
 8002cb0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2280      	movs	r2, #128	; 0x80
 8002cb6:	589b      	ldr	r3, [r3, r2]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2280      	movs	r2, #128	; 0x80
 8002cc0:	5898      	ldr	r0, [r3, r2]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3324      	adds	r3, #36	; 0x24
 8002cc8:	0019      	movs	r1, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cce:	001a      	movs	r2, r3
 8002cd0:	1dbb      	adds	r3, r7, #6
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	f7fe f8fa 	bl	8000ecc <HAL_DMA_Start_IT>
 8002cd8:	1e03      	subs	r3, r0, #0
 8002cda:	d009      	beq.n	8002cf0 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2290      	movs	r2, #144	; 0x90
 8002ce0:	2110      	movs	r1, #16
 8002ce2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	228c      	movs	r2, #140	; 0x8c
 8002ce8:	2120      	movs	r1, #32
 8002cea:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e050      	b.n	8002d92 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d019      	beq.n	8002d2c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf8:	f3ef 8310 	mrs	r3, PRIMASK
 8002cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d02:	2301      	movs	r3, #1
 8002d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d08:	f383 8810 	msr	PRIMASK, r3
}
 8002d0c:	46c0      	nop			; (mov r8, r8)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2180      	movs	r1, #128	; 0x80
 8002d1a:	0049      	lsls	r1, r1, #1
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d22:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d26:	f383 8810 	msr	PRIMASK, r3
}
 8002d2a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d2c:	f3ef 8310 	mrs	r3, PRIMASK
 8002d30:	613b      	str	r3, [r7, #16]
  return(result);
 8002d32:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d34:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d36:	2301      	movs	r3, #1
 8002d38:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	f383 8810 	msr	PRIMASK, r3
}
 8002d40:	46c0      	nop			; (mov r8, r8)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2101      	movs	r1, #1
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	609a      	str	r2, [r3, #8]
 8002d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d54:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	f383 8810 	msr	PRIMASK, r3
}
 8002d5c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8002d62:	61fb      	str	r3, [r7, #28]
  return(result);
 8002d64:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d66:	637b      	str	r3, [r7, #52]	; 0x34
 8002d68:	2301      	movs	r3, #1
 8002d6a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	f383 8810 	msr	PRIMASK, r3
}
 8002d72:	46c0      	nop			; (mov r8, r8)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2140      	movs	r1, #64	; 0x40
 8002d80:	430a      	orrs	r2, r1
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d86:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8a:	f383 8810 	msr	PRIMASK, r3
}
 8002d8e:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	0018      	movs	r0, r3
 8002d94:	46bd      	mov	sp, r7
 8002d96:	b010      	add	sp, #64	; 0x40
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	46c0      	nop			; (mov r8, r8)
 8002d9c:	08002ef5 	.word	0x08002ef5
 8002da0:	08003025 	.word	0x08003025
 8002da4:	08003067 	.word	0x08003067

08002da8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b08a      	sub	sp, #40	; 0x28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002db0:	f3ef 8310 	mrs	r3, PRIMASK
 8002db4:	60bb      	str	r3, [r7, #8]
  return(result);
 8002db6:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dba:	2301      	movs	r3, #1
 8002dbc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f383 8810 	msr	PRIMASK, r3
}
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	21c0      	movs	r1, #192	; 0xc0
 8002dd2:	438a      	bics	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	f383 8810 	msr	PRIMASK, r3
}
 8002de0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de2:	f3ef 8310 	mrs	r3, PRIMASK
 8002de6:	617b      	str	r3, [r7, #20]
  return(result);
 8002de8:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8002dea:	623b      	str	r3, [r7, #32]
 8002dec:	2301      	movs	r3, #1
 8002dee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	f383 8810 	msr	PRIMASK, r3
}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4908      	ldr	r1, [pc, #32]	; (8002e24 <UART_EndTxTransfer+0x7c>)
 8002e04:	400a      	ands	r2, r1
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	f383 8810 	msr	PRIMASK, r3
}
 8002e12:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2288      	movs	r2, #136	; 0x88
 8002e18:	2120      	movs	r1, #32
 8002e1a:	5099      	str	r1, [r3, r2]
}
 8002e1c:	46c0      	nop			; (mov r8, r8)
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b00a      	add	sp, #40	; 0x28
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	ff7fffff 	.word	0xff7fffff

08002e28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b08e      	sub	sp, #56	; 0x38
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e30:	f3ef 8310 	mrs	r3, PRIMASK
 8002e34:	617b      	str	r3, [r7, #20]
  return(result);
 8002e36:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e38:	637b      	str	r3, [r7, #52]	; 0x34
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	f383 8810 	msr	PRIMASK, r3
}
 8002e44:	46c0      	nop			; (mov r8, r8)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4926      	ldr	r1, [pc, #152]	; (8002eec <UART_EndRxTransfer+0xc4>)
 8002e52:	400a      	ands	r2, r1
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	f383 8810 	msr	PRIMASK, r3
}
 8002e60:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e62:	f3ef 8310 	mrs	r3, PRIMASK
 8002e66:	623b      	str	r3, [r7, #32]
  return(result);
 8002e68:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e6a:	633b      	str	r3, [r7, #48]	; 0x30
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e72:	f383 8810 	msr	PRIMASK, r3
}
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	491b      	ldr	r1, [pc, #108]	; (8002ef0 <UART_EndRxTransfer+0xc8>)
 8002e84:	400a      	ands	r2, r1
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8e:	f383 8810 	msr	PRIMASK, r3
}
 8002e92:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d118      	bne.n	8002ece <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e9c:	f3ef 8310 	mrs	r3, PRIMASK
 8002ea0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002ea2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f383 8810 	msr	PRIMASK, r3
}
 8002eb0:	46c0      	nop			; (mov r8, r8)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2110      	movs	r1, #16
 8002ebe:	438a      	bics	r2, r1
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f383 8810 	msr	PRIMASK, r3
}
 8002ecc:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	228c      	movs	r2, #140	; 0x8c
 8002ed2:	2120      	movs	r1, #32
 8002ed4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	b00e      	add	sp, #56	; 0x38
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	fffffedf 	.word	0xfffffedf
 8002ef0:	effffffe 	.word	0xeffffffe

08002ef4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b094      	sub	sp, #80	; 0x50
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f00:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	d16f      	bne.n	8002fee <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8002f0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f10:	225e      	movs	r2, #94	; 0x5e
 8002f12:	2100      	movs	r1, #0
 8002f14:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f16:	f3ef 8310 	mrs	r3, PRIMASK
 8002f1a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f1c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f20:	2301      	movs	r3, #1
 8002f22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f383 8810 	msr	PRIMASK, r3
}
 8002f2a:	46c0      	nop			; (mov r8, r8)
 8002f2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	493a      	ldr	r1, [pc, #232]	; (8003020 <UART_DMAReceiveCplt+0x12c>)
 8002f38:	400a      	ands	r2, r1
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f3e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	f383 8810 	msr	PRIMASK, r3
}
 8002f46:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f48:	f3ef 8310 	mrs	r3, PRIMASK
 8002f4c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f50:	647b      	str	r3, [r7, #68]	; 0x44
 8002f52:	2301      	movs	r3, #1
 8002f54:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f58:	f383 8810 	msr	PRIMASK, r3
}
 8002f5c:	46c0      	nop			; (mov r8, r8)
 8002f5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2101      	movs	r1, #1
 8002f6a:	438a      	bics	r2, r1
 8002f6c:	609a      	str	r2, [r3, #8]
 8002f6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f70:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f74:	f383 8810 	msr	PRIMASK, r3
}
 8002f78:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f7a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f7e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f82:	643b      	str	r3, [r7, #64]	; 0x40
 8002f84:	2301      	movs	r3, #1
 8002f86:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8a:	f383 8810 	msr	PRIMASK, r3
}
 8002f8e:	46c0      	nop			; (mov r8, r8)
 8002f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689a      	ldr	r2, [r3, #8]
 8002f96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2140      	movs	r1, #64	; 0x40
 8002f9c:	438a      	bics	r2, r1
 8002f9e:	609a      	str	r2, [r3, #8]
 8002fa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fa2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa6:	f383 8810 	msr	PRIMASK, r3
}
 8002faa:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002fac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fae:	228c      	movs	r2, #140	; 0x8c
 8002fb0:	2120      	movs	r1, #32
 8002fb2:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d118      	bne.n	8002fee <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fbc:	f3ef 8310 	mrs	r3, PRIMASK
 8002fc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	f383 8810 	msr	PRIMASK, r3
}
 8002fd0:	46c0      	nop			; (mov r8, r8)
 8002fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2110      	movs	r1, #16
 8002fde:	438a      	bics	r2, r1
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fe4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f383 8810 	msr	PRIMASK, r3
}
 8002fec:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ff4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ff6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d108      	bne.n	800300e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ffc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ffe:	225c      	movs	r2, #92	; 0x5c
 8003000:	5a9a      	ldrh	r2, [r3, r2]
 8003002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003004:	0011      	movs	r1, r2
 8003006:	0018      	movs	r0, r3
 8003008:	f7ff f9da 	bl	80023c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800300c:	e003      	b.n	8003016 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800300e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003010:	0018      	movs	r0, r3
 8003012:	f7fd fb03 	bl	800061c <HAL_UART_RxCpltCallback>
}
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	46bd      	mov	sp, r7
 800301a:	b014      	add	sp, #80	; 0x50
 800301c:	bd80      	pop	{r7, pc}
 800301e:	46c0      	nop			; (mov r8, r8)
 8003020:	fffffeff 	.word	0xfffffeff

08003024 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003030:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2201      	movs	r2, #1
 8003036:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800303c:	2b01      	cmp	r3, #1
 800303e:	d10a      	bne.n	8003056 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	225c      	movs	r2, #92	; 0x5c
 8003044:	5a9b      	ldrh	r3, [r3, r2]
 8003046:	085b      	lsrs	r3, r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	0011      	movs	r1, r2
 800304e:	0018      	movs	r0, r3
 8003050:	f7ff f9b6 	bl	80023c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003054:	e003      	b.n	800305e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	0018      	movs	r0, r3
 800305a:	f7ff f9a1 	bl	80023a0 <HAL_UART_RxHalfCpltCallback>
}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	46bd      	mov	sp, r7
 8003062:	b004      	add	sp, #16
 8003064:	bd80      	pop	{r7, pc}

08003066 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b086      	sub	sp, #24
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003072:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	2288      	movs	r2, #136	; 0x88
 8003078:	589b      	ldr	r3, [r3, r2]
 800307a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	228c      	movs	r2, #140	; 0x8c
 8003080:	589b      	ldr	r3, [r3, r2]
 8003082:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	2280      	movs	r2, #128	; 0x80
 800308c:	4013      	ands	r3, r2
 800308e:	2b80      	cmp	r3, #128	; 0x80
 8003090:	d10a      	bne.n	80030a8 <UART_DMAError+0x42>
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	2b21      	cmp	r3, #33	; 0x21
 8003096:	d107      	bne.n	80030a8 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2256      	movs	r2, #86	; 0x56
 800309c:	2100      	movs	r1, #0
 800309e:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	0018      	movs	r0, r3
 80030a4:	f7ff fe80 	bl	8002da8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2240      	movs	r2, #64	; 0x40
 80030b0:	4013      	ands	r3, r2
 80030b2:	2b40      	cmp	r3, #64	; 0x40
 80030b4:	d10a      	bne.n	80030cc <UART_DMAError+0x66>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2b22      	cmp	r3, #34	; 0x22
 80030ba:	d107      	bne.n	80030cc <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	225e      	movs	r2, #94	; 0x5e
 80030c0:	2100      	movs	r1, #0
 80030c2:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	0018      	movs	r0, r3
 80030c8:	f7ff feae 	bl	8002e28 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	2290      	movs	r2, #144	; 0x90
 80030d0:	589b      	ldr	r3, [r3, r2]
 80030d2:	2210      	movs	r2, #16
 80030d4:	431a      	orrs	r2, r3
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	2190      	movs	r1, #144	; 0x90
 80030da:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	0018      	movs	r0, r3
 80030e0:	f7ff f966 	bl	80023b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030e4:	46c0      	nop			; (mov r8, r8)
 80030e6:	46bd      	mov	sp, r7
 80030e8:	b006      	add	sp, #24
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2284      	movs	r2, #132	; 0x84
 80030f8:	5c9b      	ldrb	r3, [r3, r2]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d101      	bne.n	8003102 <HAL_UARTEx_DisableFifoMode+0x16>
 80030fe:	2302      	movs	r3, #2
 8003100:	e027      	b.n	8003152 <HAL_UARTEx_DisableFifoMode+0x66>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2284      	movs	r2, #132	; 0x84
 8003106:	2101      	movs	r1, #1
 8003108:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2288      	movs	r2, #136	; 0x88
 800310e:	2124      	movs	r1, #36	; 0x24
 8003110:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2101      	movs	r1, #1
 8003126:	438a      	bics	r2, r1
 8003128:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4a0b      	ldr	r2, [pc, #44]	; (800315c <HAL_UARTEx_DisableFifoMode+0x70>)
 800312e:	4013      	ands	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2288      	movs	r2, #136	; 0x88
 8003144:	2120      	movs	r1, #32
 8003146:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2284      	movs	r2, #132	; 0x84
 800314c:	2100      	movs	r1, #0
 800314e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	0018      	movs	r0, r3
 8003154:	46bd      	mov	sp, r7
 8003156:	b004      	add	sp, #16
 8003158:	bd80      	pop	{r7, pc}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	dfffffff 	.word	0xdfffffff

08003160 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2284      	movs	r2, #132	; 0x84
 800316e:	5c9b      	ldrb	r3, [r3, r2]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d101      	bne.n	8003178 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003174:	2302      	movs	r3, #2
 8003176:	e02e      	b.n	80031d6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2284      	movs	r2, #132	; 0x84
 800317c:	2101      	movs	r1, #1
 800317e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2288      	movs	r2, #136	; 0x88
 8003184:	2124      	movs	r1, #36	; 0x24
 8003186:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2101      	movs	r1, #1
 800319c:	438a      	bics	r2, r1
 800319e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	08d9      	lsrs	r1, r3, #3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	0018      	movs	r0, r3
 80031b8:	f000 f854 	bl	8003264 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2288      	movs	r2, #136	; 0x88
 80031c8:	2120      	movs	r1, #32
 80031ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2284      	movs	r2, #132	; 0x84
 80031d0:	2100      	movs	r1, #0
 80031d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	0018      	movs	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	b004      	add	sp, #16
 80031dc:	bd80      	pop	{r7, pc}
	...

080031e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2284      	movs	r2, #132	; 0x84
 80031ee:	5c9b      	ldrb	r3, [r3, r2]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e02f      	b.n	8003258 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2284      	movs	r2, #132	; 0x84
 80031fc:	2101      	movs	r1, #1
 80031fe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2288      	movs	r2, #136	; 0x88
 8003204:	2124      	movs	r1, #36	; 0x24
 8003206:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2101      	movs	r1, #1
 800321c:	438a      	bics	r2, r1
 800321e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	4a0e      	ldr	r2, [pc, #56]	; (8003260 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003228:	4013      	ands	r3, r2
 800322a:	0019      	movs	r1, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	430a      	orrs	r2, r1
 8003234:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	0018      	movs	r0, r3
 800323a:	f000 f813 	bl	8003264 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2288      	movs	r2, #136	; 0x88
 800324a:	2120      	movs	r1, #32
 800324c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2284      	movs	r2, #132	; 0x84
 8003252:	2100      	movs	r1, #0
 8003254:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	0018      	movs	r0, r3
 800325a:	46bd      	mov	sp, r7
 800325c:	b004      	add	sp, #16
 800325e:	bd80      	pop	{r7, pc}
 8003260:	f1ffffff 	.word	0xf1ffffff

08003264 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003270:	2b00      	cmp	r3, #0
 8003272:	d108      	bne.n	8003286 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	226a      	movs	r2, #106	; 0x6a
 8003278:	2101      	movs	r1, #1
 800327a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2268      	movs	r2, #104	; 0x68
 8003280:	2101      	movs	r1, #1
 8003282:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003284:	e043      	b.n	800330e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003286:	260f      	movs	r6, #15
 8003288:	19bb      	adds	r3, r7, r6
 800328a:	2208      	movs	r2, #8
 800328c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800328e:	200e      	movs	r0, #14
 8003290:	183b      	adds	r3, r7, r0
 8003292:	2208      	movs	r2, #8
 8003294:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	0e5b      	lsrs	r3, r3, #25
 800329e:	b2da      	uxtb	r2, r3
 80032a0:	240d      	movs	r4, #13
 80032a2:	193b      	adds	r3, r7, r4
 80032a4:	2107      	movs	r1, #7
 80032a6:	400a      	ands	r2, r1
 80032a8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	0f5b      	lsrs	r3, r3, #29
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	250c      	movs	r5, #12
 80032b6:	197b      	adds	r3, r7, r5
 80032b8:	2107      	movs	r1, #7
 80032ba:	400a      	ands	r2, r1
 80032bc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032be:	183b      	adds	r3, r7, r0
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	197a      	adds	r2, r7, r5
 80032c4:	7812      	ldrb	r2, [r2, #0]
 80032c6:	4914      	ldr	r1, [pc, #80]	; (8003318 <UARTEx_SetNbDataToProcess+0xb4>)
 80032c8:	5c8a      	ldrb	r2, [r1, r2]
 80032ca:	435a      	muls	r2, r3
 80032cc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80032ce:	197b      	adds	r3, r7, r5
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	4a12      	ldr	r2, [pc, #72]	; (800331c <UARTEx_SetNbDataToProcess+0xb8>)
 80032d4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032d6:	0019      	movs	r1, r3
 80032d8:	f7fc ff9e 	bl	8000218 <__divsi3>
 80032dc:	0003      	movs	r3, r0
 80032de:	b299      	uxth	r1, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	226a      	movs	r2, #106	; 0x6a
 80032e4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80032e6:	19bb      	adds	r3, r7, r6
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	193a      	adds	r2, r7, r4
 80032ec:	7812      	ldrb	r2, [r2, #0]
 80032ee:	490a      	ldr	r1, [pc, #40]	; (8003318 <UARTEx_SetNbDataToProcess+0xb4>)
 80032f0:	5c8a      	ldrb	r2, [r1, r2]
 80032f2:	435a      	muls	r2, r3
 80032f4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80032f6:	193b      	adds	r3, r7, r4
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	4a08      	ldr	r2, [pc, #32]	; (800331c <UARTEx_SetNbDataToProcess+0xb8>)
 80032fc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80032fe:	0019      	movs	r1, r3
 8003300:	f7fc ff8a 	bl	8000218 <__divsi3>
 8003304:	0003      	movs	r3, r0
 8003306:	b299      	uxth	r1, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2268      	movs	r2, #104	; 0x68
 800330c:	5299      	strh	r1, [r3, r2]
}
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	46bd      	mov	sp, r7
 8003312:	b005      	add	sp, #20
 8003314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003316:	46c0      	nop			; (mov r8, r8)
 8003318:	08003408 	.word	0x08003408
 800331c:	08003410 	.word	0x08003410

08003320 <__libc_init_array>:
 8003320:	b570      	push	{r4, r5, r6, lr}
 8003322:	2600      	movs	r6, #0
 8003324:	4d0c      	ldr	r5, [pc, #48]	; (8003358 <__libc_init_array+0x38>)
 8003326:	4c0d      	ldr	r4, [pc, #52]	; (800335c <__libc_init_array+0x3c>)
 8003328:	1b64      	subs	r4, r4, r5
 800332a:	10a4      	asrs	r4, r4, #2
 800332c:	42a6      	cmp	r6, r4
 800332e:	d109      	bne.n	8003344 <__libc_init_array+0x24>
 8003330:	2600      	movs	r6, #0
 8003332:	f000 f821 	bl	8003378 <_init>
 8003336:	4d0a      	ldr	r5, [pc, #40]	; (8003360 <__libc_init_array+0x40>)
 8003338:	4c0a      	ldr	r4, [pc, #40]	; (8003364 <__libc_init_array+0x44>)
 800333a:	1b64      	subs	r4, r4, r5
 800333c:	10a4      	asrs	r4, r4, #2
 800333e:	42a6      	cmp	r6, r4
 8003340:	d105      	bne.n	800334e <__libc_init_array+0x2e>
 8003342:	bd70      	pop	{r4, r5, r6, pc}
 8003344:	00b3      	lsls	r3, r6, #2
 8003346:	58eb      	ldr	r3, [r5, r3]
 8003348:	4798      	blx	r3
 800334a:	3601      	adds	r6, #1
 800334c:	e7ee      	b.n	800332c <__libc_init_array+0xc>
 800334e:	00b3      	lsls	r3, r6, #2
 8003350:	58eb      	ldr	r3, [r5, r3]
 8003352:	4798      	blx	r3
 8003354:	3601      	adds	r6, #1
 8003356:	e7f2      	b.n	800333e <__libc_init_array+0x1e>
 8003358:	08003420 	.word	0x08003420
 800335c:	08003420 	.word	0x08003420
 8003360:	08003420 	.word	0x08003420
 8003364:	08003424 	.word	0x08003424

08003368 <memset>:
 8003368:	0003      	movs	r3, r0
 800336a:	1882      	adds	r2, r0, r2
 800336c:	4293      	cmp	r3, r2
 800336e:	d100      	bne.n	8003372 <memset+0xa>
 8003370:	4770      	bx	lr
 8003372:	7019      	strb	r1, [r3, #0]
 8003374:	3301      	adds	r3, #1
 8003376:	e7f9      	b.n	800336c <memset+0x4>

08003378 <_init>:
 8003378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800337a:	46c0      	nop			; (mov r8, r8)
 800337c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800337e:	bc08      	pop	{r3}
 8003380:	469e      	mov	lr, r3
 8003382:	4770      	bx	lr

08003384 <_fini>:
 8003384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800338a:	bc08      	pop	{r3}
 800338c:	469e      	mov	lr, r3
 800338e:	4770      	bx	lr
