{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638162495928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638162495932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 00:08:15 2021 " "Processing started: Mon Nov 29 00:08:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638162495932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162495932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ram_test -c simple_ram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ram_test -c simple_ram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162495932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638162496334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638162496334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone " "Found entity 1: wishbone" {  } { { "../../generated/fpga_test_de2_115/wishbone.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wishbone.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WBUartWithIhex " "Found entity 1: WBUartWithIhex" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wbuart_with_buffer " "Found entity 1: wbuart_with_buffer" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wb_master_breakout.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wb_master_breakout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_master_breakout " "Found entity 1: wb_master_breakout" {  } { { "../../generated/fpga_test_de2_115/wb_master_breakout.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wb_master_breakout.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../generated/fpga_test_de2_115/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../generated/fpga_test_de2_115/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ihex " "Found entity 1: ihex" {  } { { "../../generated/fpga_test_de2_115/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/ihex.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/testwbmaster.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/testwbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 WBUartIhexWrapper " "Found entity 1: WBUartIhexWrapper" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503188 ""} { "Info" "ISGN_ENTITY_NAME" "2 WBArbiter " "Found entity 2: WBArbiter" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503188 ""} { "Info" "ISGN_ENTITY_NAME" "3 WBSDRAMCtlr " "Found entity 3: WBSDRAMCtlr" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503188 ""} { "Info" "ISGN_ENTITY_NAME" "4 TestWBMaster " "Found entity 4: TestWBMaster" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503188 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "simple_ram_test.sv(69) " "Verilog HDL warning at simple_ram_test.sv(69): extended using \"x\" or \"z\"" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638162503191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram_test " "Found entity 1: simple_ram_test" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638162503194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162503194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ram_test " "Elaborating entity \"simple_ram_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638162503233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:seg1 " "Elaborating entity \"sseg\" for hierarchy \"sseg:seg1\"" {  } { { "simple_ram_test.sv" "seg1" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestWBMaster TestWBMaster:a " "Elaborating entity \"TestWBMaster\" for hierarchy \"TestWBMaster:a\"" {  } { { "simple_ram_test.sv" "a" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartIhexWrapper TestWBMaster:a\|WBUartIhexWrapper:uart " "Elaborating entity \"WBUartIhexWrapper\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\"" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "uart" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartWithIhex TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m " "Elaborating entity \"WBUartWithIhex\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\"" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "m" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wbuart_with_ihex.sv(71) " "Verilog HDL assignment warning at wbuart_with_ihex.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503277 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|uart_rx:rx_part " "Elaborating entity \"uart_rx\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|uart_rx:rx_part\"" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "rx_part" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(41) " "Verilog HDL assignment warning at uart_rx.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503280 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(57) " "Verilog HDL assignment warning at uart_rx.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503280 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(65) " "Verilog HDL assignment warning at uart_rx.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503280 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(74) " "Verilog HDL assignment warning at uart_rx.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503280 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(76) " "Verilog HDL assignment warning at uart_rx.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_rx.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503280 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|uart_tx:tx_part " "Elaborating entity \"uart_tx\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|uart_tx:tx_part\"" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "tx_part" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(53) " "Verilog HDL assignment warning at uart_tx.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_tx.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503283 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(61) " "Verilog HDL assignment warning at uart_tx.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_tx.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503283 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(63) " "Verilog HDL assignment warning at uart_tx.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/fpga_test_de2_115/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/uart_tx.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503283 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|wishbone:ihex_wb " "Elaborating entity \"wishbone\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|wishbone:ihex_wb\"" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "ihex_wb" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_master_breakout TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout " "Elaborating entity \"wb_master_breakout\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout\"" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "dbg_bus_breakout" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ihex TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|ihex:intel_hex_controller " "Elaborating entity \"ihex\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|ihex:intel_hex_controller\"" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "intel_hex_controller" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(76) " "Verilog HDL assignment warning at ihex.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/fpga_test_de2_115/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/ihex.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503329 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(137) " "Verilog HDL assignment warning at ihex.sv(137): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/fpga_test_de2_115/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/ihex.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503329 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(212) " "Verilog HDL assignment warning at ihex.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/fpga_test_de2_115/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/ihex.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503329 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(243) " "Verilog HDL assignment warning at ihex.sv(243): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/fpga_test_de2_115/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/ihex.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503329 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbuart_with_buffer TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr " "Elaborating entity \"wbuart_with_buffer\" for hierarchy \"TestWBMaster:a\|WBUartIhexWrapper:uart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\"" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_ihex.sv" "uart_ctrlr" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_ihex.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(43) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_buffer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503333 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(77) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(77): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_buffer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503333 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(103) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(103): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_buffer.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638162503333 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_wb_err wbuart_with_buffer.sv(29) " "Output port \"o_wb_err\" at wbuart_with_buffer.sv(29) has no driver" {  } { { "../../generated/fpga_test_de2_115/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/wbuart_with_buffer.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638162503333 "|simple_ram_test|TestWBMaster:a|WBUartIhexWrapper:uart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBArbiter TestWBMaster:a\|WBArbiter:arb " "Elaborating entity \"WBArbiter\" for hierarchy \"TestWBMaster:a\|WBArbiter:arb\"" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "arb" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBSDRAMCtlr TestWBMaster:a\|WBSDRAMCtlr:ramController " "Elaborating entity \"WBSDRAMCtlr\" for hierarchy \"TestWBMaster:a\|WBSDRAMCtlr:ramController\"" {  } { { "../../generated/fpga_test_de2_115/TestWBMaster.v" "ramController" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test_de2_115/TestWBMaster.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162503343 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_cke VCC " "Pin \"io_sdram_cke\" is stuck at VCC" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638162509732 "|simple_ram_test|io_sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638162509732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638162509876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638162512498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/output_files/simple_ram_test.map.smsg " "Generated suppressed messages file C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/output_files/simple_ram_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162512605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638162512778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638162512778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_write " "No output dependent on input pin \"io_write\"" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/simple_ram_test/simple_ram_test.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638162513043 "|simple_ram_test|io_write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638162513043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4977 " "Implemented 4977 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638162513043 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638162513043 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638162513043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4839 " "Implemented 4839 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638162513043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638162513043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638162513057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 00:08:33 2021 " "Processing ended: Mon Nov 29 00:08:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638162513057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638162513057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638162513057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638162513057 ""}
