#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 16:23:09 2025
# Process ID: 70133
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2448.383 ; gain = 115.992 ; free physical = 271611 ; free virtual = 389210
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70158
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2886.801 ; gain = 414.508 ; free physical = 269826 ; free virtual = 387679
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4384.324 ; gain = 1912.031 ; free physical = 265064 ; free virtual = 382975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4384.324 ; gain = 1912.031 ; free physical = 269067 ; free virtual = 386987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4404.250 ; gain = 1931.957 ; free physical = 269028 ; free virtual = 386959
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 4597.250 ; gain = 2124.957 ; free physical = 246194 ; free virtual = 367141
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 592   
	                8 Bit    Registers := 3212  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input    8 Bit        Muxes := 4195  
	   2 Input    7 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 580   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_reg_135628_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_reg_135578_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_136048_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_135648_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_reg_136348_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i311_i_i2865_i_i_reg_139048_reg[7]' (FDE) to 'agg_tmp3_i_i627_i627_i627_i627_i_i_reg_139148_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_reg_135518_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i895_i_i_reg_138388_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_reg_135758_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138683_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_reg_138688_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138693_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138623_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_138633_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_138603_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_138613_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_138673_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_reg_138668_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_reg_138628_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_138618_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_reg_138608_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_reg_138598_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_reg_138678_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_reg_135238_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135368_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_1_reg_138363_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_reg_138188_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_138193_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_138153_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_137178_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i_i_i2253_i_i_i_reg_135348_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i625_i_i_reg_139138_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_137528_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49508_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48934_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i146_i_i_reg_139458_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_135078_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137903_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49042_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i226_i_i_i_reg_139498_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_reg_135108_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i_i_reg_139348_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49198_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_135468_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i_i3501_i_i_reg_139028_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_reg_137218_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i185_i185_i_i_i_1_reg_136243_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49478_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48946_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_reg_138478_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i499_i_i_i_i_reg_135008_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i542_i_i_reg_139398_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49306_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i72_i_i_i_reg_139528_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49390_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i4723_i_i_reg_136488_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48958_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49448_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49414_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48982_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i_i4141_i_i_reg_138998_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_reg_135738_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i226_i_i_reg_139448_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i139_i139_i_i_i_reg_136258_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i107_i107_i_i2661_i_i_reg_137508_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49078_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_reg_136578_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_i_i_reg_135198_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i_i4207_i_i_reg_136718_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i_i4435_i_i_reg_136598_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_135378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i219_i219_i219_i_i_reg_138718_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:25 . Memory (MB): peak = 4613.262 ; gain = 2140.969 ; free physical = 263847 ; free virtual = 387101
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:57 . Memory (MB): peak = 4613.262 ; gain = 2140.969 ; free physical = 238239 ; free virtual = 361590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i33_i33_i_i187_i_i_i2095_i_i_i_1_reg_135433_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i_i_i_i300_i_i_i_1_reg_139493_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_1_reg_135113_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i347_i_i_i_i_i_1_reg_134543_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_1_reg_136133_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_1_reg_135743_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i_i_i_i_i_i_i5071_i_i_1_reg_136343_reg[9] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:03:07 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 236307 ; free virtual = 359671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:03:26 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 236757 ; free virtual = 360186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:27 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 236758 ; free virtual = 360187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:11 ; elapsed = 00:03:31 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 232232 ; free virtual = 355660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:11 ; elapsed = 00:03:32 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 232235 ; free virtual = 355664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:52 ; elapsed = 00:04:12 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 236217 ; free virtual = 359744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:52 ; elapsed = 00:04:13 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 235379 ; free virtual = 358906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    32|
|3     |LUT2  |  2085|
|4     |LUT3  |  4102|
|5     |LUT4  | 12126|
|6     |LUT5  | 10506|
|7     |LUT6  | 33514|
|8     |MUXF7 |   190|
|9     |FDRE  | 28802|
|10    |FDSE  |    96|
|11    |IBUF  | 20004|
|12    |OBUF  |   273|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 111731|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    210|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |     31|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_57                                       |     21|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |     30|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_56                                       |     21|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |     31|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_55                                       |     21|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |     31|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_54                                       |     21|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |     30|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_53                                       |     21|
|13    |  sparse_arr_feat_reduce_out_15_U                                   |hls_dummy_fifo_w8_d2_S_4                                                 |     30|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_52                                       |     21|
|15    |  sparse_arr_feat_reduce_out_16_U                                   |hls_dummy_fifo_w8_d2_S_5                                                 |     32|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_51                                       |     21|
|17    |  sparse_arr_feat_reduce_out_17_U                                   |hls_dummy_fifo_w8_d2_S_6                                                 |     33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_50                                       |     21|
|19    |  sparse_arr_feat_reduce_out_18_U                                   |hls_dummy_fifo_w8_d2_S_7                                                 |     31|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_49                                       |     21|
|21    |  sparse_arr_feat_reduce_out_19_U                                   |hls_dummy_fifo_w8_d2_S_8                                                 |     30|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_48                                       |     21|
|23    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |     32|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_47                                       |     21|
|25    |  sparse_arr_feat_reduce_out_20_U                                   |hls_dummy_fifo_w8_d2_S_10                                                |     30|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_46                                       |     21|
|27    |  sparse_arr_feat_reduce_out_21_U                                   |hls_dummy_fifo_w8_d2_S_11                                                |     31|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_45                                       |     21|
|29    |  sparse_arr_feat_reduce_out_22_U                                   |hls_dummy_fifo_w8_d2_S_12                                                |     34|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_44                                       |     21|
|31    |  sparse_arr_feat_reduce_out_23_U                                   |hls_dummy_fifo_w8_d2_S_13                                                |     30|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_43                                       |     21|
|33    |  sparse_arr_feat_reduce_out_24_U                                   |hls_dummy_fifo_w8_d2_S_14                                                |     30|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_42                                       |     21|
|35    |  sparse_arr_feat_reduce_out_25_U                                   |hls_dummy_fifo_w8_d2_S_15                                                |     31|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_41                                       |     21|
|37    |  sparse_arr_feat_reduce_out_26_U                                   |hls_dummy_fifo_w8_d2_S_16                                                |     31|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_40                                       |     21|
|39    |  sparse_arr_feat_reduce_out_27_U                                   |hls_dummy_fifo_w8_d2_S_17                                                |     31|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_39                                       |     21|
|41    |  sparse_arr_feat_reduce_out_28_U                                   |hls_dummy_fifo_w8_d2_S_18                                                |     30|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_38                                       |     21|
|43    |  sparse_arr_feat_reduce_out_29_U                                   |hls_dummy_fifo_w8_d2_S_19                                                |     30|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_37                                       |     21|
|45    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_20                                                |     30|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_36                                       |     21|
|47    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_21                                                |     30|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_35                                       |     21|
|49    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_22                                                |     30|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_34                                       |     21|
|51    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_23                                                |     39|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_33                                       |     21|
|53    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_24                                                |     31|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_32                                       |     21|
|55    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_25                                                |     30|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_31                                       |     21|
|57    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_26                                                |     30|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_30                                       |     21|
|59    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_27                                                |     31|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_29                                       |     21|
|61    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_28                                                |     33|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |     21|
|63    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4 |  90280|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:52 ; elapsed = 00:04:13 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 234826 ; free virtual = 358354
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:55 ; elapsed = 00:04:16 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 250025 ; free virtual = 373553
Synthesis Optimization Complete : Time (s): cpu = 00:03:55 ; elapsed = 00:04:16 . Memory (MB): peak = 4621.266 ; gain = 2148.973 ; free physical = 250078 ; free virtual = 373588
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4621.266 ; gain = 0.000 ; free physical = 250018 ; free virtual = 373566
INFO: [Netlist 29-17] Analyzing 20195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4665.367 ; gain = 0.000 ; free physical = 246824 ; free virtual = 370595
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: 602e1f78
INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:21 ; elapsed = 00:04:43 . Memory (MB): peak = 4665.367 ; gain = 2216.984 ; free physical = 245298 ; free virtual = 369069
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17737.345; main = 3929.915; forked = 14039.229
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22812.375; main = 4665.371; forked = 18195.027
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4729.398 ; gain = 64.031 ; free physical = 249669 ; free virtual = 373565

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13ab3052a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4768.977 ; gain = 39.578 ; free physical = 242180 ; free virtual = 366631

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a1ed5f46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 247774 ; free virtual = 372332
INFO: [Opt 31-389] Phase Retarget created 49 cells and removed 50 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: f8e20131

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 244322 ; free virtual = 368880
INFO: [Opt 31-389] Phase Constant propagation created 25 cells and removed 53 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 969b6ece

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 248903 ; free virtual = 373462
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1b5af9dbb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 248892 ; free virtual = 373450
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1dfc94b78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 248896 ; free virtual = 373455
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              49  |              50  |                                              0  |
|  Constant propagation         |              25  |              53  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fcf62c73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 248896 ; free virtual = 373454

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fcf62c73

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 246429 ; free virtual = 370991

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fcf62c73

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 246309 ; free virtual = 370871

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 246048 ; free virtual = 370610
Ending Netlist Obfuscation Task | Checksum: fcf62c73

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4871.930 ; gain = 0.000 ; free physical = 245912 ; free virtual = 370474
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4871.930 ; gain = 206.562 ; free physical = 245893 ; free virtual = 370455
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 16:29:23 2025...
