<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altecc_1910/sim/altecc_dec_latency2_altecc_1910_v36jjva.v"
   type="VERILOG"
   library="altecc_1910" />
 <file
   path="sim/altecc_dec_latency2.v"
   type="VERILOG"
   library="altecc_dec_latency2"
   hasInlineConfiguration="true" />
 <topLevel name="altecc_dec_latency2.altecc_dec_latency2" />
 <deviceFamily name="agilex" />
 <device name="AGIB027R29A1E2VR0" />
</simPackage>
