{"vcs1":{"timestamp_begin":1679185587.272687462, "rt":3.51, "ut":2.38, "st":0.37}}
{"vcselab":{"timestamp_begin":1679185590.821549923, "rt":1.34, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1679185592.189552902, "rt":1.48, "ut":0.08, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679185586.984907173}
{"VCS_COMP_START_TIME": 1679185586.984907173}
{"VCS_COMP_END_TIME": 1679185594.450742769}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 386372}}
{"stitch_vcselab": {"peak_mem": 230992}}
