<h2> Verilog Implementation of LBR <h2>
<h3> 5 Stage Pipeline with Stall & Bypass Functionality <h3>
