// Seed: 3513200621
module module_0;
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7,
    output supply1 id_8
);
  integer [1 : -1] id_10;
  module_0 modCall_1 ();
  assign id_8 = 1;
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5
);
  tri1 id_7;
  assign id_3 = id_7++;
  module_0 modCall_1 ();
endmodule
