$date
	Sat Aug 31 21:29:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux3_tb $end
$var wire 32 ! y [31:0] $end
$var parameter 32 " WIDTH $end
$var reg 32 # d0 [31:0] $end
$var reg 32 $ d1 [31:0] $end
$var reg 32 % d2 [31:0] $end
$var reg 2 & s [1:0] $end
$scope module uut $end
$var wire 32 ' d0 [31:0] $end
$var wire 32 ( d1 [31:0] $end
$var wire 32 ) d2 [31:0] $end
$var wire 2 * s [1:0] $end
$var parameter 32 + WIDTH $end
$var reg 32 , y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 +
b100000 "
$end
#0
$dumpvars
b10010001101001010101111001101 ,
b0 *
b10001000100010010001000100010 )
b10101011110011010001001000110100 (
b10010001101001010101111001101 '
b0 &
b10001000100010010001000100010 %
b10101011110011010001001000110100 $
b10010001101001010101111001101 #
b10010001101001010101111001101 !
$end
#1
b10101011110011010001001000110100 !
b10101011110011010001001000110100 ,
b1 &
b1 *
#2
b10001000100010010001000100010 !
b10001000100010010001000100010 ,
b10 &
b10 *
#3
b10010001101001010101111001101 !
b10010001101001010101111001101 ,
b11 &
b11 *
#4
b0 &
b0 *
