INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yveswong/ip_clk_wiz/ip_clk_wiz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yveswong/ip_clk_wiz/ip_clk_wiz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yveswong/ip_clk_wiz/ip_clk_wiz.srcs/sources_1/new/ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yveswong/ip_clk_wiz/ip_clk_wiz.srcs/sim_1/new/tb_ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ip_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yveswong/ip_clk_wiz/ip_clk_wiz.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
