# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lsu.srcs/sources_1/new/rv32_dcache.v" \
"../../../../lsu.srcs/sources_1/new/rv32_dmem.v" \
"../../../../lsu.srcs/sources_1/new/rv32_lsu2.v" \
"../../../../lsu.srcs/sources_1/new/top.v" \

sv xil_defaultlib  \
"../../../../lsu.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
