LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY regN IS
	GENERIC(N: INTEGER := 16);
	
	PORT(	D			: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			Clk, R	: IN STD_LOGIC;
			Q			: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0)
	);
END regN;

ARCHITECTURE structure OF regN IS
BEGIN
	PROCESS(R, Clk)
	BEGIN
		IF R='0' THEN
			Q <= (OTHERS => '0');
		ELSIF RISING_EDGE(Clk) THEN 
			Q <= D;
		END IF;
	END PROCESS;
END structure;