0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/gte0002/lab8_mod/project_8_1/project_8_1.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_1/project_8_1.srcs/sim_1/new/Lab8_1_tb.v,1634837730,verilog,,,,Lab7_1_tb,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_1/project_8_1.srcs/sources_1/new/Lab8_1.v,1634837680,verilog,,C:/Users/gte0002/lab8_mod/project_8_1/project_8_1.srcs/sim_1/new/Lab8_1_tb.v,,Register_with_synch_reset_load_behavior,,,,,,,,
