

================================================================
== Vivado HLS Report for 'Userplane_L1_Data_Gen'
================================================================
* Date:           Tue Mar 21 13:07:12 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        12_Dummy_L1_to_UPLANE
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.281|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_src_state_load = load i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:31]   --->   Operation 4 'load' 'data_src_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = load i6* @sym_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:43]   --->   Operation 5 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%slot_in_V_read = call i6 @_ssdm_op_Read.ap_none.i6P(i6* %slot_in_V)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:42]   --->   Operation 6 'read' 'slot_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.72ns)   --->   "switch i2 %data_src_state_load, label %._crit_edge580 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %4
  ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:33]   --->   Operation 7 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %slot_in_V_read, i32 1, i32 4)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:91]   --->   Operation 8 'partselect' 'trunc_ln' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "store i4 %trunc_ln, i4* @subframeID_val_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:91]   --->   Operation 9 'store' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "store i2 0, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:92]   --->   Operation 10 'store' <Predicate = (data_src_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "br label %._crit_edge580" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:93]   --->   Operation 11 'br' <Predicate = (data_src_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sec_count_V = load i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 12 'load' 'sec_count_V' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%icmp_ln879 = icmp eq i4 %sec_count_V, -7" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:66]   --->   Operation 13 'icmp' 'icmp_ln879' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %3" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:66]   --->   Operation 14 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln700_1 = add i4 %sec_count_V, 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:81]   --->   Operation 15 'add' 'add_ln700_1' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "store i4 %add_ln700_1, i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:81]   --->   Operation 16 'store' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "br label %._crit_edge581"   --->   Operation 17 'br' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "store i4 0, i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68]   --->   Operation 18 'store' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln700 = add i6 %t_V, 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:69]   --->   Operation 19 'add' 'add_ln700' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln879_1 = icmp eq i6 %add_ln700, 14" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:70]   --->   Operation 20 'icmp' 'icmp_ln879_1' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln70 = select i1 %icmp_ln879_1, i6 0, i6 %add_ln700" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:70]   --->   Operation 21 'select' 'select_ln70' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.17ns)   --->   "%select_ln70_1 = select i1 %icmp_ln879_1, i2 -2, i2 0" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:70]   --->   Operation 22 'select' 'select_ln70_1' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "br label %._crit_edge581" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:70]   --->   Operation 23 'br' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sym_count_V_flag_0 = phi i1 [ false, %3 ], [ true, %2 ]"   --->   Operation 24 'phi' 'sym_count_V_flag_0' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sym_count_V_new_0 = phi i6 [ undef, %3 ], [ %select_ln70, %2 ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:70]   --->   Operation 25 'phi' 'sym_count_V_new_0' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%storemerge576 = phi i2 [ 0, %3 ], [ %select_ln70_1, %2 ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:70]   --->   Operation 26 'phi' 'storemerge576' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "store i2 %storemerge576, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:82]   --->   Operation 27 'store' <Predicate = (data_src_state_load == 1)> <Delay = 0.67>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "br label %._crit_edge580" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:87]   --->   Operation 28 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.67>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%frameID_in_V_read = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %frameID_in_V)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:40]   --->   Operation 29 'read' 'frameID_in_V_read' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "store i2 1, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:48]   --->   Operation 30 'store' <Predicate = (data_src_state_load == 0)> <Delay = 0.67>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "br label %._crit_edge580" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:50]   --->   Operation 31 'br' <Predicate = (data_src_state_load == 0)> <Delay = 0.67>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sym_count_V_flag_1 = phi i1 [ false, %codeRepl ], [ true, %4 ], [ %sym_count_V_flag_0, %._crit_edge581 ], [ false, %0 ]"   --->   Operation 32 'phi' 'sym_count_V_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sym_count_V_new_1 = phi i6 [ undef, %codeRepl ], [ 0, %4 ], [ %sym_count_V_new_0, %._crit_edge581 ], [ undef, %0 ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:70]   --->   Operation 33 'phi' 'sym_count_V_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %sym_count_V_flag_1, label %mergeST, label %._crit_edge580.new"   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "store i6 %sym_count_V_new_1, i6* @sym_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:69]   --->   Operation 35 'store' <Predicate = (sym_count_V_flag_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln31 = icmp eq i4 %sec_count_V, 0" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 36 'icmp' 'icmp_ln31' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln31_1 = icmp eq i4 %sec_count_V, 1" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 37 'icmp' 'icmp_ln31_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.72ns)   --->   "%icmp_ln31_2 = icmp eq i4 %sec_count_V, 2" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 38 'icmp' 'icmp_ln31_2' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.72ns)   --->   "%icmp_ln31_3 = icmp eq i4 %sec_count_V, 3" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 39 'icmp' 'icmp_ln31_3' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.72ns)   --->   "%icmp_ln31_4 = icmp eq i4 %sec_count_V, 4" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 40 'icmp' 'icmp_ln31_4' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.72ns)   --->   "%icmp_ln31_5 = icmp eq i4 %sec_count_V, 5" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 41 'icmp' 'icmp_ln31_5' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.72ns)   --->   "%icmp_ln31_6 = icmp eq i4 %sec_count_V, 6" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 42 'icmp' 'icmp_ln31_6' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.72ns)   --->   "%icmp_ln31_7 = icmp eq i4 %sec_count_V, 7" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 43 'icmp' 'icmp_ln31_7' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.72ns)   --->   "%icmp_ln31_8 = icmp eq i4 %sec_count_V, -8" [aesl_mux_load.10[5 x i15]P.i4.i64:31->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 44 'icmp' 'icmp_ln31_8' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%select_ln215 = select i1 %icmp_ln31_8, i4 -7, i4 -8" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 45 'select' 'select_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns)   --->   "%or_ln215 = or i1 %icmp_ln31_8, %icmp_ln31_7" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 46 'or' 'or_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%select_ln215_1 = select i1 %icmp_ln31_6, i4 7, i4 6" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 47 'select' 'select_ln215_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln215_4)   --->   "%or_ln215_1 = or i1 %icmp_ln31_6, %icmp_ln31_5" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 48 'or' 'or_ln215_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_6)   --->   "%select_ln215_2 = select i1 %icmp_ln31_4, i3 -3, i3 -4" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 49 'select' 'select_ln215_2' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns)   --->   "%or_ln215_2 = or i1 %icmp_ln31_4, %icmp_ln31_3" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 50 'or' 'or_ln215_2' <Predicate = (data_src_state_load == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_6)   --->   "%select_ln215_3 = select i1 %icmp_ln31_2, i3 3, i3 2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 51 'select' 'select_ln215_3' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln215_6)   --->   "%or_ln215_3 = or i1 %icmp_ln31_2, %icmp_ln31_1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 52 'or' 'or_ln215_3' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_8)   --->   "%select_ln215_4 = select i1 %icmp_ln31, i4 1, i4 -6" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 53 'select' 'select_ln215_4' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%select_ln215_5 = select i1 %or_ln215, i4 %select_ln215, i4 %select_ln215_1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 54 'select' 'select_ln215_5' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln215_4 = or i1 %or_ln215, %or_ln215_1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 55 'or' 'or_ln215_4' <Predicate = (data_src_state_load == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln215_6 = select i1 %or_ln215_2, i3 %select_ln215_2, i3 %select_ln215_3" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 56 'select' 'select_ln215_6' <Predicate = (data_src_state_load == 1)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%zext_ln215 = zext i3 %select_ln215_6 to i4" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 57 'zext' 'zext_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln215_6)   --->   "%or_ln215_5 = or i1 %or_ln215_2, %or_ln215_3" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 58 'or' 'or_ln215_5' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln215_7 = select i1 %or_ln215_4, i4 %select_ln215_5, i4 %zext_ln215" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 59 'select' 'select_ln215_7' <Predicate = (data_src_state_load == 1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln215_6 = or i1 %or_ln215_4, %or_ln215_5" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 60 'or' 'or_ln215_6' <Predicate = (data_src_state_load == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln215_8 = select i1 %or_ln215_6, i4 %select_ln215_7, i4 %select_ln215_4" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 61 'select' 'select_ln215_8' <Predicate = (data_src_state_load == 1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i4 %select_ln215_8 to i12" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 62 'zext' 'zext_ln215_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_16)   --->   "%select_ln215_9 = select i1 %icmp_ln31_8, i8 -16, i8 -46" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 63 'select' 'select_ln215_9' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_16)   --->   "%select_ln215_10 = select i1 %icmp_ln31_6, i8 -76, i8 -106" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 64 'select' 'select_ln215_10' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_15)   --->   "%select_ln215_11 = select i1 %icmp_ln31_4, i7 -8, i7 -38" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 65 'select' 'select_ln215_11' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_15)   --->   "%select_ln215_12 = select i1 %icmp_ln31_2, i7 60, i7 30" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 66 'select' 'select_ln215_12' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_17)   --->   "%select_ln215_13 = select i1 %icmp_ln31, i9 0, i9 -242" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 67 'select' 'select_ln215_13' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_16)   --->   "%select_ln215_14 = select i1 %or_ln215, i8 %select_ln215_9, i8 %select_ln215_10" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 68 'select' 'select_ln215_14' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln215_15 = select i1 %or_ln215_2, i7 %select_ln215_11, i7 %select_ln215_12" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 69 'select' 'select_ln215_15' <Predicate = (data_src_state_load == 1)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_16)   --->   "%zext_ln215_2 = zext i7 %select_ln215_15 to i8" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 70 'zext' 'zext_ln215_2' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln215_16 = select i1 %or_ln215_4, i8 %select_ln215_14, i8 %zext_ln215_2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 71 'select' 'select_ln215_16' <Predicate = (data_src_state_load == 1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_17)   --->   "%zext_ln215_3 = zext i8 %select_ln215_16 to i9" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 72 'zext' 'zext_ln215_3' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln215_17 = select i1 %or_ln215_6, i9 %zext_ln215_3, i9 %select_ln215_13" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 73 'select' 'select_ln215_17' <Predicate = (data_src_state_load == 1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i9 %select_ln215_17 to i10" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:60]   --->   Operation 74 'zext' 'zext_ln215_4' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_18)   --->   "%or_ln215_7 = or i1 %or_ln215_6, %icmp_ln31" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:61]   --->   Operation 75 'or' 'or_ln215_7' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln215_18 = select i1 %or_ln215_7, i8 30, i8 3" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:61]   --->   Operation 76 'select' 'select_ln215_18' <Predicate = (data_src_state_load == 1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i12.i12.i2.i10.i8.i20(i12 69, i12 %zext_ln215_1, i2 0, i10 %zext_ln215_4, i8 %select_ln215_18, i20 0)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:86]   --->   Operation 77 'bitconcatenate' 'tmp_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:86]   --->   Operation 78 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%subframeID_val_V_loa = load i4* @subframeID_val_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:41]   --->   Operation 79 'load' 'subframeID_val_V_loa' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i20.i8.i4.i6.i6.i20(i20 17552, i8 %frameID_in_V_read, i4 %subframeID_val_V_loa, i6 %slot_in_V_read, i6 %t_V, i20 0)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:47]   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:47]   --->   Operation 81 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %L1_data_out_V), !map !82"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %slot_in_V), !map !89"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %frameID_in_V), !map !93"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %st_out_V), !map !97"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %symbol_number_V), !map !101"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @Userplane_L1_Data_Ge) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:5]   --->   Operation 88 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L1_data_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:7]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:8]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %slot_in_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:9]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %frameID_in_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:10]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %symbol_number_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:11]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %st_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:12]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:17]   --->   Operation 95 'specreset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %data_src_state_load to i4" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:31]   --->   Operation 96 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i4P(i4* %st_out_V, i4 %zext_ln301)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:31]   --->   Operation 97 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:86]   --->   Operation 98 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %symbol_number_V, i6 %t_V)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:46]   --->   Operation 99 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:47]   --->   Operation 100 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge580.new"   --->   Operation 101 'br' <Predicate = (sym_count_V_flag_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "ret void" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:95]   --->   Operation 102 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ L1_data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slot_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frameID_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ st_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ symbol_number_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_src_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sym_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ subframeID_val_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ section_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_src_state_load  (load          ) [ 0111]
t_V                  (load          ) [ 0111]
slot_in_V_read       (read          ) [ 0110]
switch_ln33          (switch        ) [ 0000]
trunc_ln             (partselect    ) [ 0000]
store_ln91           (store         ) [ 0000]
store_ln92           (store         ) [ 0000]
br_ln93              (br            ) [ 0000]
sec_count_V          (load          ) [ 0110]
icmp_ln879           (icmp          ) [ 0100]
br_ln66              (br            ) [ 0000]
add_ln700_1          (add           ) [ 0000]
store_ln81           (store         ) [ 0000]
br_ln0               (br            ) [ 0000]
store_ln68           (store         ) [ 0000]
add_ln700            (add           ) [ 0000]
icmp_ln879_1         (icmp          ) [ 0000]
select_ln70          (select        ) [ 0000]
select_ln70_1        (select        ) [ 0000]
br_ln70              (br            ) [ 0000]
sym_count_V_flag_0   (phi           ) [ 0000]
sym_count_V_new_0    (phi           ) [ 0000]
storemerge576        (phi           ) [ 0000]
store_ln82           (store         ) [ 0000]
br_ln87              (br            ) [ 0000]
frameID_in_V_read    (read          ) [ 0110]
store_ln48           (store         ) [ 0000]
br_ln50              (br            ) [ 0000]
sym_count_V_flag_1   (phi           ) [ 0111]
sym_count_V_new_1    (phi           ) [ 0000]
br_ln0               (br            ) [ 0000]
store_ln69           (store         ) [ 0000]
icmp_ln31            (icmp          ) [ 0000]
icmp_ln31_1          (icmp          ) [ 0000]
icmp_ln31_2          (icmp          ) [ 0000]
icmp_ln31_3          (icmp          ) [ 0000]
icmp_ln31_4          (icmp          ) [ 0000]
icmp_ln31_5          (icmp          ) [ 0000]
icmp_ln31_6          (icmp          ) [ 0000]
icmp_ln31_7          (icmp          ) [ 0000]
icmp_ln31_8          (icmp          ) [ 0000]
select_ln215         (select        ) [ 0000]
or_ln215             (or            ) [ 0000]
select_ln215_1       (select        ) [ 0000]
or_ln215_1           (or            ) [ 0000]
select_ln215_2       (select        ) [ 0000]
or_ln215_2           (or            ) [ 0000]
select_ln215_3       (select        ) [ 0000]
or_ln215_3           (or            ) [ 0000]
select_ln215_4       (select        ) [ 0000]
select_ln215_5       (select        ) [ 0000]
or_ln215_4           (or            ) [ 0000]
select_ln215_6       (select        ) [ 0000]
zext_ln215           (zext          ) [ 0000]
or_ln215_5           (or            ) [ 0000]
select_ln215_7       (select        ) [ 0000]
or_ln215_6           (or            ) [ 0000]
select_ln215_8       (select        ) [ 0000]
zext_ln215_1         (zext          ) [ 0000]
select_ln215_9       (select        ) [ 0000]
select_ln215_10      (select        ) [ 0000]
select_ln215_11      (select        ) [ 0000]
select_ln215_12      (select        ) [ 0000]
select_ln215_13      (select        ) [ 0000]
select_ln215_14      (select        ) [ 0000]
select_ln215_15      (select        ) [ 0000]
zext_ln215_2         (zext          ) [ 0000]
select_ln215_16      (select        ) [ 0000]
zext_ln215_3         (zext          ) [ 0000]
select_ln215_17      (select        ) [ 0000]
zext_ln215_4         (zext          ) [ 0000]
or_ln215_7           (or            ) [ 0000]
select_ln215_18      (select        ) [ 0000]
tmp_1                (bitconcatenate) [ 0101]
subframeID_val_V_loa (load          ) [ 0000]
tmp                  (bitconcatenate) [ 0101]
specbitsmap_ln0      (specbitsmap   ) [ 0000]
specbitsmap_ln0      (specbitsmap   ) [ 0000]
specbitsmap_ln0      (specbitsmap   ) [ 0000]
specbitsmap_ln0      (specbitsmap   ) [ 0000]
specbitsmap_ln0      (specbitsmap   ) [ 0000]
spectopmodule_ln0    (spectopmodule ) [ 0000]
specpipeline_ln5     (specpipeline  ) [ 0000]
specinterface_ln7    (specinterface ) [ 0000]
specinterface_ln8    (specinterface ) [ 0000]
specinterface_ln9    (specinterface ) [ 0000]
specinterface_ln10   (specinterface ) [ 0000]
specinterface_ln11   (specinterface ) [ 0000]
specinterface_ln12   (specinterface ) [ 0000]
specreset_ln17       (specreset     ) [ 0000]
zext_ln301           (zext          ) [ 0000]
write_ln31           (write         ) [ 0000]
write_ln86           (write         ) [ 0000]
write_ln46           (write         ) [ 0000]
write_ln47           (write         ) [ 0000]
br_ln0               (br            ) [ 0000]
ret_ln95             (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="L1_data_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_data_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slot_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frameID_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frameID_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="st_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="symbol_number_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_number_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_src_state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_src_state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sym_count_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sym_count_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="subframeID_val_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subframeID_val_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="section_count_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="section_count_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i12.i12.i2.i10.i8.i20"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i20.i8.i4.i6.i6.i20"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Userplane_L1_Data_Ge"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i4P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="slot_in_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slot_in_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="frameID_in_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frameID_in_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="64" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/2 write_ln47/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln31_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln46_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="2"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/3 "/>
</bind>
</comp>

<comp id="175" class="1005" name="sym_count_V_flag_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sym_count_V_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="sym_count_V_flag_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sym_count_V_flag_0/1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="sym_count_V_new_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="sym_count_V_new_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="sym_count_V_new_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sym_count_V_new_0/1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="storemerge576_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="198" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge576 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="storemerge576_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge576/1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="sym_count_V_flag_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sym_count_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="sym_count_V_flag_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="1" slack="0"/>
<pin id="215" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="1" slack="0"/>
<pin id="217" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="8" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sym_count_V_flag_1/1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="sym_count_V_new_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="226" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="sym_count_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="sym_count_V_new_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="4" bw="6" slack="0"/>
<pin id="233" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="1" slack="0"/>
<pin id="235" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="8" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sym_count_V_new_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="data_src_state_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_src_state_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="t_V_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="4" slack="0"/>
<pin id="254" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln91_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln92_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sec_count_V_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sec_count_V/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln879_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln700_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln81_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln68_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln700_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln879_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln70_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln70_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln82_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln48_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln69_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln31_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln31_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln31_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln31_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_3/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln31_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_4/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln31_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_5/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln31_6_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_6/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln31_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_7/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln31_8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="1"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_8/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln215_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln215_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln215_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln215_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln215_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="0" index="2" bw="3" slack="0"/>
<pin id="424" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="or_ln215_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln215_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="3" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_3/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln215_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_3/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln215_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_4/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln215_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="0" index="2" bw="4" slack="0"/>
<pin id="460" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_5/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln215_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_4/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln215_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_6/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln215_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln215_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_5/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln215_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="0" index="2" bw="3" slack="0"/>
<pin id="492" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_7/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln215_6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_6/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln215_8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="4" slack="0"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_8/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln215_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln215_9_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_9/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln215_10_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_10/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln215_11_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="0"/>
<pin id="534" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_11/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln215_12_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="7" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_12/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln215_13_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="9" slack="0"/>
<pin id="550" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_13/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln215_14_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_14/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln215_15_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="0" index="2" bw="7" slack="0"/>
<pin id="566" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_15/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln215_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln215_16_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="0" index="2" bw="7" slack="0"/>
<pin id="578" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_16/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln215_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln215_17_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="9" slack="0"/>
<pin id="590" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_17/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln215_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln215_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_7/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln215_18_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="6" slack="0"/>
<pin id="607" dir="0" index="2" bw="3" slack="0"/>
<pin id="608" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_18/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="4" slack="0"/>
<pin id="616" dir="0" index="3" bw="1" slack="0"/>
<pin id="617" dir="0" index="4" bw="9" slack="0"/>
<pin id="618" dir="0" index="5" bw="6" slack="0"/>
<pin id="619" dir="0" index="6" bw="1" slack="0"/>
<pin id="620" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="subframeID_val_V_loa_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subframeID_val_V_loa/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="1"/>
<pin id="637" dir="0" index="3" bw="4" slack="0"/>
<pin id="638" dir="0" index="4" bw="6" slack="1"/>
<pin id="639" dir="0" index="5" bw="6" slack="1"/>
<pin id="640" dir="0" index="6" bw="1" slack="0"/>
<pin id="641" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln301_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="2"/>
<pin id="649" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/3 "/>
</bind>
</comp>

<comp id="651" class="1005" name="data_src_state_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="1"/>
<pin id="653" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="data_src_state_load "/>
</bind>
</comp>

<comp id="656" class="1005" name="t_V_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="1"/>
<pin id="658" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="662" class="1005" name="slot_in_V_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="1"/>
<pin id="664" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="slot_in_V_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="sec_count_V_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sec_count_V "/>
</bind>
</comp>

<comp id="683" class="1005" name="frameID_in_V_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frameID_in_V_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="106" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="138" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="140" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="178" pin="4"/><net_sink comp="209" pin=4"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="209" pin=6"/></net>

<net id="223"><net_src comp="209" pin="8"/><net_sink comp="206" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="189" pin="4"/><net_sink comp="227" pin=4"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="227" pin=6"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="142" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="263"><net_src comp="249" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="245" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="299" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="325"><net_src comp="305" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="333"><net_src comp="199" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="10" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="227" pin="8"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="64" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="382" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="377" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="377" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="372" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="367" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="367" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="362" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="357" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="357" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="352" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="347" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="400" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="392" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="406" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="400" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="414" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="428" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="420" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="434" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="428" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="442" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="464" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="456" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="478" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="464" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="482" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="488" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="448" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="387" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="78" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="377" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="82" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="367" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="84" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="357" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="88" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="90" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="347" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="400" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="514" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="522" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="428" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="530" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="538" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="464" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="554" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="496" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="546" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="496" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="347" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="96" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="98" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="621"><net_src comp="100" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="102" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="510" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="20" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="594" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="626"><net_src comp="604" pin="3"/><net_sink comp="612" pin=5"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="612" pin=6"/></net>

<net id="628"><net_src comp="612" pin="7"/><net_sink comp="154" pin=2"/></net>

<net id="632"><net_src comp="14" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="642"><net_src comp="108" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="110" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="629" pin="1"/><net_sink comp="633" pin=3"/></net>

<net id="645"><net_src comp="104" pin="0"/><net_sink comp="633" pin=6"/></net>

<net id="646"><net_src comp="633" pin="7"/><net_sink comp="154" pin=2"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="654"><net_src comp="241" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="659"><net_src comp="245" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="633" pin=5"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="665"><net_src comp="142" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="633" pin=4"/></net>

<net id="670"><net_src comp="271" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="676"><net_src comp="667" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="677"><net_src comp="667" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="678"><net_src comp="667" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="679"><net_src comp="667" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="686"><net_src comp="148" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="691"><net_src comp="612" pin="7"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="696"><net_src comp="633" pin="7"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: L1_data_out_V | {3 }
	Port: st_out_V | {3 }
	Port: symbol_number_V | {3 }
	Port: data_src_state | {1 }
	Port: sym_count_V | {1 }
	Port: subframeID_val_V | {1 }
	Port: section_count_V | {1 }
 - Input state : 
	Port: Userplane_L1_Data_Gen : slot_in_V | {1 }
	Port: Userplane_L1_Data_Gen : frameID_in_V | {1 }
	Port: Userplane_L1_Data_Gen : data_src_state | {1 }
	Port: Userplane_L1_Data_Gen : sym_count_V | {1 }
	Port: Userplane_L1_Data_Gen : subframeID_val_V | {2 }
	Port: Userplane_L1_Data_Gen : section_count_V | {1 }
  - Chain level:
	State 1
		switch_ln33 : 1
		store_ln91 : 1
		icmp_ln879 : 1
		br_ln66 : 2
		add_ln700_1 : 1
		store_ln81 : 2
		add_ln700 : 1
		icmp_ln879_1 : 2
		select_ln70 : 3
		select_ln70_1 : 3
		sym_count_V_flag_0 : 1
		sym_count_V_new_0 : 4
		storemerge576 : 4
		store_ln82 : 5
		sym_count_V_flag_1 : 2
		sym_count_V_new_1 : 5
		br_ln0 : 3
		store_ln69 : 6
	State 2
		select_ln215 : 1
		or_ln215 : 1
		select_ln215_1 : 1
		or_ln215_1 : 1
		select_ln215_2 : 1
		or_ln215_2 : 1
		select_ln215_3 : 1
		or_ln215_3 : 1
		select_ln215_4 : 1
		select_ln215_5 : 1
		or_ln215_4 : 1
		select_ln215_6 : 1
		zext_ln215 : 2
		or_ln215_5 : 1
		select_ln215_7 : 3
		or_ln215_6 : 1
		select_ln215_8 : 4
		zext_ln215_1 : 5
		select_ln215_9 : 1
		select_ln215_10 : 1
		select_ln215_11 : 1
		select_ln215_12 : 1
		select_ln215_13 : 1
		select_ln215_14 : 2
		select_ln215_15 : 2
		zext_ln215_2 : 3
		select_ln215_16 : 4
		zext_ln215_3 : 5
		select_ln215_17 : 6
		zext_ln215_4 : 7
		or_ln215_7 : 1
		select_ln215_18 : 1
		tmp_1 : 8
		write_ln86 : 9
		tmp : 1
		write_ln47 : 2
	State 3
		write_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       select_ln70_fu_311      |    0    |    6    |
|          |      select_ln70_1_fu_320     |    0    |    2    |
|          |      select_ln215_fu_392      |    0    |    4    |
|          |     select_ln215_1_fu_406     |    0    |    4    |
|          |     select_ln215_2_fu_420     |    0    |    3    |
|          |     select_ln215_3_fu_434     |    0    |    3    |
|          |     select_ln215_4_fu_448     |    0    |    4    |
|          |     select_ln215_5_fu_456     |    0    |    4    |
|          |     select_ln215_6_fu_470     |    0    |    3    |
|          |     select_ln215_7_fu_488     |    0    |    4    |
|  select  |     select_ln215_8_fu_502     |    0    |    4    |
|          |     select_ln215_9_fu_514     |    0    |    7    |
|          |     select_ln215_10_fu_522    |    0    |    8    |
|          |     select_ln215_11_fu_530    |    0    |    7    |
|          |     select_ln215_12_fu_538    |    0    |    7    |
|          |     select_ln215_13_fu_546    |    0    |    9    |
|          |     select_ln215_14_fu_554    |    0    |    8    |
|          |     select_ln215_15_fu_562    |    0    |    7    |
|          |     select_ln215_16_fu_574    |    0    |    8    |
|          |     select_ln215_17_fu_586    |    0    |    9    |
|          |     select_ln215_18_fu_604    |    0    |    6    |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln879_fu_275       |    0    |    9    |
|          |      icmp_ln879_1_fu_305      |    0    |    11   |
|          |        icmp_ln31_fu_347       |    0    |    9    |
|          |       icmp_ln31_1_fu_352      |    0    |    9    |
|          |       icmp_ln31_2_fu_357      |    0    |    9    |
|   icmp   |       icmp_ln31_3_fu_362      |    0    |    9    |
|          |       icmp_ln31_4_fu_367      |    0    |    9    |
|          |       icmp_ln31_5_fu_372      |    0    |    9    |
|          |       icmp_ln31_6_fu_377      |    0    |    9    |
|          |       icmp_ln31_7_fu_382      |    0    |    9    |
|          |       icmp_ln31_8_fu_387      |    0    |    9    |
|----------|-------------------------------|---------|---------|
|    add   |       add_ln700_1_fu_281      |    0    |    12   |
|          |        add_ln700_fu_299       |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        or_ln215_fu_400        |    0    |    2    |
|          |       or_ln215_1_fu_414       |    0    |    2    |
|          |       or_ln215_2_fu_428       |    0    |    2    |
|    or    |       or_ln215_3_fu_442       |    0    |    2    |
|          |       or_ln215_4_fu_464       |    0    |    2    |
|          |       or_ln215_5_fu_482       |    0    |    2    |
|          |       or_ln215_6_fu_496       |    0    |    2    |
|          |       or_ln215_7_fu_598       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |   slot_in_V_read_read_fu_142  |    0    |    0    |
|          | frameID_in_V_read_read_fu_148 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_154       |    0    |    0    |
|   write  |    write_ln31_write_fu_161    |    0    |    0    |
|          |    write_ln46_write_fu_168    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln_fu_249        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln215_fu_478       |    0    |    0    |
|          |      zext_ln215_1_fu_510      |    0    |    0    |
|   zext   |      zext_ln215_2_fu_570      |    0    |    0    |
|          |      zext_ln215_3_fu_582      |    0    |    0    |
|          |      zext_ln215_4_fu_594      |    0    |    0    |
|          |       zext_ln301_fu_647       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_1_fu_612         |    0    |    0    |
|          |           tmp_fu_633          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   261   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|data_src_state_load_reg_651|    2   |
| frameID_in_V_read_reg_683 |    8   |
|    sec_count_V_reg_667    |    4   |
|   slot_in_V_read_reg_662  |    6   |
|   storemerge576_reg_196   |    2   |
| sym_count_V_flag_0_reg_175|    1   |
| sym_count_V_flag_1_reg_206|    1   |
| sym_count_V_new_0_reg_186 |    6   |
| sym_count_V_new_1_reg_224 |    6   |
|        t_V_reg_656        |    6   |
|       tmp_1_reg_688       |   64   |
|        tmp_reg_693        |   64   |
+---------------------------+--------+
|           Total           |   170  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_154 |  p2  |   4  |  64  |   256  ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  0.6935 ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   21   |
|  Register |    -   |   170  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   170  |   282  |
+-----------+--------+--------+--------+
