
LAN8742_TCP_SERVER_NETCONN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013bc4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e0c  08013dc4  08013dc4  00023dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016bd0  08016bd0  00030080  2**0
                  CONTENTS
  4 .ARM          00000008  08016bd0  08016bd0  00026bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016bd8  08016bd8  00030080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016bd8  08016bd8  00026bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016bdc  08016bdc  00026bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08016be0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000eb24  20000080  08016c60  00030080  2**2
                  ALLOC
 10 ._user_heap_stack 00006004  2000eba4  08016c60  0003eba4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000467a0  00000000  00000000  000300ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008253  00000000  00000000  0007684e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022e8  00000000  00000000  0007eaa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002178  00000000  00000000  00080d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003826d  00000000  00000000  00082f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003729a  00000000  00000000  000bb175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012364c  00000000  00000000  000f240f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00215a5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000997c  00000000  00000000  00215ab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000080 	.word	0x20000080
 800021c:	00000000 	.word	0x00000000
 8000220:	08013dac 	.word	0x08013dac

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000084 	.word	0x20000084
 800023c:	08013dac 	.word	0x08013dac

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005d8:	b480      	push	{r7}
 80005da:	b085      	sub	sp, #20
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	4a07      	ldr	r2, [pc, #28]	; (8000604 <vApplicationGetIdleTaskMemory+0x2c>)
 80005e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	4a06      	ldr	r2, [pc, #24]	; (8000608 <vApplicationGetIdleTaskMemory+0x30>)
 80005ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2280      	movs	r2, #128	; 0x80
 80005f4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005f6:	bf00      	nop
 80005f8:	3714      	adds	r7, #20
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	2000009c 	.word	0x2000009c
 8000608:	20000150 	.word	0x20000150

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b5b0      	push	{r4, r5, r7, lr}
 800060e:	b08e      	sub	sp, #56	; 0x38
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000612:	f000 fc58 	bl	8000ec6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000616:	f000 f835 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061a:	f000 f8ff 	bl	800081c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800061e:	f000 f89f 	bl	8000760 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000622:	f000 f8cd 	bl	80007c0 <MX_USB_OTG_FS_PCD_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1280);
 8000626:	4b13      	ldr	r3, [pc, #76]	; (8000674 <main+0x68>)
 8000628:	f107 041c 	add.w	r4, r7, #28
 800062c:	461d      	mov	r5, r3
 800062e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000630:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000632:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000636:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800063a:	f107 031c 	add.w	r3, r7, #28
 800063e:	2100      	movs	r1, #0
 8000640:	4618      	mov	r0, r3
 8000642:	f005 fb4e 	bl	8005ce2 <osThreadCreate>
 8000646:	4603      	mov	r3, r0
 8000648:	4a0b      	ldr	r2, [pc, #44]	; (8000678 <main+0x6c>)
 800064a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 800064c:	4b0b      	ldr	r3, [pc, #44]	; (800067c <main+0x70>)
 800064e:	463c      	mov	r4, r7
 8000650:	461d      	mov	r5, r3
 8000652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000654:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000656:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800065a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800065e:	463b      	mov	r3, r7
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f005 fb3d 	bl	8005ce2 <osThreadCreate>
 8000668:	4603      	mov	r3, r0
 800066a:	4a05      	ldr	r2, [pc, #20]	; (8000680 <main+0x74>)
 800066c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800066e:	f005 fb21 	bl	8005cb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000672:	e7fe      	b.n	8000672 <main+0x66>
 8000674:	08013ddc 	.word	0x08013ddc
 8000678:	20007e40 	.word	0x20007e40
 800067c:	08013df8 	.word	0x08013df8
 8000680:	200082cc 	.word	0x200082cc

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b094      	sub	sp, #80	; 0x50
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	2234      	movs	r2, #52	; 0x34
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f012 fbf5 	bl	8012e82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	f107 0308 	add.w	r3, r7, #8
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a8:	4b2b      	ldr	r3, [pc, #172]	; (8000758 <SystemClock_Config+0xd4>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	4a2a      	ldr	r2, [pc, #168]	; (8000758 <SystemClock_Config+0xd4>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	; 0x40
 80006b4:	4b28      	ldr	r3, [pc, #160]	; (8000758 <SystemClock_Config+0xd4>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	4b26      	ldr	r3, [pc, #152]	; (800075c <SystemClock_Config+0xd8>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a25      	ldr	r2, [pc, #148]	; (800075c <SystemClock_Config+0xd8>)
 80006c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006ca:	6013      	str	r3, [r2, #0]
 80006cc:	4b23      	ldr	r3, [pc, #140]	; (800075c <SystemClock_Config+0xd8>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d8:	2301      	movs	r3, #1
 80006da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e2:	2302      	movs	r3, #2
 80006e4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006ec:	2304      	movs	r3, #4
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80006f0:	23d8      	movs	r3, #216	; 0xd8
 80006f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f4:	2302      	movs	r3, #2
 80006f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80006f8:	2309      	movs	r3, #9
 80006fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006fc:	2302      	movs	r3, #2
 80006fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 031c 	add.w	r3, r7, #28
 8000704:	4618      	mov	r0, r3
 8000706:	f002 f9f3 	bl	8002af0 <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000710:	f000 f94a 	bl	80009a8 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000714:	f002 f99c 	bl	8002a50 <HAL_PWREx_EnableOverDrive>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800071e:	f000 f943 	bl	80009a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2302      	movs	r3, #2
 8000728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800072e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000734:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000738:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800073a:	f107 0308 	add.w	r3, r7, #8
 800073e:	2107      	movs	r1, #7
 8000740:	4618      	mov	r0, r3
 8000742:	f002 fc83 	bl	800304c <HAL_RCC_ClockConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800074c:	f000 f92c 	bl	80009a8 <Error_Handler>
  }
}
 8000750:	bf00      	nop
 8000752:	3750      	adds	r7, #80	; 0x50
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 8000766:	4a15      	ldr	r2, [pc, #84]	; (80007bc <MX_USART3_UART_Init+0x5c>)
 8000768:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800076a:	4b13      	ldr	r3, [pc, #76]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 800076c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000770:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000772:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000778:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800077e:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000784:	4b0c      	ldr	r3, [pc, #48]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 8000786:	220c      	movs	r2, #12
 8000788:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078a:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000790:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 8000792:	2200      	movs	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000796:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 8000798:	2200      	movs	r2, #0
 800079a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 800079e:	2200      	movs	r2, #0
 80007a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	; (80007b8 <MX_USART3_UART_Init+0x58>)
 80007a4:	f003 fd8e 	bl	80042c4 <HAL_UART_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80007ae:	f000 f8fb 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20007e44 	.word	0x20007e44
 80007bc:	40004800 	.word	0x40004800

080007c0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80007c4:	4b14      	ldr	r3, [pc, #80]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007c6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80007ca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80007cc:	4b12      	ldr	r3, [pc, #72]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007ce:	2206      	movs	r2, #6
 80007d0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007d4:	2202      	movs	r2, #2
 80007d6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80007d8:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007e0:	2202      	movs	r2, #2
 80007e2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80007f0:	4b09      	ldr	r3, [pc, #36]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80007f6:	4b08      	ldr	r3, [pc, #32]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80007fc:	4b06      	ldr	r3, [pc, #24]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007fe:	2200      	movs	r2, #0
 8000800:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000802:	4805      	ldr	r0, [pc, #20]	; (8000818 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000804:	f001 ffdb 	bl	80027be <HAL_PCD_Init>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800080e:	f000 f8cb 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20007ec8 	.word	0x20007ec8

0800081c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08c      	sub	sp, #48	; 0x30
 8000820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]
 800082c:	609a      	str	r2, [r3, #8]
 800082e:	60da      	str	r2, [r3, #12]
 8000830:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000832:	4b47      	ldr	r3, [pc, #284]	; (8000950 <MX_GPIO_Init+0x134>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	4a46      	ldr	r2, [pc, #280]	; (8000950 <MX_GPIO_Init+0x134>)
 8000838:	f043 0304 	orr.w	r3, r3, #4
 800083c:	6313      	str	r3, [r2, #48]	; 0x30
 800083e:	4b44      	ldr	r3, [pc, #272]	; (8000950 <MX_GPIO_Init+0x134>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	f003 0304 	and.w	r3, r3, #4
 8000846:	61bb      	str	r3, [r7, #24]
 8000848:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800084a:	4b41      	ldr	r3, [pc, #260]	; (8000950 <MX_GPIO_Init+0x134>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a40      	ldr	r2, [pc, #256]	; (8000950 <MX_GPIO_Init+0x134>)
 8000850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b3e      	ldr	r3, [pc, #248]	; (8000950 <MX_GPIO_Init+0x134>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800085e:	617b      	str	r3, [r7, #20]
 8000860:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	4b3b      	ldr	r3, [pc, #236]	; (8000950 <MX_GPIO_Init+0x134>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a3a      	ldr	r2, [pc, #232]	; (8000950 <MX_GPIO_Init+0x134>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b38      	ldr	r3, [pc, #224]	; (8000950 <MX_GPIO_Init+0x134>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087a:	4b35      	ldr	r3, [pc, #212]	; (8000950 <MX_GPIO_Init+0x134>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a34      	ldr	r2, [pc, #208]	; (8000950 <MX_GPIO_Init+0x134>)
 8000880:	f043 0302 	orr.w	r3, r3, #2
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b32      	ldr	r3, [pc, #200]	; (8000950 <MX_GPIO_Init+0x134>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0302 	and.w	r3, r3, #2
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000892:	4b2f      	ldr	r3, [pc, #188]	; (8000950 <MX_GPIO_Init+0x134>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a2e      	ldr	r2, [pc, #184]	; (8000950 <MX_GPIO_Init+0x134>)
 8000898:	f043 0308 	orr.w	r3, r3, #8
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b2c      	ldr	r3, [pc, #176]	; (8000950 <MX_GPIO_Init+0x134>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0308 	and.w	r3, r3, #8
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008aa:	4b29      	ldr	r3, [pc, #164]	; (8000950 <MX_GPIO_Init+0x134>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a28      	ldr	r2, [pc, #160]	; (8000950 <MX_GPIO_Init+0x134>)
 80008b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b26      	ldr	r3, [pc, #152]	; (8000950 <MX_GPIO_Init+0x134>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80008c8:	4822      	ldr	r0, [pc, #136]	; (8000954 <MX_GPIO_Init+0x138>)
 80008ca:	f001 ff5f 	bl	800278c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2140      	movs	r1, #64	; 0x40
 80008d2:	4821      	ldr	r0, [pc, #132]	; (8000958 <MX_GPIO_Init+0x13c>)
 80008d4:	f001 ff5a 	bl	800278c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	4619      	mov	r1, r3
 80008ee:	481b      	ldr	r0, [pc, #108]	; (800095c <MX_GPIO_Init+0x140>)
 80008f0:	f001 fda0 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008f4:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	4811      	ldr	r0, [pc, #68]	; (8000954 <MX_GPIO_Init+0x138>)
 800090e:	f001 fd91 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000912:	2340      	movs	r3, #64	; 0x40
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000916:	2301      	movs	r3, #1
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000922:	f107 031c 	add.w	r3, r7, #28
 8000926:	4619      	mov	r1, r3
 8000928:	480b      	ldr	r0, [pc, #44]	; (8000958 <MX_GPIO_Init+0x13c>)
 800092a:	f001 fd83 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800092e:	2380      	movs	r3, #128	; 0x80
 8000930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000932:	2300      	movs	r3, #0
 8000934:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800093a:	f107 031c 	add.w	r3, r7, #28
 800093e:	4619      	mov	r1, r3
 8000940:	4805      	ldr	r0, [pc, #20]	; (8000958 <MX_GPIO_Init+0x13c>)
 8000942:	f001 fd77 	bl	8002434 <HAL_GPIO_Init>

}
 8000946:	bf00      	nop
 8000948:	3730      	adds	r7, #48	; 0x30
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800
 8000954:	40020400 	.word	0x40020400
 8000958:	40021800 	.word	0x40021800
 800095c:	40020800 	.word	0x40020800

08000960 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000968:	f004 fbfa 	bl	8005160 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800096c:	2001      	movs	r0, #1
 800096e:	f005 fa04 	bl	8005d7a <osDelay>
 8000972:	e7fb      	b.n	800096c <StartDefaultTask+0xc>

08000974 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800097c:	2001      	movs	r0, #1
 800097e:	f005 f9fc 	bl	8005d7a <osDelay>
 8000982:	e7fb      	b.n	800097c <StartTask02+0x8>

08000984 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a04      	ldr	r2, [pc, #16]	; (80009a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d101      	bne.n	800099a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000996:	f000 faa3 	bl	8000ee0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40010000 	.word	0x40010000

080009a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ac:	b672      	cpsid	i
}
 80009ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b0:	e7fe      	b.n	80009b0 <Error_Handler+0x8>
	...

080009b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80009ba:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <HAL_MspInit+0x4c>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009be:	4a10      	ldr	r2, [pc, #64]	; (8000a00 <HAL_MspInit+0x4c>)
 80009c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c4:	6413      	str	r3, [r2, #64]	; 0x40
 80009c6:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <HAL_MspInit+0x4c>)
 80009c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d2:	4b0b      	ldr	r3, [pc, #44]	; (8000a00 <HAL_MspInit+0x4c>)
 80009d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009d6:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <HAL_MspInit+0x4c>)
 80009d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009dc:	6453      	str	r3, [r2, #68]	; 0x44
 80009de:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <HAL_MspInit+0x4c>)
 80009e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	210f      	movs	r1, #15
 80009ee:	f06f 0001 	mvn.w	r0, #1
 80009f2:	f000 fb71 	bl	80010d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40023800 	.word	0x40023800

08000a04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b0ae      	sub	sp, #184	; 0xb8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	2290      	movs	r2, #144	; 0x90
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f012 fa2c 	bl	8012e82 <memset>
  if(huart->Instance==USART3)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a22      	ldr	r2, [pc, #136]	; (8000ab8 <HAL_UART_MspInit+0xb4>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d13c      	bne.n	8000aae <HAL_UART_MspInit+0xaa>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000a34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a38:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a3e:	f107 0314 	add.w	r3, r7, #20
 8000a42:	4618      	mov	r0, r3
 8000a44:	f002 fd36 	bl	80034b4 <HAL_RCCEx_PeriphCLKConfig>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a4e:	f7ff ffab 	bl	80009a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a52:	4b1a      	ldr	r3, [pc, #104]	; (8000abc <HAL_UART_MspInit+0xb8>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	4a19      	ldr	r2, [pc, #100]	; (8000abc <HAL_UART_MspInit+0xb8>)
 8000a58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a5e:	4b17      	ldr	r3, [pc, #92]	; (8000abc <HAL_UART_MspInit+0xb8>)
 8000a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a6a:	4b14      	ldr	r3, [pc, #80]	; (8000abc <HAL_UART_MspInit+0xb8>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a13      	ldr	r2, [pc, #76]	; (8000abc <HAL_UART_MspInit+0xb8>)
 8000a70:	f043 0308 	orr.w	r3, r3, #8
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <HAL_UART_MspInit+0xb8>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0308 	and.w	r3, r3, #8
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000a82:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a96:	2303      	movs	r3, #3
 8000a98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a9c:	2307      	movs	r3, #7
 8000a9e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aa2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <HAL_UART_MspInit+0xbc>)
 8000aaa:	f001 fcc3 	bl	8002434 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000aae:	bf00      	nop
 8000ab0:	37b8      	adds	r7, #184	; 0xb8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40004800 	.word	0x40004800
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020c00 	.word	0x40020c00

08000ac4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b0ae      	sub	sp, #184	; 0xb8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2290      	movs	r2, #144	; 0x90
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f012 f9cc 	bl	8012e82 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000af2:	d159      	bne.n	8000ba8 <HAL_PCD_MspInit+0xe4>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000af4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000af8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	4618      	mov	r0, r3
 8000b06:	f002 fcd5 	bl	80034b4 <HAL_RCCEx_PeriphCLKConfig>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000b10:	f7ff ff4a 	bl	80009a8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b14:	4b26      	ldr	r3, [pc, #152]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b18:	4a25      	ldr	r2, [pc, #148]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b20:	4b23      	ldr	r3, [pc, #140]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b24:	f003 0301 	and.w	r3, r3, #1
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b2c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000b30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b34:	2302      	movs	r3, #2
 8000b36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b40:	2303      	movs	r3, #3
 8000b42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b46:	230a      	movs	r3, #10
 8000b48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b50:	4619      	mov	r1, r3
 8000b52:	4818      	ldr	r0, [pc, #96]	; (8000bb4 <HAL_PCD_MspInit+0xf0>)
 8000b54:	f001 fc6e 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000b58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b5c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b60:	2300      	movs	r3, #0
 8000b62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b70:	4619      	mov	r1, r3
 8000b72:	4810      	ldr	r0, [pc, #64]	; (8000bb4 <HAL_PCD_MspInit+0xf0>)
 8000b74:	f001 fc5e 	bl	8002434 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000b78:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b7c:	4a0c      	ldr	r2, [pc, #48]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b82:	6353      	str	r3, [r2, #52]	; 0x34
 8000b84:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	4b07      	ldr	r3, [pc, #28]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b94:	4a06      	ldr	r2, [pc, #24]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b9a:	6453      	str	r3, [r2, #68]	; 0x44
 8000b9c:	4b04      	ldr	r3, [pc, #16]	; (8000bb0 <HAL_PCD_MspInit+0xec>)
 8000b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ba0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ba4:	60bb      	str	r3, [r7, #8]
 8000ba6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000ba8:	bf00      	nop
 8000baa:	37b8      	adds	r7, #184	; 0xb8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40020000 	.word	0x40020000

08000bb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08c      	sub	sp, #48	; 0x30
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	2019      	movs	r0, #25
 8000bce:	f000 fa83 	bl	80010d8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000bd2:	2019      	movs	r0, #25
 8000bd4:	f000 fa9c 	bl	8001110 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <HAL_InitTick+0xa0>)
 8000bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bdc:	4a1e      	ldr	r2, [pc, #120]	; (8000c58 <HAL_InitTick+0xa0>)
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6453      	str	r3, [r2, #68]	; 0x44
 8000be4:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <HAL_InitTick+0xa0>)
 8000be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000be8:	f003 0301 	and.w	r3, r3, #1
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bf0:	f107 0210 	add.w	r2, r7, #16
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f002 fc28 	bl	8003450 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000c00:	f002 fc12 	bl	8003428 <HAL_RCC_GetPCLK2Freq>
 8000c04:	4603      	mov	r3, r0
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c0c:	4a13      	ldr	r2, [pc, #76]	; (8000c5c <HAL_InitTick+0xa4>)
 8000c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c12:	0c9b      	lsrs	r3, r3, #18
 8000c14:	3b01      	subs	r3, #1
 8000c16:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000c18:	4b11      	ldr	r3, [pc, #68]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c1a:	4a12      	ldr	r2, [pc, #72]	; (8000c64 <HAL_InitTick+0xac>)
 8000c1c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000c1e:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c20:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c24:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000c26:	4a0e      	ldr	r2, [pc, #56]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c2a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000c2c:	4b0c      	ldr	r3, [pc, #48]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c32:	4b0b      	ldr	r3, [pc, #44]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000c38:	4809      	ldr	r0, [pc, #36]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c3a:	f003 f863 	bl	8003d04 <HAL_TIM_Base_Init>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d104      	bne.n	8000c4e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000c44:	4806      	ldr	r0, [pc, #24]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c46:	f003 f8bf 	bl	8003dc8 <HAL_TIM_Base_Start_IT>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	e000      	b.n	8000c50 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3730      	adds	r7, #48	; 0x30
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	431bde83 	.word	0x431bde83
 8000c60:	200082d0 	.word	0x200082d0
 8000c64:	40010000 	.word	0x40010000

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c6c:	e7fe      	b.n	8000c6c <NMI_Handler+0x4>

08000c6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c72:	e7fe      	b.n	8000c72 <HardFault_Handler+0x4>

08000c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c78:	e7fe      	b.n	8000c78 <MemManage_Handler+0x4>

08000c7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <BusFault_Handler+0x4>

08000c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <UsageFault_Handler+0x4>

08000c86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c98:	4802      	ldr	r0, [pc, #8]	; (8000ca4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000c9a:	f003 f90d 	bl	8003eb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	200082d0 	.word	0x200082d0

08000ca8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000cac:	4802      	ldr	r0, [pc, #8]	; (8000cb8 <ETH_IRQHandler+0x10>)
 8000cae:	f000 fe1f 	bl	80018f0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20009c44 	.word	0x20009c44

08000cbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
	return 1;
 8000cc0:	2301      	movs	r3, #1
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <_kill>:

int _kill(int pid, int sig)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000cd6:	4b05      	ldr	r3, [pc, #20]	; (8000cec <_kill+0x20>)
 8000cd8:	2216      	movs	r2, #22
 8000cda:	601a      	str	r2, [r3, #0]
	return -1;
 8000cdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	2000eb90 	.word	0x2000eb90

08000cf0 <_exit>:

void _exit (int status)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	f7ff ffe5 	bl	8000ccc <_kill>
	while (1) {}		/* Make sure we hang here */
 8000d02:	e7fe      	b.n	8000d02 <_exit+0x12>

08000d04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
 8000d14:	e00a      	b.n	8000d2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d16:	f3af 8000 	nop.w
 8000d1a:	4601      	mov	r1, r0
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	1c5a      	adds	r2, r3, #1
 8000d20:	60ba      	str	r2, [r7, #8]
 8000d22:	b2ca      	uxtb	r2, r1
 8000d24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	617b      	str	r3, [r7, #20]
 8000d2c:	697a      	ldr	r2, [r7, #20]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	dbf0      	blt.n	8000d16 <_read+0x12>
	}

return len;
 8000d34:	687b      	ldr	r3, [r7, #4]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3718      	adds	r7, #24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b086      	sub	sp, #24
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	617b      	str	r3, [r7, #20]
 8000d4e:	e009      	b.n	8000d64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	1c5a      	adds	r2, r3, #1
 8000d54:	60ba      	str	r2, [r7, #8]
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	3301      	adds	r3, #1
 8000d62:	617b      	str	r3, [r7, #20]
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	dbf1      	blt.n	8000d50 <_write+0x12>
	}
	return len;
 8000d6c:	687b      	ldr	r3, [r7, #4]
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3718      	adds	r7, #24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <_close>:

int _close(int file)
{
 8000d76:	b480      	push	{r7}
 8000d78:	b083      	sub	sp, #12
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	6078      	str	r0, [r7, #4]
	return -1;
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b083      	sub	sp, #12
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
 8000d96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d9e:	605a      	str	r2, [r3, #4]
	return 0;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <_isatty>:

int _isatty(int file)
{
 8000dae:	b480      	push	{r7}
 8000db0:	b083      	sub	sp, #12
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
	return 1;
 8000db6:	2301      	movs	r3, #1
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
	return 0;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3714      	adds	r7, #20
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
	...

08000de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b087      	sub	sp, #28
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de8:	4a14      	ldr	r2, [pc, #80]	; (8000e3c <_sbrk+0x5c>)
 8000dea:	4b15      	ldr	r3, [pc, #84]	; (8000e40 <_sbrk+0x60>)
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000df4:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <_sbrk+0x64>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d102      	bne.n	8000e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dfc:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <_sbrk+0x64>)
 8000dfe:	4a12      	ldr	r2, [pc, #72]	; (8000e48 <_sbrk+0x68>)
 8000e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e02:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d205      	bcs.n	8000e1c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000e10:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <_sbrk+0x6c>)
 8000e12:	220c      	movs	r2, #12
 8000e14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e16:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1a:	e009      	b.n	8000e30 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e1c:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <_sbrk+0x64>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <_sbrk+0x64>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4413      	add	r3, r2
 8000e2a:	4a06      	ldr	r2, [pc, #24]	; (8000e44 <_sbrk+0x64>)
 8000e2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	20080000 	.word	0x20080000
 8000e40:	00004000 	.word	0x00004000
 8000e44:	20000350 	.word	0x20000350
 8000e48:	2000eba8 	.word	0x2000eba8
 8000e4c:	2000eb90 	.word	0x2000eb90

08000e50 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e54:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <SystemInit+0x20>)
 8000e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e5a:	4a05      	ldr	r2, [pc, #20]	; (8000e70 <SystemInit+0x20>)
 8000e5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000eac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e78:	480d      	ldr	r0, [pc, #52]	; (8000eb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e7a:	490e      	ldr	r1, [pc, #56]	; (8000eb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e7c:	4a0e      	ldr	r2, [pc, #56]	; (8000eb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e80:	e002      	b.n	8000e88 <LoopCopyDataInit>

08000e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e86:	3304      	adds	r3, #4

08000e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e8c:	d3f9      	bcc.n	8000e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8e:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e90:	4c0b      	ldr	r4, [pc, #44]	; (8000ec0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e94:	e001      	b.n	8000e9a <LoopFillZerobss>

08000e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e98:	3204      	adds	r2, #4

08000e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e9c:	d3fb      	bcc.n	8000e96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e9e:	f7ff ffd7 	bl	8000e50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ea2:	f011 ffab 	bl	8012dfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea6:	f7ff fbb1 	bl	800060c <main>
  bx  lr    
 8000eaa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000eac:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000eb8:	08016be0 	.word	0x08016be0
  ldr r2, =_sbss
 8000ebc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000ec0:	2000eba4 	.word	0x2000eba4

08000ec4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec4:	e7fe      	b.n	8000ec4 <ADC_IRQHandler>

08000ec6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eca:	2003      	movs	r0, #3
 8000ecc:	f000 f8f9 	bl	80010c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ed0:	200f      	movs	r0, #15
 8000ed2:	f7ff fe71 	bl	8000bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ed6:	f7ff fd6d 	bl	80009b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_IncTick+0x20>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HAL_IncTick+0x24>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a04      	ldr	r2, [pc, #16]	; (8000f04 <HAL_IncTick+0x24>)
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	20000008 	.word	0x20000008
 8000f04:	2000831c 	.word	0x2000831c

08000f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f0c:	4b03      	ldr	r3, [pc, #12]	; (8000f1c <HAL_GetTick+0x14>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	2000831c 	.word	0x2000831c

08000f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f28:	f7ff ffee 	bl	8000f08 <HAL_GetTick>
 8000f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f38:	d005      	beq.n	8000f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <HAL_Delay+0x44>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	4413      	add	r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f46:	bf00      	nop
 8000f48:	f7ff ffde 	bl	8000f08 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	68fa      	ldr	r2, [r7, #12]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d8f7      	bhi.n	8000f48 <HAL_Delay+0x28>
  {
  }
}
 8000f58:	bf00      	nop
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000008 	.word	0x20000008

08000f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f84:	4013      	ands	r3, r2
 8000f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <__NVIC_SetPriorityGrouping+0x44>)
 8000f92:	4313      	orrs	r3, r2
 8000f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f96:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	60d3      	str	r3, [r2, #12]
}
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000ed00 	.word	0xe000ed00
 8000fac:	05fa0000 	.word	0x05fa0000

08000fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	f003 0307 	and.w	r3, r3, #7
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	db0b      	blt.n	8000ff6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	f003 021f 	and.w	r2, r3, #31
 8000fe4:	4907      	ldr	r1, [pc, #28]	; (8001004 <__NVIC_EnableIRQ+0x38>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	2001      	movs	r0, #1
 8000fee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	2b00      	cmp	r3, #0
 800101a:	db0a      	blt.n	8001032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	b2da      	uxtb	r2, r3
 8001020:	490c      	ldr	r1, [pc, #48]	; (8001054 <__NVIC_SetPriority+0x4c>)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	0112      	lsls	r2, r2, #4
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	440b      	add	r3, r1
 800102c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001030:	e00a      	b.n	8001048 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4908      	ldr	r1, [pc, #32]	; (8001058 <__NVIC_SetPriority+0x50>)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	f003 030f 	and.w	r3, r3, #15
 800103e:	3b04      	subs	r3, #4
 8001040:	0112      	lsls	r2, r2, #4
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	440b      	add	r3, r1
 8001046:	761a      	strb	r2, [r3, #24]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	; 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f1c3 0307 	rsb	r3, r3, #7
 8001076:	2b04      	cmp	r3, #4
 8001078:	bf28      	it	cs
 800107a:	2304      	movcs	r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3304      	adds	r3, #4
 8001082:	2b06      	cmp	r3, #6
 8001084:	d902      	bls.n	800108c <NVIC_EncodePriority+0x30>
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3b03      	subs	r3, #3
 800108a:	e000      	b.n	800108e <NVIC_EncodePriority+0x32>
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	f04f 32ff 	mov.w	r2, #4294967295
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43da      	mvns	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	401a      	ands	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	43d9      	mvns	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4313      	orrs	r3, r2
         );
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	; 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ff4c 	bl	8000f68 <__NVIC_SetPriorityGrouping>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
 80010e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010ea:	f7ff ff61 	bl	8000fb0 <__NVIC_GetPriorityGrouping>
 80010ee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	68b9      	ldr	r1, [r7, #8]
 80010f4:	6978      	ldr	r0, [r7, #20]
 80010f6:	f7ff ffb1 	bl	800105c <NVIC_EncodePriority>
 80010fa:	4602      	mov	r2, r0
 80010fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001100:	4611      	mov	r1, r2
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ff80 	bl	8001008 <__NVIC_SetPriority>
}
 8001108:	bf00      	nop
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800111a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ff54 	bl	8000fcc <__NVIC_EnableIRQ>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 800113c:	4ba9      	ldr	r3, [pc, #676]	; (80013e4 <HAL_ETH_Init+0x2b8>)
 800113e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e181      	b.n	8001456 <HAL_ETH_Init+0x32a>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d106      	bne.n	800116c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f004 f958 	bl	800541c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116c:	4b9e      	ldr	r3, [pc, #632]	; (80013e8 <HAL_ETH_Init+0x2bc>)
 800116e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001170:	4a9d      	ldr	r2, [pc, #628]	; (80013e8 <HAL_ETH_Init+0x2bc>)
 8001172:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001176:	6453      	str	r3, [r2, #68]	; 0x44
 8001178:	4b9b      	ldr	r3, [pc, #620]	; (80013e8 <HAL_ETH_Init+0x2bc>)
 800117a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001184:	4b99      	ldr	r3, [pc, #612]	; (80013ec <HAL_ETH_Init+0x2c0>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	4a98      	ldr	r2, [pc, #608]	; (80013ec <HAL_ETH_Init+0x2c0>)
 800118a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800118e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001190:	4b96      	ldr	r3, [pc, #600]	; (80013ec <HAL_ETH_Init+0x2c0>)
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	4994      	ldr	r1, [pc, #592]	; (80013ec <HAL_ETH_Init+0x2c0>)
 800119a:	4313      	orrs	r3, r2
 800119c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f042 0201 	orr.w	r2, r2, #1
 80011b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011b4:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80011b6:	f7ff fea7 	bl	8000f08 <HAL_GetTick>
 80011ba:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80011bc:	e011      	b.n	80011e2 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80011be:	f7ff fea3 	bl	8000f08 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80011cc:	d909      	bls.n	80011e2 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2203      	movs	r2, #3
 80011d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e139      	b.n	8001456 <HAL_ETH_Init+0x32a>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1e4      	bne.n	80011be <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	691b      	ldr	r3, [r3, #16]
 80011fa:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f023 031c 	bic.w	r3, r3, #28
 8001202:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001204:	f002 f8f0 	bl	80033e8 <HAL_RCC_GetHCLKFreq>
 8001208:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	4a78      	ldr	r2, [pc, #480]	; (80013f0 <HAL_ETH_Init+0x2c4>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d908      	bls.n	8001224 <HAL_ETH_Init+0xf8>
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	4a77      	ldr	r2, [pc, #476]	; (80013f4 <HAL_ETH_Init+0x2c8>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d804      	bhi.n	8001224 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	e027      	b.n	8001274 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	4a73      	ldr	r2, [pc, #460]	; (80013f4 <HAL_ETH_Init+0x2c8>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d908      	bls.n	800123e <HAL_ETH_Init+0x112>
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	4a6d      	ldr	r2, [pc, #436]	; (80013e4 <HAL_ETH_Init+0x2b8>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d204      	bcs.n	800123e <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f043 030c 	orr.w	r3, r3, #12
 800123a:	61fb      	str	r3, [r7, #28]
 800123c:	e01a      	b.n	8001274 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	4a68      	ldr	r2, [pc, #416]	; (80013e4 <HAL_ETH_Init+0x2b8>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d303      	bcc.n	800124e <HAL_ETH_Init+0x122>
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	4a6b      	ldr	r2, [pc, #428]	; (80013f8 <HAL_ETH_Init+0x2cc>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d911      	bls.n	8001272 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	4a69      	ldr	r2, [pc, #420]	; (80013f8 <HAL_ETH_Init+0x2cc>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d908      	bls.n	8001268 <HAL_ETH_Init+0x13c>
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	4a68      	ldr	r2, [pc, #416]	; (80013fc <HAL_ETH_Init+0x2d0>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d804      	bhi.n	8001268 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	61fb      	str	r3, [r7, #28]
 8001266:	e005      	b.n	8001274 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	61fb      	str	r3, [r7, #28]
 8001270:	e000      	b.n	8001274 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001272:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800127c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001280:	2100      	movs	r1, #0
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f000 fc17 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00b      	beq.n	80012a6 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001292:	6939      	ldr	r1, [r7, #16]
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f000 fdcd 	bl	8001e34 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2201      	movs	r2, #1
 800129e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e0d7      	b.n	8001456 <HAL_ETH_Init+0x32a>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80012a6:	20ff      	movs	r0, #255	; 0xff
 80012a8:	f7ff fe3a 	bl	8000f20 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f000 80a5 	beq.w	8001400 <HAL_ETH_Init+0x2d4>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80012b6:	f7ff fe27 	bl	8000f08 <HAL_GetTick>
 80012ba:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	461a      	mov	r2, r3
 80012c2:	2101      	movs	r1, #1
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f000 fb8e 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80012ca:	f7ff fe1d 	bl	8000f08 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d8:	4293      	cmp	r3, r2
 80012da:	d90f      	bls.n	80012fc <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80012e0:	6939      	ldr	r1, [r7, #16]
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f000 fda6 	bl	8001e34 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2200      	movs	r2, #0
 80012f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e0ac      	b.n	8001456 <HAL_ETH_Init+0x32a>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f003 0304 	and.w	r3, r3, #4
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0da      	beq.n	80012bc <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001306:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800130a:	2100      	movs	r1, #0
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 fbd2 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d00b      	beq.n	8001330 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800131c:	6939      	ldr	r1, [r7, #16]
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 fd88 	bl	8001e34 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2201      	movs	r2, #1
 8001328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800132c:	2301      	movs	r3, #1
 800132e:	e092      	b.n	8001456 <HAL_ETH_Init+0x32a>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8001330:	f7ff fdea 	bl	8000f08 <HAL_GetTick>
 8001334:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001336:	f107 030c 	add.w	r3, r7, #12
 800133a:	461a      	mov	r2, r3
 800133c:	2101      	movs	r1, #1
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f000 fb51 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8001344:	f7ff fde0 	bl	8000f08 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001352:	4293      	cmp	r3, r2
 8001354:	d90f      	bls.n	8001376 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800135a:	6939      	ldr	r1, [r7, #16]
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 fd69 	bl	8001e34 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2201      	movs	r2, #1
 8001366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e06f      	b.n	8001456 <HAL_ETH_Init+0x32a>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f003 0320 	and.w	r3, r3, #32
 800137c:	2b00      	cmp	r3, #0
 800137e:	d0da      	beq.n	8001336 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001380:	f107 030c 	add.w	r3, r7, #12
 8001384:	461a      	mov	r2, r3
 8001386:	2110      	movs	r1, #16
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 fb2c 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d00b      	beq.n	80013ac <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001398:	6939      	ldr	r1, [r7, #16]
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 fd4a 	bl	8001e34 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80013a8:	2301      	movs	r3, #1
 80013aa:	e054      	b.n	8001456 <HAL_ETH_Init+0x32a>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d004      	beq.n	80013c0 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	e002      	b.n	80013c6 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f003 0302 	and.w	r3, r3, #2
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	e035      	b.n	8001444 <HAL_ETH_Init+0x318>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	e030      	b.n	8001444 <HAL_ETH_Init+0x318>
 80013e2:	bf00      	nop
 80013e4:	03938700 	.word	0x03938700
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40013800 	.word	0x40013800
 80013f0:	01312cff 	.word	0x01312cff
 80013f4:	02160ebf 	.word	0x02160ebf
 80013f8:	05f5e0ff 	.word	0x05f5e0ff
 80013fc:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	08db      	lsrs	r3, r3, #3
 8001406:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	085b      	lsrs	r3, r3, #1
 800140e:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001410:	4313      	orrs	r3, r2
 8001412:	b29b      	uxth	r3, r3
 8001414:	461a      	mov	r2, r3
 8001416:	2100      	movs	r1, #0
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 fb4c 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00b      	beq.n	800143c <HAL_ETH_Init+0x310>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001428:	6939      	ldr	r1, [r7, #16]
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 fd02 	bl	8001e34 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2201      	movs	r2, #1
 8001434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e00c      	b.n	8001456 <HAL_ETH_Init+0x32a>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800143c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001440:	f7ff fd6e 	bl	8000f20 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8001444:	6939      	ldr	r1, [r7, #16]
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f000 fcf4 	bl	8001e34 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3720      	adds	r7, #32
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop

08001460 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8001460:	b480      	push	{r7}
 8001462:	b087      	sub	sp, #28
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
 800146c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001478:	2b01      	cmp	r3, #1
 800147a:	d101      	bne.n	8001480 <HAL_ETH_DMATxDescListInit+0x20>
 800147c:	2302      	movs	r3, #2
 800147e:	e052      	b.n	8001526 <HAL_ETH_DMATxDescListInit+0xc6>
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2202      	movs	r2, #2
 800148c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e030      	b.n	80014fe <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the member (i) of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	015b      	lsls	r3, r3, #5
 80014a0:	68ba      	ldr	r2, [r7, #8]
 80014a2:	4413      	add	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80014ac:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80014b4:	fb02 f303 	mul.w	r3, r2, r3
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	4413      	add	r3, r2
 80014bc:	461a      	mov	r2, r3
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d105      	bne.n	80014d6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	3b01      	subs	r3, #1
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d208      	bcs.n	80014f2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	3301      	adds	r3, #1
 80014e4:	015b      	lsls	r3, r3, #5
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	4413      	add	r3, r2
 80014ea:	461a      	mov	r2, r3
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	e002      	b.n	80014f8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	3301      	adds	r3, #1
 80014fc:	617b      	str	r3, [r7, #20]
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	d3ca      	bcc.n	800149c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	6819      	ldr	r1, [r3, #0]
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	f241 0310 	movw	r3, #4112	; 0x1010
 8001510:	440b      	add	r3, r1
 8001512:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2201      	movs	r2, #1
 8001518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	371c      	adds	r7, #28
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8001532:	b480      	push	{r7}
 8001534:	b087      	sub	sp, #28
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
 800153e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800154a:	2b01      	cmp	r3, #1
 800154c:	d101      	bne.n	8001552 <HAL_ETH_DMARxDescListInit+0x20>
 800154e:	2302      	movs	r3, #2
 8001550:	e056      	b.n	8001600 <HAL_ETH_DMARxDescListInit+0xce>
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2201      	movs	r2, #1
 8001556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2202      	movs	r2, #2
 800155e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	68ba      	ldr	r2, [r7, #8]
 8001566:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	e034      	b.n	80015d8 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the member (i) of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	015b      	lsls	r3, r3, #5
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	4413      	add	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800157e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001586:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800158e:	fb02 f303 	mul.w	r3, r2, r3
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	461a      	mov	r2, r3
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d105      	bne.n	80015b0 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d208      	bcs.n	80015cc <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	3301      	adds	r3, #1
 80015be:	015b      	lsls	r3, r3, #5
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	4413      	add	r3, r2
 80015c4:	461a      	mov	r2, r3
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	e002      	b.n	80015d2 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	3301      	adds	r3, #1
 80015d6:	617b      	str	r3, [r7, #20]
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d3c6      	bcc.n	800156e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6819      	ldr	r1, [r3, #0]
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	f241 030c 	movw	r3, #4108	; 0x100c
 80015ea:	440b      	add	r3, r1
 80015ec:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2201      	movs	r2, #1
 80015f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2200      	movs	r2, #0
 80015fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	371c      	adds	r7, #28
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 800160c:	b480      	push	{r7}
 800160e:	b087      	sub	sp, #28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001628:	2b01      	cmp	r3, #1
 800162a:	d101      	bne.n	8001630 <HAL_ETH_TransmitFrame+0x24>
 800162c:	2302      	movs	r3, #2
 800162e:	e0cd      	b.n	80017cc <HAL_ETH_TransmitFrame+0x1c0>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2202      	movs	r2, #2
 800163c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d109      	bne.n	800165a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2201      	movs	r2, #1
 800164a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8001656:	2301      	movs	r3, #1
 8001658:	e0b8      	b.n	80017cc <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	da09      	bge.n	8001678 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2212      	movs	r2, #18
 8001668:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0a9      	b.n	80017cc <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800167e:	4293      	cmp	r3, r2
 8001680:	d915      	bls.n	80016ae <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	4a54      	ldr	r2, [pc, #336]	; (80017d8 <HAL_ETH_TransmitFrame+0x1cc>)
 8001686:	fba2 2303 	umull	r2, r3, r2, r3
 800168a:	0a9b      	lsrs	r3, r3, #10
 800168c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	4b51      	ldr	r3, [pc, #324]	; (80017d8 <HAL_ETH_TransmitFrame+0x1cc>)
 8001692:	fba3 1302 	umull	r1, r3, r3, r2
 8001696:	0a9b      	lsrs	r3, r3, #10
 8001698:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800169c:	fb01 f303 	mul.w	r3, r1, r3
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d005      	beq.n	80016b2 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	e001      	b.n	80016b2 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d11c      	bne.n	80016f2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80016c6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80016d2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016de:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016e2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	461a      	mov	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80016f0:	e04b      	b.n	800178a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	e044      	b.n	8001782 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001702:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001706:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d107      	bne.n	800171e <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001718:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800171c:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001722:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001726:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	3b01      	subs	r3, #1
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	429a      	cmp	r2, r3
 8001730:	d116      	bne.n	8001760 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001740:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	4a25      	ldr	r2, [pc, #148]	; (80017dc <HAL_ETH_TransmitFrame+0x1d0>)
 8001746:	fb02 f203 	mul.w	r2, r2, r3
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	4413      	add	r3, r2
 800174e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8001752:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800175e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800176e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	461a      	mov	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	3301      	adds	r3, #1
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	429a      	cmp	r2, r3
 8001788:	d3b6      	bcc.n	80016f8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	f241 0314 	movw	r3, #4116	; 0x1014
 8001792:	4413      	add	r3, r2
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00d      	beq.n	80017ba <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	f241 0314 	movw	r3, #4116	; 0x1014
 80017a6:	4413      	add	r3, r2
 80017a8:	2204      	movs	r2, #4
 80017aa:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	f241 0304 	movw	r3, #4100	; 0x1004
 80017b4:	4413      	add	r3, r2
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2201      	movs	r2, #1
 80017be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	371c      	adds	r7, #28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	ac02b00b 	.word	0xac02b00b
 80017dc:	fffffa0c 	.word	0xfffffa0c

080017e0 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d101      	bne.n	80017fa <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80017f6:	2302      	movs	r3, #2
 80017f8:	e074      	b.n	80018e4 <HAL_ETH_GetReceivedFrame_IT+0x104>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2201      	movs	r2, #1
 80017fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2202      	movs	r2, #2
 8001806:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800180a:	e05a      	b.n	80018c2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	3301      	adds	r3, #1
 8001810:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800181c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001820:	d10d      	bne.n	800183e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	461a      	mov	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	629a      	str	r2, [r3, #40]	; 0x28
 800183c:	e041      	b.n	80018c2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001848:	2b00      	cmp	r3, #0
 800184a:	d10b      	bne.n	8001864 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001850:	1c5a      	adds	r2, r3, #1
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	461a      	mov	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	629a      	str	r2, [r3, #40]	; 0x28
 8001862:	e02e      	b.n	80018c2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001870:	1c5a      	adds	r2, r3, #1
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187a:	2b01      	cmp	r3, #1
 800187c:	d103      	bne.n	8001886 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001892:	1f1a      	subs	r2, r3, #4
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	461a      	mov	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2201      	movs	r2, #1
 80018b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 80018be:	2300      	movs	r3, #0
 80018c0:	e010      	b.n	80018e4 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	db02      	blt.n	80018d2 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d99c      	bls.n	800180c <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2201      	movs	r2, #1
 80018d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	f241 0314 	movw	r3, #4116	; 0x1014
 8001900:	4413      	add	r3, r2
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001908:	2b40      	cmp	r3, #64	; 0x40
 800190a:	d112      	bne.n	8001932 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f003 fe45 	bl	800559c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	f241 0314 	movw	r3, #4116	; 0x1014
 800191a:	4413      	add	r3, r2
 800191c:	2240      	movs	r2, #64	; 0x40
 800191e:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001930:	e01b      	b.n	800196a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	f241 0314 	movw	r3, #4116	; 0x1014
 800193a:	4413      	add	r3, r2
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b01      	cmp	r3, #1
 8001944:	d111      	bne.n	800196a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f000 f839 	bl	80019be <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	f241 0314 	movw	r3, #4116	; 0x1014
 8001954:	4413      	add	r3, r2
 8001956:	2201      	movs	r2, #1
 8001958:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	f241 0314 	movw	r3, #4116	; 0x1014
 8001972:	4413      	add	r3, r2
 8001974:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001978:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	f241 0314 	movw	r3, #4116	; 0x1014
 8001982:	4413      	add	r3, r2
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800198a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800198e:	d112      	bne.n	80019b6 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f81e 	bl	80019d2 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	f241 0314 	movw	r3, #4116	; 0x1014
 800199e:	4413      	add	r3, r2
 80019a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80019a4:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2201      	movs	r2, #1
 80019aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	460b      	mov	r3, r1
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b82      	cmp	r3, #130	; 0x82
 8001a06:	d101      	bne.n	8001a0c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	e050      	b.n	8001aae <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2282      	movs	r2, #130	; 0x82
 8001a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	f003 031c 	and.w	r3, r3, #28
 8001a22:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8a1b      	ldrh	r3, [r3, #16]
 8001a28:	02db      	lsls	r3, r3, #11
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8001a32:	897b      	ldrh	r3, [r7, #10]
 8001a34:	019b      	lsls	r3, r3, #6
 8001a36:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	f023 0302 	bic.w	r3, r3, #2
 8001a46:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	697a      	ldr	r2, [r7, #20]
 8001a56:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001a58:	f7ff fa56 	bl	8000f08 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001a5e:	e015      	b.n	8001a8c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8001a60:	f7ff fa52 	bl	8000f08 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a6e:	d309      	bcc.n	8001a84 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e014      	b.n	8001aae <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1e4      	bne.n	8001a60 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	60f8      	str	r0, [r7, #12]
 8001abe:	460b      	mov	r3, r1
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b42      	cmp	r3, #66	; 0x42
 8001ad6:	d101      	bne.n	8001adc <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	e04e      	b.n	8001b7a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2242      	movs	r2, #66	; 0x42
 8001ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f003 031c 	and.w	r3, r3, #28
 8001af2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	8a1b      	ldrh	r3, [r3, #16]
 8001af8:	02db      	lsls	r3, r3, #11
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8001b02:	897b      	ldrh	r3, [r7, #10]
 8001b04:	019b      	lsls	r3, r3, #6
 8001b06:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f043 0302 	orr.w	r3, r3, #2
 8001b16:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001b32:	f7ff f9e9 	bl	8000f08 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001b38:	e015      	b.n	8001b66 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8001b3a:	f7ff f9e5 	bl	8000f08 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b48:	d309      	bcc.n	8001b5e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e00d      	b.n	8001b7a <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1e4      	bne.n	8001b3a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_ETH_Start+0x16>
 8001b94:	2302      	movs	r3, #2
 8001b96:	e01f      	b.n	8001bd8 <HAL_ETH_Start+0x56>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f000 fb45 	bl	8002238 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 fb7c 	bl	80022ac <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 fc13 	bl	80023e0 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 fbb0 	bl	8002320 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f000 fbdd 	bl	8002380 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d101      	bne.n	8001bf6 <HAL_ETH_Stop+0x16>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e01f      	b.n	8001c36 <HAL_ETH_Stop+0x56>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2202      	movs	r2, #2
 8001c02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 fba2 	bl	8002350 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 fbcf 	bl	80023b0 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f000 fb67 	bl	80022e6 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f000 fbe1 	bl	80023e0 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 fb27 	bl	8002272 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d101      	bne.n	8001c5c <HAL_ETH_ConfigMAC+0x1c>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	e0e4      	b.n	8001e26 <HAL_ETH_ConfigMAC+0x1e6>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2202      	movs	r2, #2
 8001c68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 80b1 	beq.w	8001dd6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	4b6c      	ldr	r3, [pc, #432]	; (8001e30 <HAL_ETH_ConfigMAC+0x1f0>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001c8c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8001c92:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8001c98:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8001c9e:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8001ca4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8001caa:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8001cb0:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8001cb6:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8001cbc:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8001cc2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8001cc8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8001cce:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	f7ff f91a 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001cfc:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8001d02:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8001d08:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8001d0e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8001d14:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8001d1a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8001d26:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001d28:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d32:	2001      	movs	r0, #1
 8001d34:	f7ff f8f4 	bl	8000f20 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001d48:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001d52:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001d62:	4013      	ands	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d6a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8001d70:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8001d76:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8001d7c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8001d82:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8001d88:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001da0:	2001      	movs	r0, #1
 8001da2:	f7ff f8bd 	bl	8000f20 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dc6:	2001      	movs	r0, #1
 8001dc8:	f7ff f8aa 	bl	8000f20 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	61da      	str	r2, [r3, #28]
 8001dd4:	e01e      	b.n	8001e14 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001de4:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68fa      	ldr	r2, [r7, #12]
 8001dfc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e06:	2001      	movs	r0, #1
 8001e08:	f7ff f88a 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	ff20810f 	.word	0xff20810f

08001e34 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b0b0      	sub	sp, #192	; 0xc0
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e50:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e58:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8001e62:	2300      	movs	r3, #0
 8001e64:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d103      	bne.n	8001e82 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8001e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e7e:	663b      	str	r3, [r7, #96]	; 0x60
 8001e80:	e001      	b.n	8001e86 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8001e86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e8a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001e90:	2300      	movs	r3, #0
 8001e92:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8001ea0:	2340      	movs	r3, #64	; 0x40
 8001ea2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001ed4:	2380      	movs	r3, #128	; 0x80
 8001ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001eda:	2300      	movs	r3, #0
 8001edc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8001f08:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f0c:	4bab      	ldr	r3, [pc, #684]	; (80021bc <ETH_MACDMAConfig+0x388>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001f14:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8001f16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001f18:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8001f1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8001f1c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8001f1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8001f20:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8001f26:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8001f28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8001f2a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8001f2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8001f2e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8001f34:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8001f36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8001f38:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8001f3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8001f3c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8001f3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8001f40:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8001f42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8001f44:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8001f46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8001f48:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001f4a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f5c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f68:	2001      	movs	r0, #1
 8001f6a:	f7fe ffd9 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f76:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001f78:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8001f7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001f7c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8001f7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8001f80:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8001f82:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8001f86:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8001f88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8001f8c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8001f8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8001f92:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8001f98:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8001f9c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001fa4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001fa6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	f7fe ffb4 	bl	8000f20 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001fc0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001fca:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001fd4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8001fe0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001fe4:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001fe8:	4013      	ands	r3, r2
 8001fea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001fee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ff2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001ff4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001ff8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001ffa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8001ffe:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8002000:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8002004:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8002006:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800200a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800200c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8002010:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002012:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002016:	4313      	orrs	r3, r2
 8002018:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002024:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002030:	2001      	movs	r0, #1
 8002032:	f7fe ff75 	bl	8000f20 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800203e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002040:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8002044:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800205a:	2001      	movs	r0, #1
 800205c:	f7fe ff60 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002068:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800206a:	2300      	movs	r3, #0
 800206c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800206e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002072:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8002074:	2300      	movs	r3, #0
 8002076:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8002078:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800207c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8002086:	2300      	movs	r3, #0
 8002088:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800208a:	2300      	movs	r3, #0
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800208e:	2304      	movs	r3, #4
 8002090:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8002092:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8002098:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800209c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800209e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020a2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80020a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020a8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80020b2:	2300      	movs	r3, #0
 80020b4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	f241 0318 	movw	r3, #4120	; 0x1018
 80020be:	4413      	add	r3, r2
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80020c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80020ca:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <ETH_MACDMAConfig+0x38c>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80020d2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80020d4:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80020d6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80020d8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80020da:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80020dc:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80020de:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80020e0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80020e2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80020e4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80020e6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80020e8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80020ea:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80020ee:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80020f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80020f2:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80020f4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80020f8:	4313      	orrs	r3, r2
 80020fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	f241 0318 	movw	r3, #4120	; 0x1018
 8002106:	4413      	add	r3, r2
 8002108:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800210c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	f241 0318 	movw	r3, #4120	; 0x1018
 8002116:	4413      	add	r3, r2
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800211e:	2001      	movs	r0, #1
 8002120:	f7fe fefe 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	f241 0318 	movw	r3, #4120	; 0x1018
 800212c:	4413      	add	r3, r2
 800212e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002132:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002134:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8002136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002138:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800213a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800213c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800213e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002140:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8002142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8002144:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8002146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002148:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800214a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800214c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800214e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002158:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800215c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800216c:	2001      	movs	r0, #1
 800216e:	f7fe fed7 	bl	8000f20 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800217a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800217e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d10d      	bne.n	80021a4 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	f241 031c 	movw	r3, #4124	; 0x101c
 8002190:	4413      	add	r3, r2
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6811      	ldr	r1, [r2, #0]
 8002198:	4a0a      	ldr	r2, [pc, #40]	; (80021c4 <ETH_MACDMAConfig+0x390>)
 800219a:	431a      	orrs	r2, r3
 800219c:	f241 031c 	movw	r3, #4124	; 0x101c
 80021a0:	440b      	add	r3, r1
 80021a2:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	695b      	ldr	r3, [r3, #20]
 80021a8:	461a      	mov	r2, r3
 80021aa:	2100      	movs	r1, #0
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f80b 	bl	80021c8 <ETH_MACAddressConfig>
}
 80021b2:	bf00      	nop
 80021b4:	37c0      	adds	r7, #192	; 0xc0
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	ff20810f 	.word	0xff20810f
 80021c0:	f8de3f23 	.word	0xf8de3f23
 80021c4:	00010040 	.word	0x00010040

080021c8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b087      	sub	sp, #28
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3305      	adds	r3, #5
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	3204      	adds	r2, #4
 80021e0:	7812      	ldrb	r2, [r2, #0]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	4b11      	ldr	r3, [pc, #68]	; (8002230 <ETH_MACAddressConfig+0x68>)
 80021ea:	4413      	add	r3, r2
 80021ec:	461a      	mov	r2, r3
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3303      	adds	r3, #3
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	061a      	lsls	r2, r3, #24
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3302      	adds	r3, #2
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	041b      	lsls	r3, r3, #16
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3301      	adds	r3, #1
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	021b      	lsls	r3, r3, #8
 800220c:	4313      	orrs	r3, r2
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	7812      	ldrb	r2, [r2, #0]
 8002212:	4313      	orrs	r3, r2
 8002214:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	4b06      	ldr	r3, [pc, #24]	; (8002234 <ETH_MACAddressConfig+0x6c>)
 800221a:	4413      	add	r3, r2
 800221c:	461a      	mov	r2, r3
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	6013      	str	r3, [r2, #0]
}
 8002222:	bf00      	nop
 8002224:	371c      	adds	r7, #28
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40028040 	.word	0x40028040
 8002234:	40028044 	.word	0x40028044

08002238 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0208 	orr.w	r2, r2, #8
 8002252:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800225c:	2001      	movs	r0, #1
 800225e:	f7fe fe5f 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	601a      	str	r2, [r3, #0]
}
 800226a:	bf00      	nop
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8002272:	b580      	push	{r7, lr}
 8002274:	b084      	sub	sp, #16
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0208 	bic.w	r2, r2, #8
 800228c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002296:	2001      	movs	r0, #1
 8002298:	f7fe fe42 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	68fa      	ldr	r2, [r7, #12]
 80022a2:	601a      	str	r2, [r3, #0]
}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f042 0204 	orr.w	r2, r2, #4
 80022c6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80022d0:	2001      	movs	r0, #1
 80022d2:	f7fe fe25 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	601a      	str	r2, [r3, #0]
}
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b084      	sub	sp, #16
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0204 	bic.w	r2, r2, #4
 8002300:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800230a:	2001      	movs	r0, #1
 800230c:	f7fe fe08 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	601a      	str	r2, [r3, #0]
}
 8002318:	bf00      	nop
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002330:	4413      	add	r3, r2
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6811      	ldr	r1, [r2, #0]
 8002338:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800233c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002340:	440b      	add	r3, r1
 8002342:	601a      	str	r2, [r3, #0]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002360:	4413      	add	r3, r2
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6811      	ldr	r1, [r2, #0]
 8002368:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800236c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002370:	440b      	add	r3, r1
 8002372:	601a      	str	r2, [r3, #0]
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002390:	4413      	add	r3, r2
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6811      	ldr	r1, [r2, #0]
 8002398:	f043 0202 	orr.w	r2, r3, #2
 800239c:	f241 0318 	movw	r3, #4120	; 0x1018
 80023a0:	440b      	add	r3, r1
 80023a2:	601a      	str	r2, [r3, #0]
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	f241 0318 	movw	r3, #4120	; 0x1018
 80023c0:	4413      	add	r3, r2
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	6811      	ldr	r1, [r2, #0]
 80023c8:	f023 0202 	bic.w	r2, r3, #2
 80023cc:	f241 0318 	movw	r3, #4120	; 0x1018
 80023d0:	440b      	add	r3, r1
 80023d2:	601a      	str	r2, [r3, #0]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	f241 0318 	movw	r3, #4120	; 0x1018
 80023f4:	4413      	add	r3, r2
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6811      	ldr	r1, [r2, #0]
 80023fc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002400:	f241 0318 	movw	r3, #4120	; 0x1018
 8002404:	440b      	add	r3, r1
 8002406:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002410:	4413      	add	r3, r2
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002416:	2001      	movs	r0, #1
 8002418:	f7fe fd82 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6819      	ldr	r1, [r3, #0]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	f241 0318 	movw	r3, #4120	; 0x1018
 8002426:	440b      	add	r3, r1
 8002428:	601a      	str	r2, [r3, #0]
}
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002434:	b480      	push	{r7}
 8002436:	b089      	sub	sp, #36	; 0x24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800244a:	2300      	movs	r3, #0
 800244c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800244e:	2300      	movs	r3, #0
 8002450:	61fb      	str	r3, [r7, #28]
 8002452:	e175      	b.n	8002740 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002454:	2201      	movs	r2, #1
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	4013      	ands	r3, r2
 8002466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	429a      	cmp	r2, r3
 800246e:	f040 8164 	bne.w	800273a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f003 0303 	and.w	r3, r3, #3
 800247a:	2b01      	cmp	r3, #1
 800247c:	d005      	beq.n	800248a <HAL_GPIO_Init+0x56>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d130      	bne.n	80024ec <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	2203      	movs	r2, #3
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4013      	ands	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	68da      	ldr	r2, [r3, #12]
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024c0:	2201      	movs	r2, #1
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4013      	ands	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	091b      	lsrs	r3, r3, #4
 80024d6:	f003 0201 	and.w	r2, r3, #1
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 0303 	and.w	r3, r3, #3
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d017      	beq.n	8002528 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	2203      	movs	r2, #3
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	43db      	mvns	r3, r3
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	4013      	ands	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4313      	orrs	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 0303 	and.w	r3, r3, #3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d123      	bne.n	800257c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	08da      	lsrs	r2, r3, #3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3208      	adds	r2, #8
 800253c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	220f      	movs	r2, #15
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	4013      	ands	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	691a      	ldr	r2, [r3, #16]
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	08da      	lsrs	r2, r3, #3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3208      	adds	r2, #8
 8002576:	69b9      	ldr	r1, [r7, #24]
 8002578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	2203      	movs	r2, #3
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 0203 	and.w	r2, r3, #3
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 80be 	beq.w	800273a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025be:	4b66      	ldr	r3, [pc, #408]	; (8002758 <HAL_GPIO_Init+0x324>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c2:	4a65      	ldr	r2, [pc, #404]	; (8002758 <HAL_GPIO_Init+0x324>)
 80025c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025c8:	6453      	str	r3, [r2, #68]	; 0x44
 80025ca:	4b63      	ldr	r3, [pc, #396]	; (8002758 <HAL_GPIO_Init+0x324>)
 80025cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80025d6:	4a61      	ldr	r2, [pc, #388]	; (800275c <HAL_GPIO_Init+0x328>)
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	089b      	lsrs	r3, r3, #2
 80025dc:	3302      	adds	r3, #2
 80025de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	220f      	movs	r2, #15
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	4013      	ands	r3, r2
 80025f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a58      	ldr	r2, [pc, #352]	; (8002760 <HAL_GPIO_Init+0x32c>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d037      	beq.n	8002672 <HAL_GPIO_Init+0x23e>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a57      	ldr	r2, [pc, #348]	; (8002764 <HAL_GPIO_Init+0x330>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d031      	beq.n	800266e <HAL_GPIO_Init+0x23a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a56      	ldr	r2, [pc, #344]	; (8002768 <HAL_GPIO_Init+0x334>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d02b      	beq.n	800266a <HAL_GPIO_Init+0x236>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a55      	ldr	r2, [pc, #340]	; (800276c <HAL_GPIO_Init+0x338>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d025      	beq.n	8002666 <HAL_GPIO_Init+0x232>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a54      	ldr	r2, [pc, #336]	; (8002770 <HAL_GPIO_Init+0x33c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d01f      	beq.n	8002662 <HAL_GPIO_Init+0x22e>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a53      	ldr	r2, [pc, #332]	; (8002774 <HAL_GPIO_Init+0x340>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d019      	beq.n	800265e <HAL_GPIO_Init+0x22a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a52      	ldr	r2, [pc, #328]	; (8002778 <HAL_GPIO_Init+0x344>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d013      	beq.n	800265a <HAL_GPIO_Init+0x226>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a51      	ldr	r2, [pc, #324]	; (800277c <HAL_GPIO_Init+0x348>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00d      	beq.n	8002656 <HAL_GPIO_Init+0x222>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a50      	ldr	r2, [pc, #320]	; (8002780 <HAL_GPIO_Init+0x34c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d007      	beq.n	8002652 <HAL_GPIO_Init+0x21e>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a4f      	ldr	r2, [pc, #316]	; (8002784 <HAL_GPIO_Init+0x350>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d101      	bne.n	800264e <HAL_GPIO_Init+0x21a>
 800264a:	2309      	movs	r3, #9
 800264c:	e012      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800264e:	230a      	movs	r3, #10
 8002650:	e010      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002652:	2308      	movs	r3, #8
 8002654:	e00e      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002656:	2307      	movs	r3, #7
 8002658:	e00c      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800265a:	2306      	movs	r3, #6
 800265c:	e00a      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800265e:	2305      	movs	r3, #5
 8002660:	e008      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002662:	2304      	movs	r3, #4
 8002664:	e006      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002666:	2303      	movs	r3, #3
 8002668:	e004      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800266a:	2302      	movs	r3, #2
 800266c:	e002      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002672:	2300      	movs	r3, #0
 8002674:	69fa      	ldr	r2, [r7, #28]
 8002676:	f002 0203 	and.w	r2, r2, #3
 800267a:	0092      	lsls	r2, r2, #2
 800267c:	4093      	lsls	r3, r2
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002684:	4935      	ldr	r1, [pc, #212]	; (800275c <HAL_GPIO_Init+0x328>)
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	089b      	lsrs	r3, r3, #2
 800268a:	3302      	adds	r3, #2
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002692:	4b3d      	ldr	r3, [pc, #244]	; (8002788 <HAL_GPIO_Init+0x354>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	43db      	mvns	r3, r3
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	4013      	ands	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026b6:	4a34      	ldr	r2, [pc, #208]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026bc:	4b32      	ldr	r3, [pc, #200]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026e0:	4a29      	ldr	r2, [pc, #164]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026e6:	4b28      	ldr	r3, [pc, #160]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800270a:	4a1f      	ldr	r2, [pc, #124]	; (8002788 <HAL_GPIO_Init+0x354>)
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002710:	4b1d      	ldr	r3, [pc, #116]	; (8002788 <HAL_GPIO_Init+0x354>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4313      	orrs	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002734:	4a14      	ldr	r2, [pc, #80]	; (8002788 <HAL_GPIO_Init+0x354>)
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3301      	adds	r3, #1
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	2b0f      	cmp	r3, #15
 8002744:	f67f ae86 	bls.w	8002454 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002748:	bf00      	nop
 800274a:	bf00      	nop
 800274c:	3724      	adds	r7, #36	; 0x24
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40023800 	.word	0x40023800
 800275c:	40013800 	.word	0x40013800
 8002760:	40020000 	.word	0x40020000
 8002764:	40020400 	.word	0x40020400
 8002768:	40020800 	.word	0x40020800
 800276c:	40020c00 	.word	0x40020c00
 8002770:	40021000 	.word	0x40021000
 8002774:	40021400 	.word	0x40021400
 8002778:	40021800 	.word	0x40021800
 800277c:	40021c00 	.word	0x40021c00
 8002780:	40022000 	.word	0x40022000
 8002784:	40022400 	.word	0x40022400
 8002788:	40013c00 	.word	0x40013c00

0800278c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	807b      	strh	r3, [r7, #2]
 8002798:	4613      	mov	r3, r2
 800279a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800279c:	787b      	ldrb	r3, [r7, #1]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027a2:	887a      	ldrh	r2, [r7, #2]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80027a8:	e003      	b.n	80027b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80027aa:	887b      	ldrh	r3, [r7, #2]
 80027ac:	041a      	lsls	r2, r3, #16
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	619a      	str	r2, [r3, #24]
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027c0:	b08f      	sub	sp, #60	; 0x3c
 80027c2:	af0a      	add	r7, sp, #40	; 0x28
 80027c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e116      	b.n	80029fe <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7fe f96a 	bl	8000ac4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2203      	movs	r2, #3
 80027f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002800:	2b00      	cmp	r3, #0
 8002802:	d102      	bne.n	800280a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f002 fa10 	bl	8004c34 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	603b      	str	r3, [r7, #0]
 800281a:	687e      	ldr	r6, [r7, #4]
 800281c:	466d      	mov	r5, sp
 800281e:	f106 0410 	add.w	r4, r6, #16
 8002822:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002824:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002826:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002828:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800282a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800282e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002832:	1d33      	adds	r3, r6, #4
 8002834:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002836:	6838      	ldr	r0, [r7, #0]
 8002838:	f002 f9a4 	bl	8004b84 <USB_CoreInit>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d005      	beq.n	800284e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2202      	movs	r2, #2
 8002846:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0d7      	b.n	80029fe <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2100      	movs	r1, #0
 8002854:	4618      	mov	r0, r3
 8002856:	f002 f9fe 	bl	8004c56 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800285a:	2300      	movs	r3, #0
 800285c:	73fb      	strb	r3, [r7, #15]
 800285e:	e04a      	b.n	80028f6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	333d      	adds	r3, #61	; 0x3d
 8002870:	2201      	movs	r2, #1
 8002872:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002874:	7bfa      	ldrb	r2, [r7, #15]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	333c      	adds	r3, #60	; 0x3c
 8002884:	7bfa      	ldrb	r2, [r7, #15]
 8002886:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002888:	7bfa      	ldrb	r2, [r7, #15]
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	b298      	uxth	r0, r3
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	1a9b      	subs	r3, r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	3342      	adds	r3, #66	; 0x42
 800289c:	4602      	mov	r2, r0
 800289e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028a0:	7bfa      	ldrb	r2, [r7, #15]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	1a9b      	subs	r3, r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	333f      	adds	r3, #63	; 0x3f
 80028b0:	2200      	movs	r2, #0
 80028b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	1a9b      	subs	r3, r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	3344      	adds	r3, #68	; 0x44
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028c8:	7bfa      	ldrb	r2, [r7, #15]
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	4613      	mov	r3, r2
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	1a9b      	subs	r3, r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	3348      	adds	r3, #72	; 0x48
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028dc:	7bfa      	ldrb	r2, [r7, #15]
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	3350      	adds	r3, #80	; 0x50
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
 80028f2:	3301      	adds	r3, #1
 80028f4:	73fb      	strb	r3, [r7, #15]
 80028f6:	7bfa      	ldrb	r2, [r7, #15]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d3af      	bcc.n	8002860 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002900:	2300      	movs	r3, #0
 8002902:	73fb      	strb	r3, [r7, #15]
 8002904:	e044      	b.n	8002990 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002906:	7bfa      	ldrb	r2, [r7, #15]
 8002908:	6879      	ldr	r1, [r7, #4]
 800290a:	4613      	mov	r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	1a9b      	subs	r3, r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	440b      	add	r3, r1
 8002914:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800291c:	7bfa      	ldrb	r2, [r7, #15]
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	4613      	mov	r3, r2
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	1a9b      	subs	r3, r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002932:	7bfa      	ldrb	r2, [r7, #15]
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	1a9b      	subs	r3, r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002948:	7bfa      	ldrb	r2, [r7, #15]
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	1a9b      	subs	r3, r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800295a:	2200      	movs	r2, #0
 800295c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800295e:	7bfa      	ldrb	r2, [r7, #15]
 8002960:	6879      	ldr	r1, [r7, #4]
 8002962:	4613      	mov	r3, r2
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	1a9b      	subs	r3, r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	440b      	add	r3, r1
 800296c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002974:	7bfa      	ldrb	r2, [r7, #15]
 8002976:	6879      	ldr	r1, [r7, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	1a9b      	subs	r3, r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	3301      	adds	r3, #1
 800298e:	73fb      	strb	r3, [r7, #15]
 8002990:	7bfa      	ldrb	r2, [r7, #15]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	429a      	cmp	r2, r3
 8002998:	d3b5      	bcc.n	8002906 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	603b      	str	r3, [r7, #0]
 80029a0:	687e      	ldr	r6, [r7, #4]
 80029a2:	466d      	mov	r5, sp
 80029a4:	f106 0410 	add.w	r4, r6, #16
 80029a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029b0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029b4:	e885 0003 	stmia.w	r5, {r0, r1}
 80029b8:	1d33      	adds	r3, r6, #4
 80029ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029bc:	6838      	ldr	r0, [r7, #0]
 80029be:	f002 f997 	bl	8004cf0 <USB_DevInit>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e014      	b.n	80029fe <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d102      	bne.n	80029f2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f80b 	bl	8002a08 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f002 fb51 	bl	800509e <USB_DevDisconnect>

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002a08 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a36:	4b05      	ldr	r3, [pc, #20]	; (8002a4c <HAL_PCDEx_ActivateLPM+0x44>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	10000003 	.word	0x10000003

08002a50 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a5a:	4b23      	ldr	r3, [pc, #140]	; (8002ae8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a22      	ldr	r2, [pc, #136]	; (8002ae8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
 8002a66:	4b20      	ldr	r3, [pc, #128]	; (8002ae8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a72:	4b1e      	ldr	r3, [pc, #120]	; (8002aec <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a1d      	ldr	r2, [pc, #116]	; (8002aec <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a7c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a7e:	f7fe fa43 	bl	8000f08 <HAL_GetTick>
 8002a82:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a84:	e009      	b.n	8002a9a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a86:	f7fe fa3f 	bl	8000f08 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a94:	d901      	bls.n	8002a9a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e022      	b.n	8002ae0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a9a:	4b14      	ldr	r3, [pc, #80]	; (8002aec <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aa6:	d1ee      	bne.n	8002a86 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002aa8:	4b10      	ldr	r3, [pc, #64]	; (8002aec <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a0f      	ldr	r2, [pc, #60]	; (8002aec <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ab4:	f7fe fa28 	bl	8000f08 <HAL_GetTick>
 8002ab8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002aba:	e009      	b.n	8002ad0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002abc:	f7fe fa24 	bl	8000f08 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002aca:	d901      	bls.n	8002ad0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e007      	b.n	8002ae0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002adc:	d1ee      	bne.n	8002abc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	40007000 	.word	0x40007000

08002af0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002af8:	2300      	movs	r3, #0
 8002afa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e29b      	b.n	800303e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 8087 	beq.w	8002c22 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b14:	4b96      	ldr	r3, [pc, #600]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 030c 	and.w	r3, r3, #12
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d00c      	beq.n	8002b3a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b20:	4b93      	ldr	r3, [pc, #588]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 030c 	and.w	r3, r3, #12
 8002b28:	2b08      	cmp	r3, #8
 8002b2a:	d112      	bne.n	8002b52 <HAL_RCC_OscConfig+0x62>
 8002b2c:	4b90      	ldr	r3, [pc, #576]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b38:	d10b      	bne.n	8002b52 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3a:	4b8d      	ldr	r3, [pc, #564]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d06c      	beq.n	8002c20 <HAL_RCC_OscConfig+0x130>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d168      	bne.n	8002c20 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e275      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b5a:	d106      	bne.n	8002b6a <HAL_RCC_OscConfig+0x7a>
 8002b5c:	4b84      	ldr	r3, [pc, #528]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a83      	ldr	r2, [pc, #524]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b66:	6013      	str	r3, [r2, #0]
 8002b68:	e02e      	b.n	8002bc8 <HAL_RCC_OscConfig+0xd8>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10c      	bne.n	8002b8c <HAL_RCC_OscConfig+0x9c>
 8002b72:	4b7f      	ldr	r3, [pc, #508]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a7e      	ldr	r2, [pc, #504]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	4b7c      	ldr	r3, [pc, #496]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a7b      	ldr	r2, [pc, #492]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	e01d      	b.n	8002bc8 <HAL_RCC_OscConfig+0xd8>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b94:	d10c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0xc0>
 8002b96:	4b76      	ldr	r3, [pc, #472]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a75      	ldr	r2, [pc, #468]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002b9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	4b73      	ldr	r3, [pc, #460]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a72      	ldr	r2, [pc, #456]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	e00b      	b.n	8002bc8 <HAL_RCC_OscConfig+0xd8>
 8002bb0:	4b6f      	ldr	r3, [pc, #444]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a6e      	ldr	r2, [pc, #440]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002bb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	4b6c      	ldr	r3, [pc, #432]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a6b      	ldr	r2, [pc, #428]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002bc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d013      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd0:	f7fe f99a 	bl	8000f08 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd8:	f7fe f996 	bl	8000f08 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b64      	cmp	r3, #100	; 0x64
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e229      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bea:	4b61      	ldr	r3, [pc, #388]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0f0      	beq.n	8002bd8 <HAL_RCC_OscConfig+0xe8>
 8002bf6:	e014      	b.n	8002c22 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7fe f986 	bl	8000f08 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c00:	f7fe f982 	bl	8000f08 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b64      	cmp	r3, #100	; 0x64
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e215      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c12:	4b57      	ldr	r3, [pc, #348]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x110>
 8002c1e:	e000      	b.n	8002c22 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d069      	beq.n	8002d02 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c2e:	4b50      	ldr	r3, [pc, #320]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 030c 	and.w	r3, r3, #12
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00b      	beq.n	8002c52 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c3a:	4b4d      	ldr	r3, [pc, #308]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d11c      	bne.n	8002c80 <HAL_RCC_OscConfig+0x190>
 8002c46:	4b4a      	ldr	r3, [pc, #296]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d116      	bne.n	8002c80 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c52:	4b47      	ldr	r3, [pc, #284]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d005      	beq.n	8002c6a <HAL_RCC_OscConfig+0x17a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d001      	beq.n	8002c6a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e1e9      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6a:	4b41      	ldr	r3, [pc, #260]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	493d      	ldr	r1, [pc, #244]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c7e:	e040      	b.n	8002d02 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d023      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c88:	4b39      	ldr	r3, [pc, #228]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a38      	ldr	r2, [pc, #224]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c94:	f7fe f938 	bl	8000f08 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c9c:	f7fe f934 	bl	8000f08 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e1c7      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cae:	4b30      	ldr	r3, [pc, #192]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0f0      	beq.n	8002c9c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cba:	4b2d      	ldr	r3, [pc, #180]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	4929      	ldr	r1, [pc, #164]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	600b      	str	r3, [r1, #0]
 8002cce:	e018      	b.n	8002d02 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cd0:	4b27      	ldr	r3, [pc, #156]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a26      	ldr	r2, [pc, #152]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002cd6:	f023 0301 	bic.w	r3, r3, #1
 8002cda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7fe f914 	bl	8000f08 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce4:	f7fe f910 	bl	8000f08 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e1a3      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cf6:	4b1e      	ldr	r3, [pc, #120]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d038      	beq.n	8002d80 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d019      	beq.n	8002d4a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d16:	4b16      	ldr	r3, [pc, #88]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d1a:	4a15      	ldr	r2, [pc, #84]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d22:	f7fe f8f1 	bl	8000f08 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d2a:	f7fe f8ed 	bl	8000f08 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e180      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3c:	4b0c      	ldr	r3, [pc, #48]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002d3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x23a>
 8002d48:	e01a      	b.n	8002d80 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d4a:	4b09      	ldr	r3, [pc, #36]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002d4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d4e:	4a08      	ldr	r2, [pc, #32]	; (8002d70 <HAL_RCC_OscConfig+0x280>)
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d56:	f7fe f8d7 	bl	8000f08 <HAL_GetTick>
 8002d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d5c:	e00a      	b.n	8002d74 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d5e:	f7fe f8d3 	bl	8000f08 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d903      	bls.n	8002d74 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e166      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
 8002d70:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d74:	4b92      	ldr	r3, [pc, #584]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002d76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1ee      	bne.n	8002d5e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	f000 80a4 	beq.w	8002ed6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d8e:	4b8c      	ldr	r3, [pc, #560]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d10d      	bne.n	8002db6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d9a:	4b89      	ldr	r3, [pc, #548]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	4a88      	ldr	r2, [pc, #544]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da4:	6413      	str	r3, [r2, #64]	; 0x40
 8002da6:	4b86      	ldr	r3, [pc, #536]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dae:	60bb      	str	r3, [r7, #8]
 8002db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002db2:	2301      	movs	r3, #1
 8002db4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002db6:	4b83      	ldr	r3, [pc, #524]	; (8002fc4 <HAL_RCC_OscConfig+0x4d4>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d118      	bne.n	8002df4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002dc2:	4b80      	ldr	r3, [pc, #512]	; (8002fc4 <HAL_RCC_OscConfig+0x4d4>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a7f      	ldr	r2, [pc, #508]	; (8002fc4 <HAL_RCC_OscConfig+0x4d4>)
 8002dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dce:	f7fe f89b 	bl	8000f08 <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd6:	f7fe f897 	bl	8000f08 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b64      	cmp	r3, #100	; 0x64
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e12a      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de8:	4b76      	ldr	r3, [pc, #472]	; (8002fc4 <HAL_RCC_OscConfig+0x4d4>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0f0      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d106      	bne.n	8002e0a <HAL_RCC_OscConfig+0x31a>
 8002dfc:	4b70      	ldr	r3, [pc, #448]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e00:	4a6f      	ldr	r2, [pc, #444]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	6713      	str	r3, [r2, #112]	; 0x70
 8002e08:	e02d      	b.n	8002e66 <HAL_RCC_OscConfig+0x376>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x33c>
 8002e12:	4b6b      	ldr	r3, [pc, #428]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e16:	4a6a      	ldr	r2, [pc, #424]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e1e:	4b68      	ldr	r3, [pc, #416]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e22:	4a67      	ldr	r2, [pc, #412]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e24:	f023 0304 	bic.w	r3, r3, #4
 8002e28:	6713      	str	r3, [r2, #112]	; 0x70
 8002e2a:	e01c      	b.n	8002e66 <HAL_RCC_OscConfig+0x376>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d10c      	bne.n	8002e4e <HAL_RCC_OscConfig+0x35e>
 8002e34:	4b62      	ldr	r3, [pc, #392]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e38:	4a61      	ldr	r2, [pc, #388]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e40:	4b5f      	ldr	r3, [pc, #380]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e44:	4a5e      	ldr	r2, [pc, #376]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e46:	f043 0301 	orr.w	r3, r3, #1
 8002e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e4c:	e00b      	b.n	8002e66 <HAL_RCC_OscConfig+0x376>
 8002e4e:	4b5c      	ldr	r3, [pc, #368]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e52:	4a5b      	ldr	r2, [pc, #364]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e54:	f023 0301 	bic.w	r3, r3, #1
 8002e58:	6713      	str	r3, [r2, #112]	; 0x70
 8002e5a:	4b59      	ldr	r3, [pc, #356]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e5e:	4a58      	ldr	r2, [pc, #352]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e60:	f023 0304 	bic.w	r3, r3, #4
 8002e64:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d015      	beq.n	8002e9a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e6e:	f7fe f84b 	bl	8000f08 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e74:	e00a      	b.n	8002e8c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e76:	f7fe f847 	bl	8000f08 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e0d8      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e8c:	4b4c      	ldr	r3, [pc, #304]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0ee      	beq.n	8002e76 <HAL_RCC_OscConfig+0x386>
 8002e98:	e014      	b.n	8002ec4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9a:	f7fe f835 	bl	8000f08 <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea0:	e00a      	b.n	8002eb8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea2:	f7fe f831 	bl	8000f08 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e0c2      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb8:	4b41      	ldr	r3, [pc, #260]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1ee      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ec4:	7dfb      	ldrb	r3, [r7, #23]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d105      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eca:	4b3d      	ldr	r3, [pc, #244]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	4a3c      	ldr	r2, [pc, #240]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002ed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ed4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 80ae 	beq.w	800303c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee0:	4b37      	ldr	r3, [pc, #220]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 030c 	and.w	r3, r3, #12
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	d06d      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d14b      	bne.n	8002f8c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef4:	4b32      	ldr	r3, [pc, #200]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a31      	ldr	r2, [pc, #196]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002efa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002efe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f00:	f7fe f802 	bl	8000f08 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f08:	f7fd fffe 	bl	8000f08 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e091      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f1a:	4b29      	ldr	r3, [pc, #164]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69da      	ldr	r2, [r3, #28]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	019b      	lsls	r3, r3, #6
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3c:	085b      	lsrs	r3, r3, #1
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	041b      	lsls	r3, r3, #16
 8002f42:	431a      	orrs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f48:	061b      	lsls	r3, r3, #24
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f50:	071b      	lsls	r3, r3, #28
 8002f52:	491b      	ldr	r1, [pc, #108]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f58:	4b19      	ldr	r3, [pc, #100]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a18      	ldr	r2, [pc, #96]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002f5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f64:	f7fd ffd0 	bl	8000f08 <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f6c:	f7fd ffcc 	bl	8000f08 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e05f      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f7e:	4b10      	ldr	r3, [pc, #64]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d0f0      	beq.n	8002f6c <HAL_RCC_OscConfig+0x47c>
 8002f8a:	e057      	b.n	800303c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f8c:	4b0c      	ldr	r3, [pc, #48]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a0b      	ldr	r2, [pc, #44]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002f92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f98:	f7fd ffb6 	bl	8000f08 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa0:	f7fd ffb2 	bl	8000f08 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e045      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fb2:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <HAL_RCC_OscConfig+0x4d0>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f0      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x4b0>
 8002fbe:	e03d      	b.n	800303c <HAL_RCC_OscConfig+0x54c>
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002fc8:	4b1f      	ldr	r3, [pc, #124]	; (8003048 <HAL_RCC_OscConfig+0x558>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d030      	beq.n	8003038 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d129      	bne.n	8003038 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d122      	bne.n	8003038 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ffe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003000:	4293      	cmp	r3, r2
 8003002:	d119      	bne.n	8003038 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300e:	085b      	lsrs	r3, r3, #1
 8003010:	3b01      	subs	r3, #1
 8003012:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003014:	429a      	cmp	r2, r3
 8003016:	d10f      	bne.n	8003038 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003024:	429a      	cmp	r2, r3
 8003026:	d107      	bne.n	8003038 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003034:	429a      	cmp	r2, r3
 8003036:	d001      	beq.n	800303c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e000      	b.n	800303e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40023800 	.word	0x40023800

0800304c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e0d0      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003064:	4b6a      	ldr	r3, [pc, #424]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 030f 	and.w	r3, r3, #15
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	429a      	cmp	r2, r3
 8003070:	d910      	bls.n	8003094 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003072:	4b67      	ldr	r3, [pc, #412]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 020f 	bic.w	r2, r3, #15
 800307a:	4965      	ldr	r1, [pc, #404]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	4313      	orrs	r3, r2
 8003080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003082:	4b63      	ldr	r3, [pc, #396]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	429a      	cmp	r2, r3
 800308e:	d001      	beq.n	8003094 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e0b8      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d020      	beq.n	80030e2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0304 	and.w	r3, r3, #4
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d005      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030ac:	4b59      	ldr	r3, [pc, #356]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	4a58      	ldr	r2, [pc, #352]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80030b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0308 	and.w	r3, r3, #8
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d005      	beq.n	80030d0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030c4:	4b53      	ldr	r3, [pc, #332]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	4a52      	ldr	r2, [pc, #328]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80030ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d0:	4b50      	ldr	r3, [pc, #320]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	494d      	ldr	r1, [pc, #308]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d040      	beq.n	8003170 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d107      	bne.n	8003106 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f6:	4b47      	ldr	r3, [pc, #284]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d115      	bne.n	800312e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e07f      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	2b02      	cmp	r3, #2
 800310c:	d107      	bne.n	800311e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800310e:	4b41      	ldr	r3, [pc, #260]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d109      	bne.n	800312e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e073      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800311e:	4b3d      	ldr	r3, [pc, #244]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e06b      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800312e:	4b39      	ldr	r3, [pc, #228]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f023 0203 	bic.w	r2, r3, #3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	4936      	ldr	r1, [pc, #216]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 800313c:	4313      	orrs	r3, r2
 800313e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003140:	f7fd fee2 	bl	8000f08 <HAL_GetTick>
 8003144:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003146:	e00a      	b.n	800315e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003148:	f7fd fede 	bl	8000f08 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	f241 3288 	movw	r2, #5000	; 0x1388
 8003156:	4293      	cmp	r3, r2
 8003158:	d901      	bls.n	800315e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e053      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800315e:	4b2d      	ldr	r3, [pc, #180]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 020c 	and.w	r2, r3, #12
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	429a      	cmp	r2, r3
 800316e:	d1eb      	bne.n	8003148 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003170:	4b27      	ldr	r3, [pc, #156]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d210      	bcs.n	80031a0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b24      	ldr	r3, [pc, #144]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 020f 	bic.w	r2, r3, #15
 8003186:	4922      	ldr	r1, [pc, #136]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b20      	ldr	r3, [pc, #128]	; (8003210 <HAL_RCC_ClockConfig+0x1c4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e032      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ac:	4b19      	ldr	r3, [pc, #100]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4916      	ldr	r1, [pc, #88]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d009      	beq.n	80031de <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031ca:	4b12      	ldr	r3, [pc, #72]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	490e      	ldr	r1, [pc, #56]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031de:	f000 f821 	bl	8003224 <HAL_RCC_GetSysClockFreq>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4b0b      	ldr	r3, [pc, #44]	; (8003214 <HAL_RCC_ClockConfig+0x1c8>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	490a      	ldr	r1, [pc, #40]	; (8003218 <HAL_RCC_ClockConfig+0x1cc>)
 80031f0:	5ccb      	ldrb	r3, [r1, r3]
 80031f2:	fa22 f303 	lsr.w	r3, r2, r3
 80031f6:	4a09      	ldr	r2, [pc, #36]	; (800321c <HAL_RCC_ClockConfig+0x1d0>)
 80031f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031fa:	4b09      	ldr	r3, [pc, #36]	; (8003220 <HAL_RCC_ClockConfig+0x1d4>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fd fcda 	bl	8000bb8 <HAL_InitTick>

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	40023c00 	.word	0x40023c00
 8003214:	40023800 	.word	0x40023800
 8003218:	08016940 	.word	0x08016940
 800321c:	20000000 	.word	0x20000000
 8003220:	20000004 	.word	0x20000004

08003224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003224:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003228:	b084      	sub	sp, #16
 800322a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800322c:	2300      	movs	r3, #0
 800322e:	607b      	str	r3, [r7, #4]
 8003230:	2300      	movs	r3, #0
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	2300      	movs	r3, #0
 8003236:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800323c:	4b67      	ldr	r3, [pc, #412]	; (80033dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 030c 	and.w	r3, r3, #12
 8003244:	2b08      	cmp	r3, #8
 8003246:	d00d      	beq.n	8003264 <HAL_RCC_GetSysClockFreq+0x40>
 8003248:	2b08      	cmp	r3, #8
 800324a:	f200 80bd 	bhi.w	80033c8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800324e:	2b00      	cmp	r3, #0
 8003250:	d002      	beq.n	8003258 <HAL_RCC_GetSysClockFreq+0x34>
 8003252:	2b04      	cmp	r3, #4
 8003254:	d003      	beq.n	800325e <HAL_RCC_GetSysClockFreq+0x3a>
 8003256:	e0b7      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003258:	4b61      	ldr	r3, [pc, #388]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800325a:	60bb      	str	r3, [r7, #8]
      break;
 800325c:	e0b7      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800325e:	4b61      	ldr	r3, [pc, #388]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003260:	60bb      	str	r3, [r7, #8]
      break;
 8003262:	e0b4      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003264:	4b5d      	ldr	r3, [pc, #372]	; (80033dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800326c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800326e:	4b5b      	ldr	r3, [pc, #364]	; (80033dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d04d      	beq.n	8003316 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800327a:	4b58      	ldr	r3, [pc, #352]	; (80033dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	099b      	lsrs	r3, r3, #6
 8003280:	461a      	mov	r2, r3
 8003282:	f04f 0300 	mov.w	r3, #0
 8003286:	f240 10ff 	movw	r0, #511	; 0x1ff
 800328a:	f04f 0100 	mov.w	r1, #0
 800328e:	ea02 0800 	and.w	r8, r2, r0
 8003292:	ea03 0901 	and.w	r9, r3, r1
 8003296:	4640      	mov	r0, r8
 8003298:	4649      	mov	r1, r9
 800329a:	f04f 0200 	mov.w	r2, #0
 800329e:	f04f 0300 	mov.w	r3, #0
 80032a2:	014b      	lsls	r3, r1, #5
 80032a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032a8:	0142      	lsls	r2, r0, #5
 80032aa:	4610      	mov	r0, r2
 80032ac:	4619      	mov	r1, r3
 80032ae:	ebb0 0008 	subs.w	r0, r0, r8
 80032b2:	eb61 0109 	sbc.w	r1, r1, r9
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	018b      	lsls	r3, r1, #6
 80032c0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80032c4:	0182      	lsls	r2, r0, #6
 80032c6:	1a12      	subs	r2, r2, r0
 80032c8:	eb63 0301 	sbc.w	r3, r3, r1
 80032cc:	f04f 0000 	mov.w	r0, #0
 80032d0:	f04f 0100 	mov.w	r1, #0
 80032d4:	00d9      	lsls	r1, r3, #3
 80032d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032da:	00d0      	lsls	r0, r2, #3
 80032dc:	4602      	mov	r2, r0
 80032de:	460b      	mov	r3, r1
 80032e0:	eb12 0208 	adds.w	r2, r2, r8
 80032e4:	eb43 0309 	adc.w	r3, r3, r9
 80032e8:	f04f 0000 	mov.w	r0, #0
 80032ec:	f04f 0100 	mov.w	r1, #0
 80032f0:	0259      	lsls	r1, r3, #9
 80032f2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80032f6:	0250      	lsls	r0, r2, #9
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4610      	mov	r0, r2
 80032fe:	4619      	mov	r1, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	461a      	mov	r2, r3
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	f7fc ffea 	bl	80002e0 <__aeabi_uldivmod>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4613      	mov	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	e04a      	b.n	80033ac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003316:	4b31      	ldr	r3, [pc, #196]	; (80033dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	099b      	lsrs	r3, r3, #6
 800331c:	461a      	mov	r2, r3
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003326:	f04f 0100 	mov.w	r1, #0
 800332a:	ea02 0400 	and.w	r4, r2, r0
 800332e:	ea03 0501 	and.w	r5, r3, r1
 8003332:	4620      	mov	r0, r4
 8003334:	4629      	mov	r1, r5
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	014b      	lsls	r3, r1, #5
 8003340:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003344:	0142      	lsls	r2, r0, #5
 8003346:	4610      	mov	r0, r2
 8003348:	4619      	mov	r1, r3
 800334a:	1b00      	subs	r0, r0, r4
 800334c:	eb61 0105 	sbc.w	r1, r1, r5
 8003350:	f04f 0200 	mov.w	r2, #0
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	018b      	lsls	r3, r1, #6
 800335a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800335e:	0182      	lsls	r2, r0, #6
 8003360:	1a12      	subs	r2, r2, r0
 8003362:	eb63 0301 	sbc.w	r3, r3, r1
 8003366:	f04f 0000 	mov.w	r0, #0
 800336a:	f04f 0100 	mov.w	r1, #0
 800336e:	00d9      	lsls	r1, r3, #3
 8003370:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003374:	00d0      	lsls	r0, r2, #3
 8003376:	4602      	mov	r2, r0
 8003378:	460b      	mov	r3, r1
 800337a:	1912      	adds	r2, r2, r4
 800337c:	eb45 0303 	adc.w	r3, r5, r3
 8003380:	f04f 0000 	mov.w	r0, #0
 8003384:	f04f 0100 	mov.w	r1, #0
 8003388:	0299      	lsls	r1, r3, #10
 800338a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800338e:	0290      	lsls	r0, r2, #10
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4610      	mov	r0, r2
 8003396:	4619      	mov	r1, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	461a      	mov	r2, r3
 800339c:	f04f 0300 	mov.w	r3, #0
 80033a0:	f7fc ff9e 	bl	80002e0 <__aeabi_uldivmod>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	4613      	mov	r3, r2
 80033aa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80033ac:	4b0b      	ldr	r3, [pc, #44]	; (80033dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	0c1b      	lsrs	r3, r3, #16
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	3301      	adds	r3, #1
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c4:	60bb      	str	r3, [r7, #8]
      break;
 80033c6:	e002      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033c8:	4b05      	ldr	r3, [pc, #20]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80033ca:	60bb      	str	r3, [r7, #8]
      break;
 80033cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033ce:	68bb      	ldr	r3, [r7, #8]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80033da:	bf00      	nop
 80033dc:	40023800 	.word	0x40023800
 80033e0:	00f42400 	.word	0x00f42400
 80033e4:	007a1200 	.word	0x007a1200

080033e8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033ec:	4b03      	ldr	r3, [pc, #12]	; (80033fc <HAL_RCC_GetHCLKFreq+0x14>)
 80033ee:	681b      	ldr	r3, [r3, #0]
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	20000000 	.word	0x20000000

08003400 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003404:	f7ff fff0 	bl	80033e8 <HAL_RCC_GetHCLKFreq>
 8003408:	4602      	mov	r2, r0
 800340a:	4b05      	ldr	r3, [pc, #20]	; (8003420 <HAL_RCC_GetPCLK1Freq+0x20>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	0a9b      	lsrs	r3, r3, #10
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	4903      	ldr	r1, [pc, #12]	; (8003424 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003416:	5ccb      	ldrb	r3, [r1, r3]
 8003418:	fa22 f303 	lsr.w	r3, r2, r3
}
 800341c:	4618      	mov	r0, r3
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40023800 	.word	0x40023800
 8003424:	08016950 	.word	0x08016950

08003428 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800342c:	f7ff ffdc 	bl	80033e8 <HAL_RCC_GetHCLKFreq>
 8003430:	4602      	mov	r2, r0
 8003432:	4b05      	ldr	r3, [pc, #20]	; (8003448 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	0b5b      	lsrs	r3, r3, #13
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	4903      	ldr	r1, [pc, #12]	; (800344c <HAL_RCC_GetPCLK2Freq+0x24>)
 800343e:	5ccb      	ldrb	r3, [r1, r3]
 8003440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003444:	4618      	mov	r0, r3
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40023800 	.word	0x40023800
 800344c:	08016950 	.word	0x08016950

08003450 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	220f      	movs	r2, #15
 800345e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003460:	4b12      	ldr	r3, [pc, #72]	; (80034ac <HAL_RCC_GetClockConfig+0x5c>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 0203 	and.w	r2, r3, #3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800346c:	4b0f      	ldr	r3, [pc, #60]	; (80034ac <HAL_RCC_GetClockConfig+0x5c>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003478:	4b0c      	ldr	r3, [pc, #48]	; (80034ac <HAL_RCC_GetClockConfig+0x5c>)
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003484:	4b09      	ldr	r3, [pc, #36]	; (80034ac <HAL_RCC_GetClockConfig+0x5c>)
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	08db      	lsrs	r3, r3, #3
 800348a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003492:	4b07      	ldr	r3, [pc, #28]	; (80034b0 <HAL_RCC_GetClockConfig+0x60>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 020f 	and.w	r2, r3, #15
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	601a      	str	r2, [r3, #0]
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40023800 	.word	0x40023800
 80034b0:	40023c00 	.word	0x40023c00

080034b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80034bc:	2300      	movs	r3, #0
 80034be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80034c8:	2300      	movs	r3, #0
 80034ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80034cc:	2300      	movs	r3, #0
 80034ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d012      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034dc:	4b69      	ldr	r3, [pc, #420]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	4a68      	ldr	r2, [pc, #416]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80034e6:	6093      	str	r3, [r2, #8]
 80034e8:	4b66      	ldr	r3, [pc, #408]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f0:	4964      	ldr	r1, [pc, #400]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80034fe:	2301      	movs	r3, #1
 8003500:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d017      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800350e:	4b5d      	ldr	r3, [pc, #372]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003510:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003514:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351c:	4959      	ldr	r1, [pc, #356]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800351e:	4313      	orrs	r3, r2
 8003520:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003528:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800352c:	d101      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800352e:	2301      	movs	r3, #1
 8003530:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800353a:	2301      	movs	r3, #1
 800353c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d017      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800354a:	4b4e      	ldr	r3, [pc, #312]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800354c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003550:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	494a      	ldr	r1, [pc, #296]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003564:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003568:	d101      	bne.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800356a:	2301      	movs	r3, #1
 800356c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003576:	2301      	movs	r3, #1
 8003578:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003586:	2301      	movs	r3, #1
 8003588:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0320 	and.w	r3, r3, #32
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 808b 	beq.w	80036ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003598:	4b3a      	ldr	r3, [pc, #232]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	4a39      	ldr	r2, [pc, #228]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800359e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035a2:	6413      	str	r3, [r2, #64]	; 0x40
 80035a4:	4b37      	ldr	r3, [pc, #220]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ac:	60bb      	str	r3, [r7, #8]
 80035ae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80035b0:	4b35      	ldr	r3, [pc, #212]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a34      	ldr	r2, [pc, #208]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035bc:	f7fd fca4 	bl	8000f08 <HAL_GetTick>
 80035c0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035c2:	e008      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035c4:	f7fd fca0 	bl	8000f08 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b64      	cmp	r3, #100	; 0x64
 80035d0:	d901      	bls.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e38f      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035d6:	4b2c      	ldr	r3, [pc, #176]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d0f0      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035e2:	4b28      	ldr	r3, [pc, #160]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d035      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d02e      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003600:	4b20      	ldr	r3, [pc, #128]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003608:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800360a:	4b1e      	ldr	r3, [pc, #120]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800360c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800360e:	4a1d      	ldr	r2, [pc, #116]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003610:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003614:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003616:	4b1b      	ldr	r3, [pc, #108]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800361a:	4a1a      	ldr	r2, [pc, #104]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800361c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003620:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003622:	4a18      	ldr	r2, [pc, #96]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003628:	4b16      	ldr	r3, [pc, #88]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800362a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	2b01      	cmp	r3, #1
 8003632:	d114      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003634:	f7fd fc68 	bl	8000f08 <HAL_GetTick>
 8003638:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800363a:	e00a      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800363c:	f7fd fc64 	bl	8000f08 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	f241 3288 	movw	r2, #5000	; 0x1388
 800364a:	4293      	cmp	r3, r2
 800364c:	d901      	bls.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e351      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003652:	4b0c      	ldr	r3, [pc, #48]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0ee      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003666:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800366a:	d111      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800366c:	4b05      	ldr	r3, [pc, #20]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003678:	4b04      	ldr	r3, [pc, #16]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800367a:	400b      	ands	r3, r1
 800367c:	4901      	ldr	r1, [pc, #4]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800367e:	4313      	orrs	r3, r2
 8003680:	608b      	str	r3, [r1, #8]
 8003682:	e00b      	b.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003684:	40023800 	.word	0x40023800
 8003688:	40007000 	.word	0x40007000
 800368c:	0ffffcff 	.word	0x0ffffcff
 8003690:	4bb3      	ldr	r3, [pc, #716]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	4ab2      	ldr	r2, [pc, #712]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003696:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800369a:	6093      	str	r3, [r2, #8]
 800369c:	4bb0      	ldr	r3, [pc, #704]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800369e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a8:	49ad      	ldr	r1, [pc, #692]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0310 	and.w	r3, r3, #16
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d010      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80036ba:	4ba9      	ldr	r3, [pc, #676]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036c0:	4aa7      	ldr	r2, [pc, #668]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036c6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80036ca:	4ba5      	ldr	r3, [pc, #660]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d4:	49a2      	ldr	r1, [pc, #648]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036e8:	4b9d      	ldr	r3, [pc, #628]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036f6:	499a      	ldr	r1, [pc, #616]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800370a:	4b95      	ldr	r3, [pc, #596]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800370c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003710:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003718:	4991      	ldr	r1, [pc, #580]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00a      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800372c:	4b8c      	ldr	r3, [pc, #560]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800372e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003732:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800373a:	4989      	ldr	r1, [pc, #548]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800374e:	4b84      	ldr	r3, [pc, #528]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003754:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375c:	4980      	ldr	r1, [pc, #512]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800375e:	4313      	orrs	r3, r2
 8003760:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003770:	4b7b      	ldr	r3, [pc, #492]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003776:	f023 0203 	bic.w	r2, r3, #3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377e:	4978      	ldr	r1, [pc, #480]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00a      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003792:	4b73      	ldr	r3, [pc, #460]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003798:	f023 020c 	bic.w	r2, r3, #12
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037a0:	496f      	ldr	r1, [pc, #444]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00a      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037b4:	4b6a      	ldr	r3, [pc, #424]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c2:	4967      	ldr	r1, [pc, #412]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00a      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037d6:	4b62      	ldr	r3, [pc, #392]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037dc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037e4:	495e      	ldr	r1, [pc, #376]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00a      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80037f8:	4b59      	ldr	r3, [pc, #356]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003806:	4956      	ldr	r1, [pc, #344]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003808:	4313      	orrs	r3, r2
 800380a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800381a:	4b51      	ldr	r3, [pc, #324]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800381c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003820:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003828:	494d      	ldr	r1, [pc, #308]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00a      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800383c:	4b48      	ldr	r3, [pc, #288]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800383e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003842:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384a:	4945      	ldr	r1, [pc, #276]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00a      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800385e:	4b40      	ldr	r3, [pc, #256]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003860:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003864:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800386c:	493c      	ldr	r1, [pc, #240]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00a      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003880:	4b37      	ldr	r3, [pc, #220]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003886:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800388e:	4934      	ldr	r1, [pc, #208]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003890:	4313      	orrs	r3, r2
 8003892:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d011      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80038a2:	4b2f      	ldr	r3, [pc, #188]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038b0:	492b      	ldr	r1, [pc, #172]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038c0:	d101      	bne.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80038c2:	2301      	movs	r3, #1
 80038c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0308 	and.w	r3, r3, #8
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80038d2:	2301      	movs	r3, #1
 80038d4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038e2:	4b1f      	ldr	r3, [pc, #124]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038f0:	491b      	ldr	r1, [pc, #108]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00b      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003904:	4b16      	ldr	r3, [pc, #88]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800390a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003914:	4912      	ldr	r1, [pc, #72]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003916:	4313      	orrs	r3, r2
 8003918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00b      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003928:	4b0d      	ldr	r3, [pc, #52]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800392a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003938:	4909      	ldr	r1, [pc, #36]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800393a:	4313      	orrs	r3, r2
 800393c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00f      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800394c:	4b04      	ldr	r3, [pc, #16]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800394e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003952:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800395c:	e002      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800395e:	bf00      	nop
 8003960:	40023800 	.word	0x40023800
 8003964:	4986      	ldr	r1, [pc, #536]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003966:	4313      	orrs	r3, r2
 8003968:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00b      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003978:	4b81      	ldr	r3, [pc, #516]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800397a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800397e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003988:	497d      	ldr	r1, [pc, #500]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d006      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 80d6 	beq.w	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80039a4:	4b76      	ldr	r3, [pc, #472]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a75      	ldr	r2, [pc, #468]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039b0:	f7fd faaa 	bl	8000f08 <HAL_GetTick>
 80039b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039b6:	e008      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039b8:	f7fd faa6 	bl	8000f08 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b64      	cmp	r3, #100	; 0x64
 80039c4:	d901      	bls.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e195      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039ca:	4b6d      	ldr	r3, [pc, #436]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f0      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d021      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d11d      	bne.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80039ea:	4b65      	ldr	r3, [pc, #404]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039f0:	0c1b      	lsrs	r3, r3, #16
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80039f8:	4b61      	ldr	r3, [pc, #388]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039fe:	0e1b      	lsrs	r3, r3, #24
 8003a00:	f003 030f 	and.w	r3, r3, #15
 8003a04:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	019a      	lsls	r2, r3, #6
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	041b      	lsls	r3, r3, #16
 8003a10:	431a      	orrs	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	061b      	lsls	r3, r3, #24
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	071b      	lsls	r3, r3, #28
 8003a1e:	4958      	ldr	r1, [pc, #352]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a3a:	d00a      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d02e      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a50:	d129      	bne.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a52:	4b4b      	ldr	r3, [pc, #300]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a58:	0c1b      	lsrs	r3, r3, #16
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a60:	4b47      	ldr	r3, [pc, #284]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a66:	0f1b      	lsrs	r3, r3, #28
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	019a      	lsls	r2, r3, #6
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	041b      	lsls	r3, r3, #16
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	061b      	lsls	r3, r3, #24
 8003a80:	431a      	orrs	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	071b      	lsls	r3, r3, #28
 8003a86:	493e      	ldr	r1, [pc, #248]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003a8e:	4b3c      	ldr	r3, [pc, #240]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a94:	f023 021f 	bic.w	r2, r3, #31
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	4938      	ldr	r1, [pc, #224]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d01d      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ab2:	4b33      	ldr	r3, [pc, #204]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ab4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ab8:	0e1b      	lsrs	r3, r3, #24
 8003aba:	f003 030f 	and.w	r3, r3, #15
 8003abe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ac0:	4b2f      	ldr	r3, [pc, #188]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ac6:	0f1b      	lsrs	r3, r3, #28
 8003ac8:	f003 0307 	and.w	r3, r3, #7
 8003acc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	019a      	lsls	r2, r3, #6
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	041b      	lsls	r3, r3, #16
 8003ada:	431a      	orrs	r2, r3
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	061b      	lsls	r3, r3, #24
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	071b      	lsls	r3, r3, #28
 8003ae6:	4926      	ldr	r1, [pc, #152]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d011      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	019a      	lsls	r2, r3, #6
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	041b      	lsls	r3, r3, #16
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	061b      	lsls	r3, r3, #24
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	071b      	lsls	r3, r3, #28
 8003b16:	491a      	ldr	r1, [pc, #104]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b1e:	4b18      	ldr	r3, [pc, #96]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a17      	ldr	r2, [pc, #92]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2a:	f7fd f9ed 	bl	8000f08 <HAL_GetTick>
 8003b2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b30:	e008      	b.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b32:	f7fd f9e9 	bl	8000f08 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b64      	cmp	r3, #100	; 0x64
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e0d8      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b44:	4b0e      	ldr	r3, [pc, #56]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d0f0      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	f040 80ce 	bne.w	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003b58:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a08      	ldr	r2, [pc, #32]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b64:	f7fd f9d0 	bl	8000f08 <HAL_GetTick>
 8003b68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b6a:	e00b      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b6c:	f7fd f9cc 	bl	8000f08 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b64      	cmp	r3, #100	; 0x64
 8003b78:	d904      	bls.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e0bb      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003b7e:	bf00      	nop
 8003b80:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b84:	4b5e      	ldr	r3, [pc, #376]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b90:	d0ec      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d009      	beq.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d02e      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d12a      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003bba:	4b51      	ldr	r3, [pc, #324]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc0:	0c1b      	lsrs	r3, r3, #16
 8003bc2:	f003 0303 	and.w	r3, r3, #3
 8003bc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003bc8:	4b4d      	ldr	r3, [pc, #308]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bce:	0f1b      	lsrs	r3, r3, #28
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	019a      	lsls	r2, r3, #6
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	041b      	lsls	r3, r3, #16
 8003be0:	431a      	orrs	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	061b      	lsls	r3, r3, #24
 8003be8:	431a      	orrs	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	071b      	lsls	r3, r3, #28
 8003bee:	4944      	ldr	r1, [pc, #272]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003bf6:	4b42      	ldr	r3, [pc, #264]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bfc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c04:	3b01      	subs	r3, #1
 8003c06:	021b      	lsls	r3, r3, #8
 8003c08:	493d      	ldr	r1, [pc, #244]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d022      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c24:	d11d      	bne.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c26:	4b36      	ldr	r3, [pc, #216]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c2c:	0e1b      	lsrs	r3, r3, #24
 8003c2e:	f003 030f 	and.w	r3, r3, #15
 8003c32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c34:	4b32      	ldr	r3, [pc, #200]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3a:	0f1b      	lsrs	r3, r3, #28
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	019a      	lsls	r2, r3, #6
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	041b      	lsls	r3, r3, #16
 8003c4e:	431a      	orrs	r2, r3
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	061b      	lsls	r3, r3, #24
 8003c54:	431a      	orrs	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	071b      	lsls	r3, r3, #28
 8003c5a:	4929      	ldr	r1, [pc, #164]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d028      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c6e:	4b24      	ldr	r3, [pc, #144]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c74:	0e1b      	lsrs	r3, r3, #24
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c7c:	4b20      	ldr	r3, [pc, #128]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c82:	0c1b      	lsrs	r3, r3, #16
 8003c84:	f003 0303 	and.w	r3, r3, #3
 8003c88:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	019a      	lsls	r2, r3, #6
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	041b      	lsls	r3, r3, #16
 8003c94:	431a      	orrs	r2, r3
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	061b      	lsls	r3, r3, #24
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	071b      	lsls	r3, r3, #28
 8003ca2:	4917      	ldr	r1, [pc, #92]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003caa:	4b15      	ldr	r3, [pc, #84]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb8:	4911      	ldr	r1, [pc, #68]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003cc0:	4b0f      	ldr	r3, [pc, #60]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a0e      	ldr	r2, [pc, #56]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ccc:	f7fd f91c 	bl	8000f08 <HAL_GetTick>
 8003cd0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003cd4:	f7fd f918 	bl	8000f08 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b64      	cmp	r3, #100	; 0x64
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e007      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ce6:	4b06      	ldr	r3, [pc, #24]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cf2:	d1ef      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3720      	adds	r7, #32
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40023800 	.word	0x40023800

08003d04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e049      	b.n	8003daa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d106      	bne.n	8003d30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f841 	bl	8003db2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2202      	movs	r2, #2
 8003d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3304      	adds	r3, #4
 8003d40:	4619      	mov	r1, r3
 8003d42:	4610      	mov	r0, r2
 8003d44:	f000 fa00 	bl	8004148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3708      	adds	r7, #8
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
	...

08003dc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d001      	beq.n	8003de0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e054      	b.n	8003e8a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2202      	movs	r2, #2
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68da      	ldr	r2, [r3, #12]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0201 	orr.w	r2, r2, #1
 8003df6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a26      	ldr	r2, [pc, #152]	; (8003e98 <HAL_TIM_Base_Start_IT+0xd0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d022      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x80>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e0a:	d01d      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x80>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a22      	ldr	r2, [pc, #136]	; (8003e9c <HAL_TIM_Base_Start_IT+0xd4>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d018      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x80>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a21      	ldr	r2, [pc, #132]	; (8003ea0 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d013      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x80>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a1f      	ldr	r2, [pc, #124]	; (8003ea4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d00e      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x80>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a1e      	ldr	r2, [pc, #120]	; (8003ea8 <HAL_TIM_Base_Start_IT+0xe0>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d009      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x80>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1c      	ldr	r2, [pc, #112]	; (8003eac <HAL_TIM_Base_Start_IT+0xe4>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d004      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x80>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a1b      	ldr	r2, [pc, #108]	; (8003eb0 <HAL_TIM_Base_Start_IT+0xe8>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d115      	bne.n	8003e74 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689a      	ldr	r2, [r3, #8]
 8003e4e:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <HAL_TIM_Base_Start_IT+0xec>)
 8003e50:	4013      	ands	r3, r2
 8003e52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2b06      	cmp	r3, #6
 8003e58:	d015      	beq.n	8003e86 <HAL_TIM_Base_Start_IT+0xbe>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e60:	d011      	beq.n	8003e86 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f042 0201 	orr.w	r2, r2, #1
 8003e70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e72:	e008      	b.n	8003e86 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0201 	orr.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	e000      	b.n	8003e88 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3714      	adds	r7, #20
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	40010000 	.word	0x40010000
 8003e9c:	40000400 	.word	0x40000400
 8003ea0:	40000800 	.word	0x40000800
 8003ea4:	40000c00 	.word	0x40000c00
 8003ea8:	40010400 	.word	0x40010400
 8003eac:	40014000 	.word	0x40014000
 8003eb0:	40001800 	.word	0x40001800
 8003eb4:	00010007 	.word	0x00010007

08003eb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d122      	bne.n	8003f14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d11b      	bne.n	8003f14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f06f 0202 	mvn.w	r2, #2
 8003ee4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	f003 0303 	and.w	r3, r3, #3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d003      	beq.n	8003f02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f905 	bl	800410a <HAL_TIM_IC_CaptureCallback>
 8003f00:	e005      	b.n	8003f0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f8f7 	bl	80040f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 f908 	bl	800411e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	f003 0304 	and.w	r3, r3, #4
 8003f1e:	2b04      	cmp	r3, #4
 8003f20:	d122      	bne.n	8003f68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	2b04      	cmp	r3, #4
 8003f2e:	d11b      	bne.n	8003f68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f06f 0204 	mvn.w	r2, #4
 8003f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f8db 	bl	800410a <HAL_TIM_IC_CaptureCallback>
 8003f54:	e005      	b.n	8003f62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 f8cd 	bl	80040f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 f8de 	bl	800411e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	f003 0308 	and.w	r3, r3, #8
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d122      	bne.n	8003fbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d11b      	bne.n	8003fbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f06f 0208 	mvn.w	r2, #8
 8003f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2204      	movs	r2, #4
 8003f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	f003 0303 	and.w	r3, r3, #3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d003      	beq.n	8003faa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f8b1 	bl	800410a <HAL_TIM_IC_CaptureCallback>
 8003fa8:	e005      	b.n	8003fb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 f8a3 	bl	80040f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 f8b4 	bl	800411e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	f003 0310 	and.w	r3, r3, #16
 8003fc6:	2b10      	cmp	r3, #16
 8003fc8:	d122      	bne.n	8004010 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f003 0310 	and.w	r3, r3, #16
 8003fd4:	2b10      	cmp	r3, #16
 8003fd6:	d11b      	bne.n	8004010 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f06f 0210 	mvn.w	r2, #16
 8003fe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d003      	beq.n	8003ffe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f887 	bl	800410a <HAL_TIM_IC_CaptureCallback>
 8003ffc:	e005      	b.n	800400a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f879 	bl	80040f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 f88a 	bl	800411e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	2b01      	cmp	r3, #1
 800401c:	d10e      	bne.n	800403c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b01      	cmp	r3, #1
 800402a:	d107      	bne.n	800403c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f06f 0201 	mvn.w	r2, #1
 8004034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7fc fca4 	bl	8000984 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004046:	2b80      	cmp	r3, #128	; 0x80
 8004048:	d10e      	bne.n	8004068 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004054:	2b80      	cmp	r3, #128	; 0x80
 8004056:	d107      	bne.n	8004068 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f91a 	bl	800429c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004072:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004076:	d10e      	bne.n	8004096 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004082:	2b80      	cmp	r3, #128	; 0x80
 8004084:	d107      	bne.n	8004096 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800408e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f90d 	bl	80042b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a0:	2b40      	cmp	r3, #64	; 0x40
 80040a2:	d10e      	bne.n	80040c2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ae:	2b40      	cmp	r3, #64	; 0x40
 80040b0:	d107      	bne.n	80040c2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 f838 	bl	8004132 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	d10e      	bne.n	80040ee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f003 0320 	and.w	r3, r3, #32
 80040da:	2b20      	cmp	r3, #32
 80040dc:	d107      	bne.n	80040ee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f06f 0220 	mvn.w	r2, #32
 80040e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f8cd 	bl	8004288 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040ee:	bf00      	nop
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b083      	sub	sp, #12
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040fe:	bf00      	nop
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800410a:	b480      	push	{r7}
 800410c:	b083      	sub	sp, #12
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800411e:	b480      	push	{r7}
 8004120:	b083      	sub	sp, #12
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004126:	bf00      	nop
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr

08004132 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004132:	b480      	push	{r7}
 8004134:	b083      	sub	sp, #12
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
	...

08004148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a40      	ldr	r2, [pc, #256]	; (800425c <TIM_Base_SetConfig+0x114>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d013      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004166:	d00f      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a3d      	ldr	r2, [pc, #244]	; (8004260 <TIM_Base_SetConfig+0x118>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d00b      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a3c      	ldr	r2, [pc, #240]	; (8004264 <TIM_Base_SetConfig+0x11c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d007      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a3b      	ldr	r2, [pc, #236]	; (8004268 <TIM_Base_SetConfig+0x120>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d003      	beq.n	8004188 <TIM_Base_SetConfig+0x40>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a3a      	ldr	r2, [pc, #232]	; (800426c <TIM_Base_SetConfig+0x124>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d108      	bne.n	800419a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800418e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a2f      	ldr	r2, [pc, #188]	; (800425c <TIM_Base_SetConfig+0x114>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d02b      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041a8:	d027      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a2c      	ldr	r2, [pc, #176]	; (8004260 <TIM_Base_SetConfig+0x118>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d023      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a2b      	ldr	r2, [pc, #172]	; (8004264 <TIM_Base_SetConfig+0x11c>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d01f      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a2a      	ldr	r2, [pc, #168]	; (8004268 <TIM_Base_SetConfig+0x120>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d01b      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a29      	ldr	r2, [pc, #164]	; (800426c <TIM_Base_SetConfig+0x124>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d017      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a28      	ldr	r2, [pc, #160]	; (8004270 <TIM_Base_SetConfig+0x128>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d013      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a27      	ldr	r2, [pc, #156]	; (8004274 <TIM_Base_SetConfig+0x12c>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d00f      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a26      	ldr	r2, [pc, #152]	; (8004278 <TIM_Base_SetConfig+0x130>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d00b      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a25      	ldr	r2, [pc, #148]	; (800427c <TIM_Base_SetConfig+0x134>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d007      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a24      	ldr	r2, [pc, #144]	; (8004280 <TIM_Base_SetConfig+0x138>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d003      	beq.n	80041fa <TIM_Base_SetConfig+0xb2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a23      	ldr	r2, [pc, #140]	; (8004284 <TIM_Base_SetConfig+0x13c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d108      	bne.n	800420c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	4313      	orrs	r3, r2
 800420a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	4313      	orrs	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a0a      	ldr	r2, [pc, #40]	; (800425c <TIM_Base_SetConfig+0x114>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d003      	beq.n	8004240 <TIM_Base_SetConfig+0xf8>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a0c      	ldr	r2, [pc, #48]	; (800426c <TIM_Base_SetConfig+0x124>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d103      	bne.n	8004248 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	691a      	ldr	r2, [r3, #16]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	615a      	str	r2, [r3, #20]
}
 800424e:	bf00      	nop
 8004250:	3714      	adds	r7, #20
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40010000 	.word	0x40010000
 8004260:	40000400 	.word	0x40000400
 8004264:	40000800 	.word	0x40000800
 8004268:	40000c00 	.word	0x40000c00
 800426c:	40010400 	.word	0x40010400
 8004270:	40014000 	.word	0x40014000
 8004274:	40014400 	.word	0x40014400
 8004278:	40014800 	.word	0x40014800
 800427c:	40001800 	.word	0x40001800
 8004280:	40001c00 	.word	0x40001c00
 8004284:	40002000 	.word	0x40002000

08004288 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e040      	b.n	8004358 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d106      	bne.n	80042ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7fc fb8c 	bl	8000a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2224      	movs	r2, #36	; 0x24
 80042f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0201 	bic.w	r2, r2, #1
 8004300:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f82c 	bl	8004360 <UART_SetConfig>
 8004308:	4603      	mov	r3, r0
 800430a:	2b01      	cmp	r3, #1
 800430c:	d101      	bne.n	8004312 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e022      	b.n	8004358 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 fa82 	bl	8004824 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800432e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800433e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fb09 	bl	8004968 <UART_CheckIdleState>
 8004356:	4603      	mov	r3, r0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004368:	2300      	movs	r3, #0
 800436a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	431a      	orrs	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	4ba7      	ldr	r3, [pc, #668]	; (8004628 <UART_SetConfig+0x2c8>)
 800438c:	4013      	ands	r3, r2
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	6812      	ldr	r2, [r2, #0]
 8004392:	6979      	ldr	r1, [r7, #20]
 8004394:	430b      	orrs	r3, r1
 8004396:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68da      	ldr	r2, [r3, #12]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a95      	ldr	r2, [pc, #596]	; (800462c <UART_SetConfig+0x2cc>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d120      	bne.n	800441e <UART_SetConfig+0xbe>
 80043dc:	4b94      	ldr	r3, [pc, #592]	; (8004630 <UART_SetConfig+0x2d0>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e2:	f003 0303 	and.w	r3, r3, #3
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d816      	bhi.n	8004418 <UART_SetConfig+0xb8>
 80043ea:	a201      	add	r2, pc, #4	; (adr r2, 80043f0 <UART_SetConfig+0x90>)
 80043ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043f0:	08004401 	.word	0x08004401
 80043f4:	0800440d 	.word	0x0800440d
 80043f8:	08004407 	.word	0x08004407
 80043fc:	08004413 	.word	0x08004413
 8004400:	2301      	movs	r3, #1
 8004402:	77fb      	strb	r3, [r7, #31]
 8004404:	e14f      	b.n	80046a6 <UART_SetConfig+0x346>
 8004406:	2302      	movs	r3, #2
 8004408:	77fb      	strb	r3, [r7, #31]
 800440a:	e14c      	b.n	80046a6 <UART_SetConfig+0x346>
 800440c:	2304      	movs	r3, #4
 800440e:	77fb      	strb	r3, [r7, #31]
 8004410:	e149      	b.n	80046a6 <UART_SetConfig+0x346>
 8004412:	2308      	movs	r3, #8
 8004414:	77fb      	strb	r3, [r7, #31]
 8004416:	e146      	b.n	80046a6 <UART_SetConfig+0x346>
 8004418:	2310      	movs	r3, #16
 800441a:	77fb      	strb	r3, [r7, #31]
 800441c:	e143      	b.n	80046a6 <UART_SetConfig+0x346>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a84      	ldr	r2, [pc, #528]	; (8004634 <UART_SetConfig+0x2d4>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d132      	bne.n	800448e <UART_SetConfig+0x12e>
 8004428:	4b81      	ldr	r3, [pc, #516]	; (8004630 <UART_SetConfig+0x2d0>)
 800442a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800442e:	f003 030c 	and.w	r3, r3, #12
 8004432:	2b0c      	cmp	r3, #12
 8004434:	d828      	bhi.n	8004488 <UART_SetConfig+0x128>
 8004436:	a201      	add	r2, pc, #4	; (adr r2, 800443c <UART_SetConfig+0xdc>)
 8004438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443c:	08004471 	.word	0x08004471
 8004440:	08004489 	.word	0x08004489
 8004444:	08004489 	.word	0x08004489
 8004448:	08004489 	.word	0x08004489
 800444c:	0800447d 	.word	0x0800447d
 8004450:	08004489 	.word	0x08004489
 8004454:	08004489 	.word	0x08004489
 8004458:	08004489 	.word	0x08004489
 800445c:	08004477 	.word	0x08004477
 8004460:	08004489 	.word	0x08004489
 8004464:	08004489 	.word	0x08004489
 8004468:	08004489 	.word	0x08004489
 800446c:	08004483 	.word	0x08004483
 8004470:	2300      	movs	r3, #0
 8004472:	77fb      	strb	r3, [r7, #31]
 8004474:	e117      	b.n	80046a6 <UART_SetConfig+0x346>
 8004476:	2302      	movs	r3, #2
 8004478:	77fb      	strb	r3, [r7, #31]
 800447a:	e114      	b.n	80046a6 <UART_SetConfig+0x346>
 800447c:	2304      	movs	r3, #4
 800447e:	77fb      	strb	r3, [r7, #31]
 8004480:	e111      	b.n	80046a6 <UART_SetConfig+0x346>
 8004482:	2308      	movs	r3, #8
 8004484:	77fb      	strb	r3, [r7, #31]
 8004486:	e10e      	b.n	80046a6 <UART_SetConfig+0x346>
 8004488:	2310      	movs	r3, #16
 800448a:	77fb      	strb	r3, [r7, #31]
 800448c:	e10b      	b.n	80046a6 <UART_SetConfig+0x346>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a69      	ldr	r2, [pc, #420]	; (8004638 <UART_SetConfig+0x2d8>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d120      	bne.n	80044da <UART_SetConfig+0x17a>
 8004498:	4b65      	ldr	r3, [pc, #404]	; (8004630 <UART_SetConfig+0x2d0>)
 800449a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800449e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80044a2:	2b30      	cmp	r3, #48	; 0x30
 80044a4:	d013      	beq.n	80044ce <UART_SetConfig+0x16e>
 80044a6:	2b30      	cmp	r3, #48	; 0x30
 80044a8:	d814      	bhi.n	80044d4 <UART_SetConfig+0x174>
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	d009      	beq.n	80044c2 <UART_SetConfig+0x162>
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	d810      	bhi.n	80044d4 <UART_SetConfig+0x174>
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d002      	beq.n	80044bc <UART_SetConfig+0x15c>
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d006      	beq.n	80044c8 <UART_SetConfig+0x168>
 80044ba:	e00b      	b.n	80044d4 <UART_SetConfig+0x174>
 80044bc:	2300      	movs	r3, #0
 80044be:	77fb      	strb	r3, [r7, #31]
 80044c0:	e0f1      	b.n	80046a6 <UART_SetConfig+0x346>
 80044c2:	2302      	movs	r3, #2
 80044c4:	77fb      	strb	r3, [r7, #31]
 80044c6:	e0ee      	b.n	80046a6 <UART_SetConfig+0x346>
 80044c8:	2304      	movs	r3, #4
 80044ca:	77fb      	strb	r3, [r7, #31]
 80044cc:	e0eb      	b.n	80046a6 <UART_SetConfig+0x346>
 80044ce:	2308      	movs	r3, #8
 80044d0:	77fb      	strb	r3, [r7, #31]
 80044d2:	e0e8      	b.n	80046a6 <UART_SetConfig+0x346>
 80044d4:	2310      	movs	r3, #16
 80044d6:	77fb      	strb	r3, [r7, #31]
 80044d8:	e0e5      	b.n	80046a6 <UART_SetConfig+0x346>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a57      	ldr	r2, [pc, #348]	; (800463c <UART_SetConfig+0x2dc>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d120      	bne.n	8004526 <UART_SetConfig+0x1c6>
 80044e4:	4b52      	ldr	r3, [pc, #328]	; (8004630 <UART_SetConfig+0x2d0>)
 80044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80044ee:	2bc0      	cmp	r3, #192	; 0xc0
 80044f0:	d013      	beq.n	800451a <UART_SetConfig+0x1ba>
 80044f2:	2bc0      	cmp	r3, #192	; 0xc0
 80044f4:	d814      	bhi.n	8004520 <UART_SetConfig+0x1c0>
 80044f6:	2b80      	cmp	r3, #128	; 0x80
 80044f8:	d009      	beq.n	800450e <UART_SetConfig+0x1ae>
 80044fa:	2b80      	cmp	r3, #128	; 0x80
 80044fc:	d810      	bhi.n	8004520 <UART_SetConfig+0x1c0>
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <UART_SetConfig+0x1a8>
 8004502:	2b40      	cmp	r3, #64	; 0x40
 8004504:	d006      	beq.n	8004514 <UART_SetConfig+0x1b4>
 8004506:	e00b      	b.n	8004520 <UART_SetConfig+0x1c0>
 8004508:	2300      	movs	r3, #0
 800450a:	77fb      	strb	r3, [r7, #31]
 800450c:	e0cb      	b.n	80046a6 <UART_SetConfig+0x346>
 800450e:	2302      	movs	r3, #2
 8004510:	77fb      	strb	r3, [r7, #31]
 8004512:	e0c8      	b.n	80046a6 <UART_SetConfig+0x346>
 8004514:	2304      	movs	r3, #4
 8004516:	77fb      	strb	r3, [r7, #31]
 8004518:	e0c5      	b.n	80046a6 <UART_SetConfig+0x346>
 800451a:	2308      	movs	r3, #8
 800451c:	77fb      	strb	r3, [r7, #31]
 800451e:	e0c2      	b.n	80046a6 <UART_SetConfig+0x346>
 8004520:	2310      	movs	r3, #16
 8004522:	77fb      	strb	r3, [r7, #31]
 8004524:	e0bf      	b.n	80046a6 <UART_SetConfig+0x346>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a45      	ldr	r2, [pc, #276]	; (8004640 <UART_SetConfig+0x2e0>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d125      	bne.n	800457c <UART_SetConfig+0x21c>
 8004530:	4b3f      	ldr	r3, [pc, #252]	; (8004630 <UART_SetConfig+0x2d0>)
 8004532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004536:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800453a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800453e:	d017      	beq.n	8004570 <UART_SetConfig+0x210>
 8004540:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004544:	d817      	bhi.n	8004576 <UART_SetConfig+0x216>
 8004546:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800454a:	d00b      	beq.n	8004564 <UART_SetConfig+0x204>
 800454c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004550:	d811      	bhi.n	8004576 <UART_SetConfig+0x216>
 8004552:	2b00      	cmp	r3, #0
 8004554:	d003      	beq.n	800455e <UART_SetConfig+0x1fe>
 8004556:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800455a:	d006      	beq.n	800456a <UART_SetConfig+0x20a>
 800455c:	e00b      	b.n	8004576 <UART_SetConfig+0x216>
 800455e:	2300      	movs	r3, #0
 8004560:	77fb      	strb	r3, [r7, #31]
 8004562:	e0a0      	b.n	80046a6 <UART_SetConfig+0x346>
 8004564:	2302      	movs	r3, #2
 8004566:	77fb      	strb	r3, [r7, #31]
 8004568:	e09d      	b.n	80046a6 <UART_SetConfig+0x346>
 800456a:	2304      	movs	r3, #4
 800456c:	77fb      	strb	r3, [r7, #31]
 800456e:	e09a      	b.n	80046a6 <UART_SetConfig+0x346>
 8004570:	2308      	movs	r3, #8
 8004572:	77fb      	strb	r3, [r7, #31]
 8004574:	e097      	b.n	80046a6 <UART_SetConfig+0x346>
 8004576:	2310      	movs	r3, #16
 8004578:	77fb      	strb	r3, [r7, #31]
 800457a:	e094      	b.n	80046a6 <UART_SetConfig+0x346>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a30      	ldr	r2, [pc, #192]	; (8004644 <UART_SetConfig+0x2e4>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d125      	bne.n	80045d2 <UART_SetConfig+0x272>
 8004586:	4b2a      	ldr	r3, [pc, #168]	; (8004630 <UART_SetConfig+0x2d0>)
 8004588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800458c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004590:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004594:	d017      	beq.n	80045c6 <UART_SetConfig+0x266>
 8004596:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800459a:	d817      	bhi.n	80045cc <UART_SetConfig+0x26c>
 800459c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045a0:	d00b      	beq.n	80045ba <UART_SetConfig+0x25a>
 80045a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045a6:	d811      	bhi.n	80045cc <UART_SetConfig+0x26c>
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <UART_SetConfig+0x254>
 80045ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045b0:	d006      	beq.n	80045c0 <UART_SetConfig+0x260>
 80045b2:	e00b      	b.n	80045cc <UART_SetConfig+0x26c>
 80045b4:	2301      	movs	r3, #1
 80045b6:	77fb      	strb	r3, [r7, #31]
 80045b8:	e075      	b.n	80046a6 <UART_SetConfig+0x346>
 80045ba:	2302      	movs	r3, #2
 80045bc:	77fb      	strb	r3, [r7, #31]
 80045be:	e072      	b.n	80046a6 <UART_SetConfig+0x346>
 80045c0:	2304      	movs	r3, #4
 80045c2:	77fb      	strb	r3, [r7, #31]
 80045c4:	e06f      	b.n	80046a6 <UART_SetConfig+0x346>
 80045c6:	2308      	movs	r3, #8
 80045c8:	77fb      	strb	r3, [r7, #31]
 80045ca:	e06c      	b.n	80046a6 <UART_SetConfig+0x346>
 80045cc:	2310      	movs	r3, #16
 80045ce:	77fb      	strb	r3, [r7, #31]
 80045d0:	e069      	b.n	80046a6 <UART_SetConfig+0x346>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a1c      	ldr	r2, [pc, #112]	; (8004648 <UART_SetConfig+0x2e8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d137      	bne.n	800464c <UART_SetConfig+0x2ec>
 80045dc:	4b14      	ldr	r3, [pc, #80]	; (8004630 <UART_SetConfig+0x2d0>)
 80045de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80045e6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80045ea:	d017      	beq.n	800461c <UART_SetConfig+0x2bc>
 80045ec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80045f0:	d817      	bhi.n	8004622 <UART_SetConfig+0x2c2>
 80045f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045f6:	d00b      	beq.n	8004610 <UART_SetConfig+0x2b0>
 80045f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045fc:	d811      	bhi.n	8004622 <UART_SetConfig+0x2c2>
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <UART_SetConfig+0x2aa>
 8004602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004606:	d006      	beq.n	8004616 <UART_SetConfig+0x2b6>
 8004608:	e00b      	b.n	8004622 <UART_SetConfig+0x2c2>
 800460a:	2300      	movs	r3, #0
 800460c:	77fb      	strb	r3, [r7, #31]
 800460e:	e04a      	b.n	80046a6 <UART_SetConfig+0x346>
 8004610:	2302      	movs	r3, #2
 8004612:	77fb      	strb	r3, [r7, #31]
 8004614:	e047      	b.n	80046a6 <UART_SetConfig+0x346>
 8004616:	2304      	movs	r3, #4
 8004618:	77fb      	strb	r3, [r7, #31]
 800461a:	e044      	b.n	80046a6 <UART_SetConfig+0x346>
 800461c:	2308      	movs	r3, #8
 800461e:	77fb      	strb	r3, [r7, #31]
 8004620:	e041      	b.n	80046a6 <UART_SetConfig+0x346>
 8004622:	2310      	movs	r3, #16
 8004624:	77fb      	strb	r3, [r7, #31]
 8004626:	e03e      	b.n	80046a6 <UART_SetConfig+0x346>
 8004628:	efff69f3 	.word	0xefff69f3
 800462c:	40011000 	.word	0x40011000
 8004630:	40023800 	.word	0x40023800
 8004634:	40004400 	.word	0x40004400
 8004638:	40004800 	.word	0x40004800
 800463c:	40004c00 	.word	0x40004c00
 8004640:	40005000 	.word	0x40005000
 8004644:	40011400 	.word	0x40011400
 8004648:	40007800 	.word	0x40007800
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a71      	ldr	r2, [pc, #452]	; (8004818 <UART_SetConfig+0x4b8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d125      	bne.n	80046a2 <UART_SetConfig+0x342>
 8004656:	4b71      	ldr	r3, [pc, #452]	; (800481c <UART_SetConfig+0x4bc>)
 8004658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004660:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004664:	d017      	beq.n	8004696 <UART_SetConfig+0x336>
 8004666:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800466a:	d817      	bhi.n	800469c <UART_SetConfig+0x33c>
 800466c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004670:	d00b      	beq.n	800468a <UART_SetConfig+0x32a>
 8004672:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004676:	d811      	bhi.n	800469c <UART_SetConfig+0x33c>
 8004678:	2b00      	cmp	r3, #0
 800467a:	d003      	beq.n	8004684 <UART_SetConfig+0x324>
 800467c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004680:	d006      	beq.n	8004690 <UART_SetConfig+0x330>
 8004682:	e00b      	b.n	800469c <UART_SetConfig+0x33c>
 8004684:	2300      	movs	r3, #0
 8004686:	77fb      	strb	r3, [r7, #31]
 8004688:	e00d      	b.n	80046a6 <UART_SetConfig+0x346>
 800468a:	2302      	movs	r3, #2
 800468c:	77fb      	strb	r3, [r7, #31]
 800468e:	e00a      	b.n	80046a6 <UART_SetConfig+0x346>
 8004690:	2304      	movs	r3, #4
 8004692:	77fb      	strb	r3, [r7, #31]
 8004694:	e007      	b.n	80046a6 <UART_SetConfig+0x346>
 8004696:	2308      	movs	r3, #8
 8004698:	77fb      	strb	r3, [r7, #31]
 800469a:	e004      	b.n	80046a6 <UART_SetConfig+0x346>
 800469c:	2310      	movs	r3, #16
 800469e:	77fb      	strb	r3, [r7, #31]
 80046a0:	e001      	b.n	80046a6 <UART_SetConfig+0x346>
 80046a2:	2310      	movs	r3, #16
 80046a4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046ae:	d15a      	bne.n	8004766 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80046b0:	7ffb      	ldrb	r3, [r7, #31]
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d827      	bhi.n	8004706 <UART_SetConfig+0x3a6>
 80046b6:	a201      	add	r2, pc, #4	; (adr r2, 80046bc <UART_SetConfig+0x35c>)
 80046b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046bc:	080046e1 	.word	0x080046e1
 80046c0:	080046e9 	.word	0x080046e9
 80046c4:	080046f1 	.word	0x080046f1
 80046c8:	08004707 	.word	0x08004707
 80046cc:	080046f7 	.word	0x080046f7
 80046d0:	08004707 	.word	0x08004707
 80046d4:	08004707 	.word	0x08004707
 80046d8:	08004707 	.word	0x08004707
 80046dc:	080046ff 	.word	0x080046ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046e0:	f7fe fe8e 	bl	8003400 <HAL_RCC_GetPCLK1Freq>
 80046e4:	61b8      	str	r0, [r7, #24]
        break;
 80046e6:	e013      	b.n	8004710 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046e8:	f7fe fe9e 	bl	8003428 <HAL_RCC_GetPCLK2Freq>
 80046ec:	61b8      	str	r0, [r7, #24]
        break;
 80046ee:	e00f      	b.n	8004710 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046f0:	4b4b      	ldr	r3, [pc, #300]	; (8004820 <UART_SetConfig+0x4c0>)
 80046f2:	61bb      	str	r3, [r7, #24]
        break;
 80046f4:	e00c      	b.n	8004710 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046f6:	f7fe fd95 	bl	8003224 <HAL_RCC_GetSysClockFreq>
 80046fa:	61b8      	str	r0, [r7, #24]
        break;
 80046fc:	e008      	b.n	8004710 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004702:	61bb      	str	r3, [r7, #24]
        break;
 8004704:	e004      	b.n	8004710 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	77bb      	strb	r3, [r7, #30]
        break;
 800470e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d074      	beq.n	8004800 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	005a      	lsls	r2, r3, #1
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	085b      	lsrs	r3, r3, #1
 8004720:	441a      	add	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	fbb2 f3f3 	udiv	r3, r2, r3
 800472a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	2b0f      	cmp	r3, #15
 8004730:	d916      	bls.n	8004760 <UART_SetConfig+0x400>
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004738:	d212      	bcs.n	8004760 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	b29b      	uxth	r3, r3
 800473e:	f023 030f 	bic.w	r3, r3, #15
 8004742:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	b29b      	uxth	r3, r3
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	b29a      	uxth	r2, r3
 8004750:	89fb      	ldrh	r3, [r7, #14]
 8004752:	4313      	orrs	r3, r2
 8004754:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	89fa      	ldrh	r2, [r7, #14]
 800475c:	60da      	str	r2, [r3, #12]
 800475e:	e04f      	b.n	8004800 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	77bb      	strb	r3, [r7, #30]
 8004764:	e04c      	b.n	8004800 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004766:	7ffb      	ldrb	r3, [r7, #31]
 8004768:	2b08      	cmp	r3, #8
 800476a:	d828      	bhi.n	80047be <UART_SetConfig+0x45e>
 800476c:	a201      	add	r2, pc, #4	; (adr r2, 8004774 <UART_SetConfig+0x414>)
 800476e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004772:	bf00      	nop
 8004774:	08004799 	.word	0x08004799
 8004778:	080047a1 	.word	0x080047a1
 800477c:	080047a9 	.word	0x080047a9
 8004780:	080047bf 	.word	0x080047bf
 8004784:	080047af 	.word	0x080047af
 8004788:	080047bf 	.word	0x080047bf
 800478c:	080047bf 	.word	0x080047bf
 8004790:	080047bf 	.word	0x080047bf
 8004794:	080047b7 	.word	0x080047b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004798:	f7fe fe32 	bl	8003400 <HAL_RCC_GetPCLK1Freq>
 800479c:	61b8      	str	r0, [r7, #24]
        break;
 800479e:	e013      	b.n	80047c8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047a0:	f7fe fe42 	bl	8003428 <HAL_RCC_GetPCLK2Freq>
 80047a4:	61b8      	str	r0, [r7, #24]
        break;
 80047a6:	e00f      	b.n	80047c8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047a8:	4b1d      	ldr	r3, [pc, #116]	; (8004820 <UART_SetConfig+0x4c0>)
 80047aa:	61bb      	str	r3, [r7, #24]
        break;
 80047ac:	e00c      	b.n	80047c8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ae:	f7fe fd39 	bl	8003224 <HAL_RCC_GetSysClockFreq>
 80047b2:	61b8      	str	r0, [r7, #24]
        break;
 80047b4:	e008      	b.n	80047c8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047ba:	61bb      	str	r3, [r7, #24]
        break;
 80047bc:	e004      	b.n	80047c8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80047be:	2300      	movs	r3, #0
 80047c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	77bb      	strb	r3, [r7, #30]
        break;
 80047c6:	bf00      	nop
    }

    if (pclk != 0U)
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d018      	beq.n	8004800 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	085a      	lsrs	r2, r3, #1
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	441a      	add	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	2b0f      	cmp	r3, #15
 80047e6:	d909      	bls.n	80047fc <UART_SetConfig+0x49c>
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ee:	d205      	bcs.n	80047fc <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	e001      	b.n	8004800 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800480c:	7fbb      	ldrb	r3, [r7, #30]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3720      	adds	r7, #32
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40007c00 	.word	0x40007c00
 800481c:	40023800 	.word	0x40023800
 8004820:	00f42400 	.word	0x00f42400

08004824 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00a      	beq.n	800484e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00a      	beq.n	8004892 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004896:	f003 0308 	and.w	r3, r3, #8
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00a      	beq.n	80048b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b8:	f003 0310 	and.w	r3, r3, #16
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00a      	beq.n	80048d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048da:	f003 0320 	and.w	r3, r3, #32
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00a      	beq.n	80048f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004900:	2b00      	cmp	r3, #0
 8004902:	d01a      	beq.n	800493a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	430a      	orrs	r2, r1
 8004918:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004922:	d10a      	bne.n	800493a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	605a      	str	r2, [r3, #4]
  }
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af02      	add	r7, sp, #8
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004978:	f7fc fac6 	bl	8000f08 <HAL_GetTick>
 800497c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0308 	and.w	r3, r3, #8
 8004988:	2b08      	cmp	r3, #8
 800498a:	d10e      	bne.n	80049aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800498c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f82d 	bl	80049fa <UART_WaitOnFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e023      	b.n	80049f2 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d10e      	bne.n	80049d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f817 	bl	80049fa <UART_WaitOnFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e00d      	b.n	80049f2 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2220      	movs	r2, #32
 80049da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b09c      	sub	sp, #112	; 0x70
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	60f8      	str	r0, [r7, #12]
 8004a02:	60b9      	str	r1, [r7, #8]
 8004a04:	603b      	str	r3, [r7, #0]
 8004a06:	4613      	mov	r3, r2
 8004a08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a0a:	e0a5      	b.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a12:	f000 80a1 	beq.w	8004b58 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a16:	f7fc fa77 	bl	8000f08 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d302      	bcc.n	8004a2c <UART_WaitOnFlagUntilTimeout+0x32>
 8004a26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d13e      	bne.n	8004aaa <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a34:	e853 3f00 	ldrex	r3, [r3]
 8004a38:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004a3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a40:	667b      	str	r3, [r7, #100]	; 0x64
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	461a      	mov	r2, r3
 8004a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a4c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004a50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a52:	e841 2300 	strex	r3, r2, [r1]
 8004a56:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1e6      	bne.n	8004a2c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	3308      	adds	r3, #8
 8004a64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a68:	e853 3f00 	ldrex	r3, [r3]
 8004a6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a70:	f023 0301 	bic.w	r3, r3, #1
 8004a74:	663b      	str	r3, [r7, #96]	; 0x60
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3308      	adds	r3, #8
 8004a7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004a7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004a80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004a84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e5      	bne.n	8004a5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e067      	b.n	8004b7a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0304 	and.w	r3, r3, #4
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d04f      	beq.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	69db      	ldr	r3, [r3, #28]
 8004abe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ac2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ac6:	d147      	bne.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ad0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	e853 3f00 	ldrex	r3, [r3]
 8004ade:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004ae6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	461a      	mov	r2, r3
 8004aee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004af0:	637b      	str	r3, [r7, #52]	; 0x34
 8004af2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004af6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004af8:	e841 2300 	strex	r3, r2, [r1]
 8004afc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1e6      	bne.n	8004ad2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	3308      	adds	r3, #8
 8004b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	e853 3f00 	ldrex	r3, [r3]
 8004b12:	613b      	str	r3, [r7, #16]
   return(result);
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	f023 0301 	bic.w	r3, r3, #1
 8004b1a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	3308      	adds	r3, #8
 8004b22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004b24:	623a      	str	r2, [r7, #32]
 8004b26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b28:	69f9      	ldr	r1, [r7, #28]
 8004b2a:	6a3a      	ldr	r2, [r7, #32]
 8004b2c:	e841 2300 	strex	r3, r2, [r1]
 8004b30:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1e5      	bne.n	8004b04 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2220      	movs	r2, #32
 8004b42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e010      	b.n	8004b7a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	69da      	ldr	r2, [r3, #28]
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	4013      	ands	r3, r2
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	bf0c      	ite	eq
 8004b68:	2301      	moveq	r3, #1
 8004b6a:	2300      	movne	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	461a      	mov	r2, r3
 8004b70:	79fb      	ldrb	r3, [r7, #7]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	f43f af4a 	beq.w	8004a0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3770      	adds	r7, #112	; 0x70
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004b84:	b084      	sub	sp, #16
 8004b86:	b580      	push	{r7, lr}
 8004b88:	b084      	sub	sp, #16
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
 8004b8e:	f107 001c 	add.w	r0, r7, #28
 8004b92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d120      	bne.n	8004bde <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	4b20      	ldr	r3, [pc, #128]	; (8004c30 <USB_CoreInit+0xac>)
 8004bae:	4013      	ands	r3, r2
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d105      	bne.n	8004bd2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fa92 	bl	80050fc <USB_CoreReset>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	73fb      	strb	r3, [r7, #15]
 8004bdc:	e010      	b.n	8004c00 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 fa86 	bl	80050fc <USB_CoreReset>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d10b      	bne.n	8004c1e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f043 0206 	orr.w	r2, r3, #6
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f043 0220 	orr.w	r2, r3, #32
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3710      	adds	r7, #16
 8004c24:	46bd      	mov	sp, r7
 8004c26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c2a:	b004      	add	sp, #16
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	ffbdffbf 	.word	0xffbdffbf

08004c34 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f023 0201 	bic.w	r2, r3, #1
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr

08004c56 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b084      	sub	sp, #16
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
 8004c5e:	460b      	mov	r3, r1
 8004c60:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004c72:	78fb      	ldrb	r3, [r7, #3]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d115      	bne.n	8004ca4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004c84:	2001      	movs	r0, #1
 8004c86:	f7fc f94b 	bl	8000f20 <HAL_Delay>
      ms++;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 fa25 	bl	80050e0 <USB_GetMode>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d01e      	beq.n	8004cda <USB_SetCurrentMode+0x84>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2b31      	cmp	r3, #49	; 0x31
 8004ca0:	d9f0      	bls.n	8004c84 <USB_SetCurrentMode+0x2e>
 8004ca2:	e01a      	b.n	8004cda <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004ca4:	78fb      	ldrb	r3, [r7, #3]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d115      	bne.n	8004cd6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004cb6:	2001      	movs	r0, #1
 8004cb8:	f7fc f932 	bl	8000f20 <HAL_Delay>
      ms++;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 fa0c 	bl	80050e0 <USB_GetMode>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d005      	beq.n	8004cda <USB_SetCurrentMode+0x84>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2b31      	cmp	r3, #49	; 0x31
 8004cd2:	d9f0      	bls.n	8004cb6 <USB_SetCurrentMode+0x60>
 8004cd4:	e001      	b.n	8004cda <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e005      	b.n	8004ce6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2b32      	cmp	r3, #50	; 0x32
 8004cde:	d101      	bne.n	8004ce4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e000      	b.n	8004ce6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
	...

08004cf0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004cf0:	b084      	sub	sp, #16
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b086      	sub	sp, #24
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
 8004cfa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004cfe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004d02:	2300      	movs	r3, #0
 8004d04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	613b      	str	r3, [r7, #16]
 8004d0e:	e009      	b.n	8004d24 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	3340      	adds	r3, #64	; 0x40
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4413      	add	r3, r2
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	3301      	adds	r3, #1
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	2b0e      	cmp	r3, #14
 8004d28:	d9f2      	bls.n	8004d10 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004d2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d11c      	bne.n	8004d6a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d3e:	f043 0302 	orr.w	r3, r3, #2
 8004d42:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d48:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	601a      	str	r2, [r3, #0]
 8004d68:	e005      	b.n	8004d76 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	2300      	movs	r3, #0
 8004d80:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d88:	4619      	mov	r1, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d90:	461a      	mov	r2, r3
 8004d92:	680b      	ldr	r3, [r1, #0]
 8004d94:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d10c      	bne.n	8004db6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d104      	bne.n	8004dac <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004da2:	2100      	movs	r1, #0
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 f961 	bl	800506c <USB_SetDevSpeed>
 8004daa:	e008      	b.n	8004dbe <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004dac:	2101      	movs	r1, #1
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f95c 	bl	800506c <USB_SetDevSpeed>
 8004db4:	e003      	b.n	8004dbe <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004db6:	2103      	movs	r1, #3
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f957 	bl	800506c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004dbe:	2110      	movs	r1, #16
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 f8f3 	bl	8004fac <USB_FlushTxFifo>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 f91d 	bl	8005010 <USB_FlushRxFifo>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d001      	beq.n	8004de0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004de6:	461a      	mov	r2, r3
 8004de8:	2300      	movs	r3, #0
 8004dea:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004df2:	461a      	mov	r2, r3
 8004df4:	2300      	movs	r3, #0
 8004df6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dfe:	461a      	mov	r2, r3
 8004e00:	2300      	movs	r3, #0
 8004e02:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e04:	2300      	movs	r3, #0
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	e043      	b.n	8004e92 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	015a      	lsls	r2, r3, #5
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4413      	add	r3, r2
 8004e12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e20:	d118      	bne.n	8004e54 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10a      	bne.n	8004e3e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	015a      	lsls	r2, r3, #5
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	4413      	add	r3, r2
 8004e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e34:	461a      	mov	r2, r3
 8004e36:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004e3a:	6013      	str	r3, [r2, #0]
 8004e3c:	e013      	b.n	8004e66 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	015a      	lsls	r2, r3, #5
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	4413      	add	r3, r2
 8004e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	e008      	b.n	8004e66 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	015a      	lsls	r2, r3, #5
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e60:	461a      	mov	r2, r3
 8004e62:	2300      	movs	r3, #0
 8004e64:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	015a      	lsls	r2, r3, #5
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e72:	461a      	mov	r2, r3
 8004e74:	2300      	movs	r3, #0
 8004e76:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e84:	461a      	mov	r2, r3
 8004e86:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004e8a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	613b      	str	r3, [r7, #16]
 8004e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e94:	693a      	ldr	r2, [r7, #16]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d3b7      	bcc.n	8004e0a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	613b      	str	r3, [r7, #16]
 8004e9e:	e043      	b.n	8004f28 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	015a      	lsls	r2, r3, #5
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004eb6:	d118      	bne.n	8004eea <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10a      	bne.n	8004ed4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	015a      	lsls	r2, r3, #5
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eca:	461a      	mov	r2, r3
 8004ecc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004ed0:	6013      	str	r3, [r2, #0]
 8004ed2:	e013      	b.n	8004efc <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	015a      	lsls	r2, r3, #5
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4413      	add	r3, r2
 8004edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004ee6:	6013      	str	r3, [r2, #0]
 8004ee8:	e008      	b.n	8004efc <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	015a      	lsls	r2, r3, #5
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	2300      	movs	r3, #0
 8004efa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	015a      	lsls	r2, r3, #5
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	4413      	add	r3, r2
 8004f04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f08:	461a      	mov	r2, r3
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	015a      	lsls	r2, r3, #5
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	4413      	add	r3, r2
 8004f16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004f20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	3301      	adds	r3, #1
 8004f26:	613b      	str	r3, [r7, #16]
 8004f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d3b7      	bcc.n	8004ea0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f42:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004f50:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d105      	bne.n	8004f64 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	f043 0210 	orr.w	r2, r3, #16
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	699a      	ldr	r2, [r3, #24]
 8004f68:	4b0e      	ldr	r3, [pc, #56]	; (8004fa4 <USB_DevInit+0x2b4>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004f70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d005      	beq.n	8004f82 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	f043 0208 	orr.w	r2, r3, #8
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d105      	bne.n	8004f94 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	699a      	ldr	r2, [r3, #24]
 8004f8c:	4b06      	ldr	r3, [pc, #24]	; (8004fa8 <USB_DevInit+0x2b8>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004f94:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004fa0:	b004      	add	sp, #16
 8004fa2:	4770      	bx	lr
 8004fa4:	803c3800 	.word	0x803c3800
 8004fa8:	40000004 	.word	0x40000004

08004fac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	4a12      	ldr	r2, [pc, #72]	; (800500c <USB_FlushTxFifo+0x60>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d901      	bls.n	8004fca <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e01a      	b.n	8005000 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	daf3      	bge.n	8004fba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	019b      	lsls	r3, r3, #6
 8004fda:	f043 0220 	orr.w	r2, r3, #32
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3301      	adds	r3, #1
 8004fe6:	60fb      	str	r3, [r7, #12]
 8004fe8:	4a08      	ldr	r2, [pc, #32]	; (800500c <USB_FlushTxFifo+0x60>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d901      	bls.n	8004ff2 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e006      	b.n	8005000 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f003 0320 	and.w	r3, r3, #32
 8004ffa:	2b20      	cmp	r3, #32
 8004ffc:	d0f1      	beq.n	8004fe2 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	00030d40 	.word	0x00030d40

08005010 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3301      	adds	r3, #1
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	4a11      	ldr	r2, [pc, #68]	; (8005068 <USB_FlushRxFifo+0x58>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d901      	bls.n	800502c <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e017      	b.n	800505c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	2b00      	cmp	r3, #0
 8005032:	daf3      	bge.n	800501c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2210      	movs	r2, #16
 800503c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	3301      	adds	r3, #1
 8005042:	60fb      	str	r3, [r7, #12]
 8005044:	4a08      	ldr	r2, [pc, #32]	; (8005068 <USB_FlushRxFifo+0x58>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d901      	bls.n	800504e <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e006      	b.n	800505c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	f003 0310 	and.w	r3, r3, #16
 8005056:	2b10      	cmp	r3, #16
 8005058:	d0f1      	beq.n	800503e <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	00030d40 	.word	0x00030d40

0800506c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	460b      	mov	r3, r1
 8005076:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	78fb      	ldrb	r3, [r7, #3]
 8005086:	68f9      	ldr	r1, [r7, #12]
 8005088:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800508c:	4313      	orrs	r3, r2
 800508e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3714      	adds	r7, #20
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800509e:	b480      	push	{r7}
 80050a0:	b085      	sub	sp, #20
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80050b8:	f023 0303 	bic.w	r3, r3, #3
 80050bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050cc:	f043 0302 	orr.w	r3, r3, #2
 80050d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	f003 0301 	and.w	r3, r3, #1
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005104:	2300      	movs	r3, #0
 8005106:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	3301      	adds	r3, #1
 800510c:	60fb      	str	r3, [r7, #12]
 800510e:	4a13      	ldr	r2, [pc, #76]	; (800515c <USB_CoreReset+0x60>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d901      	bls.n	8005118 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e01a      	b.n	800514e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	daf3      	bge.n	8005108 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005120:	2300      	movs	r3, #0
 8005122:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	f043 0201 	orr.w	r2, r3, #1
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	3301      	adds	r3, #1
 8005134:	60fb      	str	r3, [r7, #12]
 8005136:	4a09      	ldr	r2, [pc, #36]	; (800515c <USB_CoreReset+0x60>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d901      	bls.n	8005140 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e006      	b.n	800514e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	f003 0301 	and.w	r3, r3, #1
 8005148:	2b01      	cmp	r3, #1
 800514a:	d0f1      	beq.n	8005130 <USB_CoreReset+0x34>

  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	00030d40 	.word	0x00030d40

08005160 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8005160:	b5b0      	push	{r4, r5, r7, lr}
 8005162:	b08e      	sub	sp, #56	; 0x38
 8005164:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8005166:	4ba0      	ldr	r3, [pc, #640]	; (80053e8 <MX_LWIP_Init+0x288>)
 8005168:	22c0      	movs	r2, #192	; 0xc0
 800516a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800516c:	4b9e      	ldr	r3, [pc, #632]	; (80053e8 <MX_LWIP_Init+0x288>)
 800516e:	22a8      	movs	r2, #168	; 0xa8
 8005170:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 8005172:	4b9d      	ldr	r3, [pc, #628]	; (80053e8 <MX_LWIP_Init+0x288>)
 8005174:	2200      	movs	r2, #0
 8005176:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 191;
 8005178:	4b9b      	ldr	r3, [pc, #620]	; (80053e8 <MX_LWIP_Init+0x288>)
 800517a:	22bf      	movs	r2, #191	; 0xbf
 800517c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800517e:	4b9b      	ldr	r3, [pc, #620]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005180:	22ff      	movs	r2, #255	; 0xff
 8005182:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8005184:	4b99      	ldr	r3, [pc, #612]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005186:	22ff      	movs	r2, #255	; 0xff
 8005188:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800518a:	4b98      	ldr	r3, [pc, #608]	; (80053ec <MX_LWIP_Init+0x28c>)
 800518c:	22ff      	movs	r2, #255	; 0xff
 800518e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8005190:	4b96      	ldr	r3, [pc, #600]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005192:	2200      	movs	r2, #0
 8005194:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8005196:	4b96      	ldr	r3, [pc, #600]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005198:	22c0      	movs	r2, #192	; 0xc0
 800519a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800519c:	4b94      	ldr	r3, [pc, #592]	; (80053f0 <MX_LWIP_Init+0x290>)
 800519e:	22a8      	movs	r2, #168	; 0xa8
 80051a0:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 80051a2:	4b93      	ldr	r3, [pc, #588]	; (80053f0 <MX_LWIP_Init+0x290>)
 80051a4:	2201      	movs	r2, #1
 80051a6:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 190;
 80051a8:	4b91      	ldr	r3, [pc, #580]	; (80053f0 <MX_LWIP_Init+0x290>)
 80051aa:	22be      	movs	r2, #190	; 0xbe
 80051ac:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80051ae:	2100      	movs	r1, #0
 80051b0:	2000      	movs	r0, #0
 80051b2:	f003 fe3b 	bl	8008e2c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80051b6:	4b8c      	ldr	r3, [pc, #560]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	061a      	lsls	r2, r3, #24
 80051bc:	4b8a      	ldr	r3, [pc, #552]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051be:	785b      	ldrb	r3, [r3, #1]
 80051c0:	041b      	lsls	r3, r3, #16
 80051c2:	431a      	orrs	r2, r3
 80051c4:	4b88      	ldr	r3, [pc, #544]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051c6:	789b      	ldrb	r3, [r3, #2]
 80051c8:	021b      	lsls	r3, r3, #8
 80051ca:	4313      	orrs	r3, r2
 80051cc:	4a86      	ldr	r2, [pc, #536]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051ce:	78d2      	ldrb	r2, [r2, #3]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	061a      	lsls	r2, r3, #24
 80051d4:	4b84      	ldr	r3, [pc, #528]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	0619      	lsls	r1, r3, #24
 80051da:	4b83      	ldr	r3, [pc, #524]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051dc:	785b      	ldrb	r3, [r3, #1]
 80051de:	041b      	lsls	r3, r3, #16
 80051e0:	4319      	orrs	r1, r3
 80051e2:	4b81      	ldr	r3, [pc, #516]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051e4:	789b      	ldrb	r3, [r3, #2]
 80051e6:	021b      	lsls	r3, r3, #8
 80051e8:	430b      	orrs	r3, r1
 80051ea:	497f      	ldr	r1, [pc, #508]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051ec:	78c9      	ldrb	r1, [r1, #3]
 80051ee:	430b      	orrs	r3, r1
 80051f0:	021b      	lsls	r3, r3, #8
 80051f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80051f6:	431a      	orrs	r2, r3
 80051f8:	4b7b      	ldr	r3, [pc, #492]	; (80053e8 <MX_LWIP_Init+0x288>)
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	0619      	lsls	r1, r3, #24
 80051fe:	4b7a      	ldr	r3, [pc, #488]	; (80053e8 <MX_LWIP_Init+0x288>)
 8005200:	785b      	ldrb	r3, [r3, #1]
 8005202:	041b      	lsls	r3, r3, #16
 8005204:	4319      	orrs	r1, r3
 8005206:	4b78      	ldr	r3, [pc, #480]	; (80053e8 <MX_LWIP_Init+0x288>)
 8005208:	789b      	ldrb	r3, [r3, #2]
 800520a:	021b      	lsls	r3, r3, #8
 800520c:	430b      	orrs	r3, r1
 800520e:	4976      	ldr	r1, [pc, #472]	; (80053e8 <MX_LWIP_Init+0x288>)
 8005210:	78c9      	ldrb	r1, [r1, #3]
 8005212:	430b      	orrs	r3, r1
 8005214:	0a1b      	lsrs	r3, r3, #8
 8005216:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800521a:	431a      	orrs	r2, r3
 800521c:	4b72      	ldr	r3, [pc, #456]	; (80053e8 <MX_LWIP_Init+0x288>)
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	0619      	lsls	r1, r3, #24
 8005222:	4b71      	ldr	r3, [pc, #452]	; (80053e8 <MX_LWIP_Init+0x288>)
 8005224:	785b      	ldrb	r3, [r3, #1]
 8005226:	041b      	lsls	r3, r3, #16
 8005228:	4319      	orrs	r1, r3
 800522a:	4b6f      	ldr	r3, [pc, #444]	; (80053e8 <MX_LWIP_Init+0x288>)
 800522c:	789b      	ldrb	r3, [r3, #2]
 800522e:	021b      	lsls	r3, r3, #8
 8005230:	430b      	orrs	r3, r1
 8005232:	496d      	ldr	r1, [pc, #436]	; (80053e8 <MX_LWIP_Init+0x288>)
 8005234:	78c9      	ldrb	r1, [r1, #3]
 8005236:	430b      	orrs	r3, r1
 8005238:	0e1b      	lsrs	r3, r3, #24
 800523a:	4313      	orrs	r3, r2
 800523c:	4a6d      	ldr	r2, [pc, #436]	; (80053f4 <MX_LWIP_Init+0x294>)
 800523e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8005240:	4b6a      	ldr	r3, [pc, #424]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	061a      	lsls	r2, r3, #24
 8005246:	4b69      	ldr	r3, [pc, #420]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005248:	785b      	ldrb	r3, [r3, #1]
 800524a:	041b      	lsls	r3, r3, #16
 800524c:	431a      	orrs	r2, r3
 800524e:	4b67      	ldr	r3, [pc, #412]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005250:	789b      	ldrb	r3, [r3, #2]
 8005252:	021b      	lsls	r3, r3, #8
 8005254:	4313      	orrs	r3, r2
 8005256:	4a65      	ldr	r2, [pc, #404]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005258:	78d2      	ldrb	r2, [r2, #3]
 800525a:	4313      	orrs	r3, r2
 800525c:	061a      	lsls	r2, r3, #24
 800525e:	4b63      	ldr	r3, [pc, #396]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	0619      	lsls	r1, r3, #24
 8005264:	4b61      	ldr	r3, [pc, #388]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005266:	785b      	ldrb	r3, [r3, #1]
 8005268:	041b      	lsls	r3, r3, #16
 800526a:	4319      	orrs	r1, r3
 800526c:	4b5f      	ldr	r3, [pc, #380]	; (80053ec <MX_LWIP_Init+0x28c>)
 800526e:	789b      	ldrb	r3, [r3, #2]
 8005270:	021b      	lsls	r3, r3, #8
 8005272:	430b      	orrs	r3, r1
 8005274:	495d      	ldr	r1, [pc, #372]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005276:	78c9      	ldrb	r1, [r1, #3]
 8005278:	430b      	orrs	r3, r1
 800527a:	021b      	lsls	r3, r3, #8
 800527c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005280:	431a      	orrs	r2, r3
 8005282:	4b5a      	ldr	r3, [pc, #360]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	0619      	lsls	r1, r3, #24
 8005288:	4b58      	ldr	r3, [pc, #352]	; (80053ec <MX_LWIP_Init+0x28c>)
 800528a:	785b      	ldrb	r3, [r3, #1]
 800528c:	041b      	lsls	r3, r3, #16
 800528e:	4319      	orrs	r1, r3
 8005290:	4b56      	ldr	r3, [pc, #344]	; (80053ec <MX_LWIP_Init+0x28c>)
 8005292:	789b      	ldrb	r3, [r3, #2]
 8005294:	021b      	lsls	r3, r3, #8
 8005296:	430b      	orrs	r3, r1
 8005298:	4954      	ldr	r1, [pc, #336]	; (80053ec <MX_LWIP_Init+0x28c>)
 800529a:	78c9      	ldrb	r1, [r1, #3]
 800529c:	430b      	orrs	r3, r1
 800529e:	0a1b      	lsrs	r3, r3, #8
 80052a0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80052a4:	431a      	orrs	r2, r3
 80052a6:	4b51      	ldr	r3, [pc, #324]	; (80053ec <MX_LWIP_Init+0x28c>)
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	0619      	lsls	r1, r3, #24
 80052ac:	4b4f      	ldr	r3, [pc, #316]	; (80053ec <MX_LWIP_Init+0x28c>)
 80052ae:	785b      	ldrb	r3, [r3, #1]
 80052b0:	041b      	lsls	r3, r3, #16
 80052b2:	4319      	orrs	r1, r3
 80052b4:	4b4d      	ldr	r3, [pc, #308]	; (80053ec <MX_LWIP_Init+0x28c>)
 80052b6:	789b      	ldrb	r3, [r3, #2]
 80052b8:	021b      	lsls	r3, r3, #8
 80052ba:	430b      	orrs	r3, r1
 80052bc:	494b      	ldr	r1, [pc, #300]	; (80053ec <MX_LWIP_Init+0x28c>)
 80052be:	78c9      	ldrb	r1, [r1, #3]
 80052c0:	430b      	orrs	r3, r1
 80052c2:	0e1b      	lsrs	r3, r3, #24
 80052c4:	4313      	orrs	r3, r2
 80052c6:	4a4c      	ldr	r2, [pc, #304]	; (80053f8 <MX_LWIP_Init+0x298>)
 80052c8:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80052ca:	4b49      	ldr	r3, [pc, #292]	; (80053f0 <MX_LWIP_Init+0x290>)
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	061a      	lsls	r2, r3, #24
 80052d0:	4b47      	ldr	r3, [pc, #284]	; (80053f0 <MX_LWIP_Init+0x290>)
 80052d2:	785b      	ldrb	r3, [r3, #1]
 80052d4:	041b      	lsls	r3, r3, #16
 80052d6:	431a      	orrs	r2, r3
 80052d8:	4b45      	ldr	r3, [pc, #276]	; (80053f0 <MX_LWIP_Init+0x290>)
 80052da:	789b      	ldrb	r3, [r3, #2]
 80052dc:	021b      	lsls	r3, r3, #8
 80052de:	4313      	orrs	r3, r2
 80052e0:	4a43      	ldr	r2, [pc, #268]	; (80053f0 <MX_LWIP_Init+0x290>)
 80052e2:	78d2      	ldrb	r2, [r2, #3]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	061a      	lsls	r2, r3, #24
 80052e8:	4b41      	ldr	r3, [pc, #260]	; (80053f0 <MX_LWIP_Init+0x290>)
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	0619      	lsls	r1, r3, #24
 80052ee:	4b40      	ldr	r3, [pc, #256]	; (80053f0 <MX_LWIP_Init+0x290>)
 80052f0:	785b      	ldrb	r3, [r3, #1]
 80052f2:	041b      	lsls	r3, r3, #16
 80052f4:	4319      	orrs	r1, r3
 80052f6:	4b3e      	ldr	r3, [pc, #248]	; (80053f0 <MX_LWIP_Init+0x290>)
 80052f8:	789b      	ldrb	r3, [r3, #2]
 80052fa:	021b      	lsls	r3, r3, #8
 80052fc:	430b      	orrs	r3, r1
 80052fe:	493c      	ldr	r1, [pc, #240]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005300:	78c9      	ldrb	r1, [r1, #3]
 8005302:	430b      	orrs	r3, r1
 8005304:	021b      	lsls	r3, r3, #8
 8005306:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800530a:	431a      	orrs	r2, r3
 800530c:	4b38      	ldr	r3, [pc, #224]	; (80053f0 <MX_LWIP_Init+0x290>)
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	0619      	lsls	r1, r3, #24
 8005312:	4b37      	ldr	r3, [pc, #220]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005314:	785b      	ldrb	r3, [r3, #1]
 8005316:	041b      	lsls	r3, r3, #16
 8005318:	4319      	orrs	r1, r3
 800531a:	4b35      	ldr	r3, [pc, #212]	; (80053f0 <MX_LWIP_Init+0x290>)
 800531c:	789b      	ldrb	r3, [r3, #2]
 800531e:	021b      	lsls	r3, r3, #8
 8005320:	430b      	orrs	r3, r1
 8005322:	4933      	ldr	r1, [pc, #204]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005324:	78c9      	ldrb	r1, [r1, #3]
 8005326:	430b      	orrs	r3, r1
 8005328:	0a1b      	lsrs	r3, r3, #8
 800532a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800532e:	431a      	orrs	r2, r3
 8005330:	4b2f      	ldr	r3, [pc, #188]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	0619      	lsls	r1, r3, #24
 8005336:	4b2e      	ldr	r3, [pc, #184]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005338:	785b      	ldrb	r3, [r3, #1]
 800533a:	041b      	lsls	r3, r3, #16
 800533c:	4319      	orrs	r1, r3
 800533e:	4b2c      	ldr	r3, [pc, #176]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005340:	789b      	ldrb	r3, [r3, #2]
 8005342:	021b      	lsls	r3, r3, #8
 8005344:	430b      	orrs	r3, r1
 8005346:	492a      	ldr	r1, [pc, #168]	; (80053f0 <MX_LWIP_Init+0x290>)
 8005348:	78c9      	ldrb	r1, [r1, #3]
 800534a:	430b      	orrs	r3, r1
 800534c:	0e1b      	lsrs	r3, r3, #24
 800534e:	4313      	orrs	r3, r2
 8005350:	4a2a      	ldr	r2, [pc, #168]	; (80053fc <MX_LWIP_Init+0x29c>)
 8005352:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8005354:	4b2a      	ldr	r3, [pc, #168]	; (8005400 <MX_LWIP_Init+0x2a0>)
 8005356:	9302      	str	r3, [sp, #8]
 8005358:	4b2a      	ldr	r3, [pc, #168]	; (8005404 <MX_LWIP_Init+0x2a4>)
 800535a:	9301      	str	r3, [sp, #4]
 800535c:	2300      	movs	r3, #0
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	4b26      	ldr	r3, [pc, #152]	; (80053fc <MX_LWIP_Init+0x29c>)
 8005362:	4a25      	ldr	r2, [pc, #148]	; (80053f8 <MX_LWIP_Init+0x298>)
 8005364:	4923      	ldr	r1, [pc, #140]	; (80053f4 <MX_LWIP_Init+0x294>)
 8005366:	4828      	ldr	r0, [pc, #160]	; (8005408 <MX_LWIP_Init+0x2a8>)
 8005368:	f004 fae4 	bl	8009934 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800536c:	4826      	ldr	r0, [pc, #152]	; (8005408 <MX_LWIP_Init+0x2a8>)
 800536e:	f004 fc93 	bl	8009c98 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8005372:	4b25      	ldr	r3, [pc, #148]	; (8005408 <MX_LWIP_Init+0x2a8>)
 8005374:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005378:	089b      	lsrs	r3, r3, #2
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8005384:	4820      	ldr	r0, [pc, #128]	; (8005408 <MX_LWIP_Init+0x2a8>)
 8005386:	f004 fc97 	bl	8009cb8 <netif_set_up>
 800538a:	e002      	b.n	8005392 <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800538c:	481e      	ldr	r0, [pc, #120]	; (8005408 <MX_LWIP_Init+0x2a8>)
 800538e:	f004 fcff 	bl	8009d90 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8005392:	491e      	ldr	r1, [pc, #120]	; (800540c <MX_LWIP_Init+0x2ac>)
 8005394:	481c      	ldr	r0, [pc, #112]	; (8005408 <MX_LWIP_Init+0x2a8>)
 8005396:	f004 fd91 	bl	8009ebc <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 800539a:	2300      	movs	r3, #0
 800539c:	623b      	str	r3, [r7, #32]
 800539e:	2300      	movs	r3, #0
 80053a0:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 80053a2:	f107 0320 	add.w	r3, r7, #32
 80053a6:	2101      	movs	r1, #1
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 fd97 	bl	8005edc <osSemaphoreCreate>
 80053ae:	4603      	mov	r3, r0
 80053b0:	4a17      	ldr	r2, [pc, #92]	; (8005410 <MX_LWIP_Init+0x2b0>)
 80053b2:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 80053b4:	4b17      	ldr	r3, [pc, #92]	; (8005414 <MX_LWIP_Init+0x2b4>)
 80053b6:	4a14      	ldr	r2, [pc, #80]	; (8005408 <MX_LWIP_Init+0x2a8>)
 80053b8:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 80053ba:	4b15      	ldr	r3, [pc, #84]	; (8005410 <MX_LWIP_Init+0x2b0>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a15      	ldr	r2, [pc, #84]	; (8005414 <MX_LWIP_Init+0x2b4>)
 80053c0:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 80053c2:	4b15      	ldr	r3, [pc, #84]	; (8005418 <MX_LWIP_Init+0x2b8>)
 80053c4:	1d3c      	adds	r4, r7, #4
 80053c6:	461d      	mov	r5, r3
 80053c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80053d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 80053d4:	1d3b      	adds	r3, r7, #4
 80053d6:	490f      	ldr	r1, [pc, #60]	; (8005414 <MX_LWIP_Init+0x2b4>)
 80053d8:	4618      	mov	r0, r3
 80053da:	f000 fc82 	bl	8005ce2 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80053de:	bf00      	nop
 80053e0:	3728      	adds	r7, #40	; 0x28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bdb0      	pop	{r4, r5, r7, pc}
 80053e6:	bf00      	nop
 80053e8:	20008368 	.word	0x20008368
 80053ec:	20008364 	.word	0x20008364
 80053f0:	20008328 	.word	0x20008328
 80053f4:	20008360 	.word	0x20008360
 80053f8:	2000836c 	.word	0x2000836c
 80053fc:	20008370 	.word	0x20008370
 8005400:	08008d69 	.word	0x08008d69
 8005404:	08005a71 	.word	0x08005a71
 8005408:	2000832c 	.word	0x2000832c
 800540c:	08005b55 	.word	0x08005b55
 8005410:	20000354 	.word	0x20000354
 8005414:	20008320 	.word	0x20008320
 8005418:	08013e1c 	.word	0x08013e1c

0800541c <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08e      	sub	sp, #56	; 0x38
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005424:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	609a      	str	r2, [r3, #8]
 8005430:	60da      	str	r2, [r3, #12]
 8005432:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a52      	ldr	r2, [pc, #328]	; (8005584 <HAL_ETH_MspInit+0x168>)
 800543a:	4293      	cmp	r3, r2
 800543c:	f040 809e 	bne.w	800557c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005440:	4b51      	ldr	r3, [pc, #324]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 8005442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005444:	4a50      	ldr	r2, [pc, #320]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 8005446:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800544a:	6313      	str	r3, [r2, #48]	; 0x30
 800544c:	4b4e      	ldr	r3, [pc, #312]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 800544e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005454:	623b      	str	r3, [r7, #32]
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	4b4b      	ldr	r3, [pc, #300]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 800545a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545c:	4a4a      	ldr	r2, [pc, #296]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 800545e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005462:	6313      	str	r3, [r2, #48]	; 0x30
 8005464:	4b48      	ldr	r3, [pc, #288]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 8005466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005468:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800546c:	61fb      	str	r3, [r7, #28]
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	4b45      	ldr	r3, [pc, #276]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 8005472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005474:	4a44      	ldr	r2, [pc, #272]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 8005476:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800547a:	6313      	str	r3, [r2, #48]	; 0x30
 800547c:	4b42      	ldr	r3, [pc, #264]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 800547e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005484:	61bb      	str	r3, [r7, #24]
 8005486:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005488:	4b3f      	ldr	r3, [pc, #252]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 800548a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548c:	4a3e      	ldr	r2, [pc, #248]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 800548e:	f043 0304 	orr.w	r3, r3, #4
 8005492:	6313      	str	r3, [r2, #48]	; 0x30
 8005494:	4b3c      	ldr	r3, [pc, #240]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 8005496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	617b      	str	r3, [r7, #20]
 800549e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054a0:	4b39      	ldr	r3, [pc, #228]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a4:	4a38      	ldr	r2, [pc, #224]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054a6:	f043 0301 	orr.w	r3, r3, #1
 80054aa:	6313      	str	r3, [r2, #48]	; 0x30
 80054ac:	4b36      	ldr	r3, [pc, #216]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054b8:	4b33      	ldr	r3, [pc, #204]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054bc:	4a32      	ldr	r2, [pc, #200]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054be:	f043 0302 	orr.w	r3, r3, #2
 80054c2:	6313      	str	r3, [r2, #48]	; 0x30
 80054c4:	4b30      	ldr	r3, [pc, #192]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	60fb      	str	r3, [r7, #12]
 80054ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80054d0:	4b2d      	ldr	r3, [pc, #180]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d4:	4a2c      	ldr	r2, [pc, #176]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054da:	6313      	str	r3, [r2, #48]	; 0x30
 80054dc:	4b2a      	ldr	r3, [pc, #168]	; (8005588 <HAL_ETH_MspInit+0x16c>)
 80054de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e4:	60bb      	str	r3, [r7, #8]
 80054e6:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80054e8:	2332      	movs	r3, #50	; 0x32
 80054ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ec:	2302      	movs	r3, #2
 80054ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f0:	2300      	movs	r3, #0
 80054f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054f4:	2303      	movs	r3, #3
 80054f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80054f8:	230b      	movs	r3, #11
 80054fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005500:	4619      	mov	r1, r3
 8005502:	4822      	ldr	r0, [pc, #136]	; (800558c <HAL_ETH_MspInit+0x170>)
 8005504:	f7fc ff96 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8005508:	2386      	movs	r3, #134	; 0x86
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800550c:	2302      	movs	r3, #2
 800550e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005510:	2300      	movs	r3, #0
 8005512:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005514:	2303      	movs	r3, #3
 8005516:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005518:	230b      	movs	r3, #11
 800551a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800551c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005520:	4619      	mov	r1, r3
 8005522:	481b      	ldr	r0, [pc, #108]	; (8005590 <HAL_ETH_MspInit+0x174>)
 8005524:	f7fc ff86 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|RMII_TXD1_Pin;
 8005528:	f242 0301 	movw	r3, #8193	; 0x2001
 800552c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800552e:	2302      	movs	r3, #2
 8005530:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005532:	2300      	movs	r3, #0
 8005534:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005536:	2303      	movs	r3, #3
 8005538:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800553a:	230b      	movs	r3, #11
 800553c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800553e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005542:	4619      	mov	r1, r3
 8005544:	4813      	ldr	r0, [pc, #76]	; (8005594 <HAL_ETH_MspInit+0x178>)
 8005546:	f7fc ff75 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800554a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800554e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005550:	2302      	movs	r3, #2
 8005552:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005554:	2300      	movs	r3, #0
 8005556:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005558:	2303      	movs	r3, #3
 800555a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800555c:	230b      	movs	r3, #11
 800555e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005560:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005564:	4619      	mov	r1, r3
 8005566:	480c      	ldr	r0, [pc, #48]	; (8005598 <HAL_ETH_MspInit+0x17c>)
 8005568:	f7fc ff64 	bl	8002434 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800556c:	2200      	movs	r2, #0
 800556e:	2105      	movs	r1, #5
 8005570:	203d      	movs	r0, #61	; 0x3d
 8005572:	f7fb fdb1 	bl	80010d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8005576:	203d      	movs	r0, #61	; 0x3d
 8005578:	f7fb fdca 	bl	8001110 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800557c:	bf00      	nop
 800557e:	3738      	adds	r7, #56	; 0x38
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	40028000 	.word	0x40028000
 8005588:	40023800 	.word	0x40023800
 800558c:	40020800 	.word	0x40020800
 8005590:	40020000 	.word	0x40020000
 8005594:	40020400 	.word	0x40020400
 8005598:	40021800 	.word	0x40021800

0800559c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 80055a4:	4b04      	ldr	r3, [pc, #16]	; (80055b8 <HAL_ETH_RxCpltCallback+0x1c>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4618      	mov	r0, r3
 80055aa:	f000 fd17 	bl	8005fdc <osSemaphoreRelease>
}
 80055ae:	bf00      	nop
 80055b0:	3708      	adds	r7, #8
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	20000358 	.word	0x20000358

080055bc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80055bc:	b5b0      	push	{r4, r5, r7, lr}
 80055be:	b090      	sub	sp, #64	; 0x40
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80055c4:	2300      	movs	r3, #0
 80055c6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80055c8:	4b60      	ldr	r3, [pc, #384]	; (800574c <low_level_init+0x190>)
 80055ca:	4a61      	ldr	r2, [pc, #388]	; (8005750 <low_level_init+0x194>)
 80055cc:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80055ce:	4b5f      	ldr	r3, [pc, #380]	; (800574c <low_level_init+0x190>)
 80055d0:	2201      	movs	r2, #1
 80055d2:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80055d4:	4b5d      	ldr	r3, [pc, #372]	; (800574c <low_level_init+0x190>)
 80055d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80055da:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80055dc:	4b5b      	ldr	r3, [pc, #364]	; (800574c <low_level_init+0x190>)
 80055de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055e2:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80055e4:	4b59      	ldr	r3, [pc, #356]	; (800574c <low_level_init+0x190>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80055ea:	2300      	movs	r3, #0
 80055ec:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 80055f0:	2380      	movs	r3, #128	; 0x80
 80055f2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 80055f6:	23e1      	movs	r3, #225	; 0xe1
 80055f8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 80055fc:	2300      	movs	r3, #0
 80055fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8005602:	2300      	movs	r3, #0
 8005604:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8005608:	2300      	movs	r3, #0
 800560a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800560e:	4a4f      	ldr	r2, [pc, #316]	; (800574c <low_level_init+0x190>)
 8005610:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005614:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8005616:	4b4d      	ldr	r3, [pc, #308]	; (800574c <low_level_init+0x190>)
 8005618:	2201      	movs	r2, #1
 800561a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800561c:	4b4b      	ldr	r3, [pc, #300]	; (800574c <low_level_init+0x190>)
 800561e:	2200      	movs	r2, #0
 8005620:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8005622:	4b4a      	ldr	r3, [pc, #296]	; (800574c <low_level_init+0x190>)
 8005624:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005628:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800562a:	4848      	ldr	r0, [pc, #288]	; (800574c <low_level_init+0x190>)
 800562c:	f7fb fd7e 	bl	800112c <HAL_ETH_Init>
 8005630:	4603      	mov	r3, r0
 8005632:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8005636:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800563a:	2b00      	cmp	r3, #0
 800563c:	d108      	bne.n	8005650 <low_level_init+0x94>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005644:	f043 0304 	orr.w	r3, r3, #4
 8005648:	b2da      	uxtb	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8005650:	2304      	movs	r3, #4
 8005652:	4a40      	ldr	r2, [pc, #256]	; (8005754 <low_level_init+0x198>)
 8005654:	4940      	ldr	r1, [pc, #256]	; (8005758 <low_level_init+0x19c>)
 8005656:	483d      	ldr	r0, [pc, #244]	; (800574c <low_level_init+0x190>)
 8005658:	f7fb ff02 	bl	8001460 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800565c:	2304      	movs	r3, #4
 800565e:	4a3f      	ldr	r2, [pc, #252]	; (800575c <low_level_init+0x1a0>)
 8005660:	493f      	ldr	r1, [pc, #252]	; (8005760 <low_level_init+0x1a4>)
 8005662:	483a      	ldr	r0, [pc, #232]	; (800574c <low_level_init+0x190>)
 8005664:	f7fb ff65 	bl	8001532 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2206      	movs	r2, #6
 800566c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8005670:	4b36      	ldr	r3, [pc, #216]	; (800574c <low_level_init+0x190>)
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	781a      	ldrb	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800567c:	4b33      	ldr	r3, [pc, #204]	; (800574c <low_level_init+0x190>)
 800567e:	695b      	ldr	r3, [r3, #20]
 8005680:	785a      	ldrb	r2, [r3, #1]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8005688:	4b30      	ldr	r3, [pc, #192]	; (800574c <low_level_init+0x190>)
 800568a:	695b      	ldr	r3, [r3, #20]
 800568c:	789a      	ldrb	r2, [r3, #2]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8005694:	4b2d      	ldr	r3, [pc, #180]	; (800574c <low_level_init+0x190>)
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	78da      	ldrb	r2, [r3, #3]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80056a0:	4b2a      	ldr	r3, [pc, #168]	; (800574c <low_level_init+0x190>)
 80056a2:	695b      	ldr	r3, [r3, #20]
 80056a4:	791a      	ldrb	r2, [r3, #4]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80056ac:	4b27      	ldr	r3, [pc, #156]	; (800574c <low_level_init+0x190>)
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	795a      	ldrb	r2, [r3, #5]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80056be:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80056c6:	f043 030a 	orr.w	r3, r3, #10
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 80056d2:	2300      	movs	r3, #0
 80056d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80056d6:	2300      	movs	r3, #0
 80056d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 80056da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80056de:	2101      	movs	r1, #1
 80056e0:	4618      	mov	r0, r3
 80056e2:	f000 fbfb 	bl	8005edc <osSemaphoreCreate>
 80056e6:	4603      	mov	r3, r0
 80056e8:	4a1e      	ldr	r2, [pc, #120]	; (8005764 <low_level_init+0x1a8>)
 80056ea:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80056ec:	4b1e      	ldr	r3, [pc, #120]	; (8005768 <low_level_init+0x1ac>)
 80056ee:	f107 040c 	add.w	r4, r7, #12
 80056f2:	461d      	mov	r5, r3
 80056f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80056f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80056fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8005700:	f107 030c 	add.w	r3, r7, #12
 8005704:	6879      	ldr	r1, [r7, #4]
 8005706:	4618      	mov	r0, r3
 8005708:	f000 faeb 	bl	8005ce2 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800570c:	480f      	ldr	r0, [pc, #60]	; (800574c <low_level_init+0x190>)
 800570e:	f7fc fa38 	bl	8001b82 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8005712:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005716:	461a      	mov	r2, r3
 8005718:	211d      	movs	r1, #29
 800571a:	480c      	ldr	r0, [pc, #48]	; (800574c <low_level_init+0x190>)
 800571c:	f7fc f963 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8005720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005722:	f043 030b 	orr.w	r3, r3, #11
 8005726:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8005728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572a:	461a      	mov	r2, r3
 800572c:	211d      	movs	r1, #29
 800572e:	4807      	ldr	r0, [pc, #28]	; (800574c <low_level_init+0x190>)
 8005730:	f7fc f9c1 	bl	8001ab6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8005734:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005738:	461a      	mov	r2, r3
 800573a:	211d      	movs	r1, #29
 800573c:	4803      	ldr	r0, [pc, #12]	; (800574c <low_level_init+0x190>)
 800573e:	f7fc f952 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8005742:	bf00      	nop
 8005744:	3740      	adds	r7, #64	; 0x40
 8005746:	46bd      	mov	sp, r7
 8005748:	bdb0      	pop	{r4, r5, r7, pc}
 800574a:	bf00      	nop
 800574c:	20009c44 	.word	0x20009c44
 8005750:	40028000 	.word	0x40028000
 8005754:	20009c8c 	.word	0x20009c8c
 8005758:	20008374 	.word	0x20008374
 800575c:	200083f4 	.word	0x200083f4
 8005760:	20009bc4 	.word	0x20009bc4
 8005764:	20000358 	.word	0x20000358
 8005768:	08013e40 	.word	0x08013e40

0800576c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b08a      	sub	sp, #40	; 0x28
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8005776:	4b4b      	ldr	r3, [pc, #300]	; (80058a4 <low_level_output+0x138>)
 8005778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800577e:	2300      	movs	r3, #0
 8005780:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8005782:	2300      	movs	r3, #0
 8005784:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8005786:	2300      	movs	r3, #0
 8005788:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800578a:	2300      	movs	r3, #0
 800578c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800578e:	4b45      	ldr	r3, [pc, #276]	; (80058a4 <low_level_output+0x138>)
 8005790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005792:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8005794:	2300      	movs	r3, #0
 8005796:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	623b      	str	r3, [r7, #32]
 800579c:	e05a      	b.n	8005854 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	da03      	bge.n	80057ae <low_level_output+0x42>
      {
        errval = ERR_USE;
 80057a6:	23f8      	movs	r3, #248	; 0xf8
 80057a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 80057ac:	e05c      	b.n	8005868 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	895b      	ldrh	r3, [r3, #10]
 80057b2:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80057b4:	2300      	movs	r3, #0
 80057b6:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80057b8:	e02f      	b.n	800581a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80057ba:	69fa      	ldr	r2, [r7, #28]
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	18d0      	adds	r0, r2, r3
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	18d1      	adds	r1, r2, r3
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	461a      	mov	r2, r3
 80057d2:	f00d fb48 	bl	8012e66 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	da03      	bge.n	80057ec <low_level_output+0x80>
        {
          errval = ERR_USE;
 80057e4:	23f8      	movs	r3, #248	; 0xf8
 80057e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80057ea:	e03d      	b.n	8005868 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80057f2:	693a      	ldr	r2, [r7, #16]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	4413      	add	r3, r2
 80057f8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80057fc:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005808:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005814:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8005816:	2300      	movs	r3, #0
 8005818:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	4413      	add	r3, r2
 8005820:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005824:	4293      	cmp	r3, r2
 8005826:	d8c8      	bhi.n	80057ba <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8005828:	69fa      	ldr	r2, [r7, #28]
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	18d0      	adds	r0, r2, r3
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	4413      	add	r3, r2
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	4619      	mov	r1, r3
 800583a:	f00d fb14 	bl	8012e66 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	4413      	add	r3, r2
 8005844:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4413      	add	r3, r2
 800584c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	623b      	str	r3, [r7, #32]
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1a1      	bne.n	800579e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800585a:	6979      	ldr	r1, [r7, #20]
 800585c:	4811      	ldr	r0, [pc, #68]	; (80058a4 <low_level_output+0x138>)
 800585e:	f7fb fed5 	bl	800160c <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8005862:	2300      	movs	r3, #0
 8005864:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8005868:	4b0e      	ldr	r3, [pc, #56]	; (80058a4 <low_level_output+0x138>)
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	f241 0314 	movw	r3, #4116	; 0x1014
 8005870:	4413      	add	r3, r2
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0320 	and.w	r3, r3, #32
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00d      	beq.n	8005898 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800587c:	4b09      	ldr	r3, [pc, #36]	; (80058a4 <low_level_output+0x138>)
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	f241 0314 	movw	r3, #4116	; 0x1014
 8005884:	4413      	add	r3, r2
 8005886:	2220      	movs	r2, #32
 8005888:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800588a:	4b06      	ldr	r3, [pc, #24]	; (80058a4 <low_level_output+0x138>)
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	f241 0304 	movw	r3, #4100	; 0x1004
 8005892:	4413      	add	r3, r2
 8005894:	2200      	movs	r2, #0
 8005896:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8005898:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800589c:	4618      	mov	r0, r3
 800589e:	3728      	adds	r7, #40	; 0x28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	20009c44 	.word	0x20009c44

080058a8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b08c      	sub	sp, #48	; 0x30
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80058b0:	2300      	movs	r3, #0
 80058b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 80058b4:	2300      	movs	r3, #0
 80058b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 80058b8:	2300      	movs	r3, #0
 80058ba:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 80058bc:	2300      	movs	r3, #0
 80058be:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80058c4:	2300      	movs	r3, #0
 80058c6:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80058c8:	2300      	movs	r3, #0
 80058ca:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80058cc:	484f      	ldr	r0, [pc, #316]	; (8005a0c <low_level_input+0x164>)
 80058ce:	f7fb ff87 	bl	80017e0 <HAL_ETH_GetReceivedFrame_IT>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <low_level_input+0x34>

    return NULL;
 80058d8:	2300      	movs	r3, #0
 80058da:	e092      	b.n	8005a02 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80058dc:	4b4b      	ldr	r3, [pc, #300]	; (8005a0c <low_level_input+0x164>)
 80058de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e0:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80058e2:	4b4a      	ldr	r3, [pc, #296]	; (8005a0c <low_level_input+0x164>)
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 80058e8:	89fb      	ldrh	r3, [r7, #14]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d007      	beq.n	80058fe <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80058ee:	89fb      	ldrh	r3, [r7, #14]
 80058f0:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80058f4:	4619      	mov	r1, r3
 80058f6:	2000      	movs	r0, #0
 80058f8:	f004 fbaa 	bl	800a050 <pbuf_alloc>
 80058fc:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 80058fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005900:	2b00      	cmp	r3, #0
 8005902:	d04b      	beq.n	800599c <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8005904:	4b41      	ldr	r3, [pc, #260]	; (8005a0c <low_level_input+0x164>)
 8005906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005908:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800590a:	2300      	movs	r3, #0
 800590c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800590e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005910:	62bb      	str	r3, [r7, #40]	; 0x28
 8005912:	e040      	b.n	8005996 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8005914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005916:	895b      	ldrh	r3, [r3, #10]
 8005918:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800591a:	2300      	movs	r3, #0
 800591c:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800591e:	e021      	b.n	8005964 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8005920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005922:	685a      	ldr	r2, [r3, #4]
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	18d0      	adds	r0, r2, r3
 8005928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	18d1      	adds	r1, r2, r3
 800592e:	69fa      	ldr	r2, [r7, #28]
 8005930:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8005934:	1a9b      	subs	r3, r3, r2
 8005936:	461a      	mov	r2, r3
 8005938:	f00d fa95 	bl	8012e66 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800593c:	6a3b      	ldr	r3, [r7, #32]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8005948:	69fa      	ldr	r2, [r7, #28]
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	4413      	add	r3, r2
 800594e:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8005952:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800595e:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8005960:	2300      	movs	r3, #0
 8005962:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	4413      	add	r3, r2
 800596a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800596e:	4293      	cmp	r3, r2
 8005970:	d8d6      	bhi.n	8005920 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8005972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	18d0      	adds	r0, r2, r3
 800597a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	4413      	add	r3, r2
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	4619      	mov	r1, r3
 8005984:	f00d fa6f 	bl	8012e66 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8005988:	69fa      	ldr	r2, [r7, #28]
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	4413      	add	r3, r2
 800598e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8005990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	62bb      	str	r3, [r7, #40]	; 0x28
 8005996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1bb      	bne.n	8005914 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800599c:	4b1b      	ldr	r3, [pc, #108]	; (8005a0c <low_level_input+0x164>)
 800599e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a0:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80059a2:	2300      	movs	r3, #0
 80059a4:	613b      	str	r3, [r7, #16]
 80059a6:	e00b      	b.n	80059c0 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80059a8:	6a3b      	ldr	r3, [r7, #32]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80059b4:	6a3b      	ldr	r3, [r7, #32]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	3301      	adds	r3, #1
 80059be:	613b      	str	r3, [r7, #16]
 80059c0:	4b12      	ldr	r3, [pc, #72]	; (8005a0c <low_level_input+0x164>)
 80059c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d3ee      	bcc.n	80059a8 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 80059ca:	4b10      	ldr	r3, [pc, #64]	; (8005a0c <low_level_input+0x164>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80059d0:	4b0e      	ldr	r3, [pc, #56]	; (8005a0c <low_level_input+0x164>)
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	f241 0314 	movw	r3, #4116	; 0x1014
 80059d8:	4413      	add	r3, r2
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00d      	beq.n	8005a00 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80059e4:	4b09      	ldr	r3, [pc, #36]	; (8005a0c <low_level_input+0x164>)
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	f241 0314 	movw	r3, #4116	; 0x1014
 80059ec:	4413      	add	r3, r2
 80059ee:	2280      	movs	r2, #128	; 0x80
 80059f0:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80059f2:	4b06      	ldr	r3, [pc, #24]	; (8005a0c <low_level_input+0x164>)
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	f241 0308 	movw	r3, #4104	; 0x1008
 80059fa:	4413      	add	r3, r2
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]
  }
  return p;
 8005a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3730      	adds	r7, #48	; 0x30
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20009c44 	.word	0x20009c44

08005a10 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8005a1c:	4b12      	ldr	r3, [pc, #72]	; (8005a68 <ethernetif_input+0x58>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f04f 31ff 	mov.w	r1, #4294967295
 8005a24:	4618      	mov	r0, r3
 8005a26:	f000 fa8b 	bl	8005f40 <osSemaphoreWait>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1f5      	bne.n	8005a1c <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8005a30:	480e      	ldr	r0, [pc, #56]	; (8005a6c <ethernetif_input+0x5c>)
 8005a32:	f00d f88d 	bl	8012b50 <sys_mutex_lock>
        p = low_level_input( netif );
 8005a36:	68f8      	ldr	r0, [r7, #12]
 8005a38:	f7ff ff36 	bl	80058a8 <low_level_input>
 8005a3c:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00a      	beq.n	8005a5a <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	68f9      	ldr	r1, [r7, #12]
 8005a4a:	68b8      	ldr	r0, [r7, #8]
 8005a4c:	4798      	blx	r3
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d002      	beq.n	8005a5a <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8005a54:	68b8      	ldr	r0, [r7, #8]
 8005a56:	f004 fddf 	bl	800a618 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8005a5a:	4804      	ldr	r0, [pc, #16]	; (8005a6c <ethernetif_input+0x5c>)
 8005a5c:	f00d f887 	bl	8012b6e <sys_mutex_unlock>
      } while(p!=NULL);
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1e4      	bne.n	8005a30 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8005a66:	e7d9      	b.n	8005a1c <ethernetif_input+0xc>
 8005a68:	20000358 	.word	0x20000358
 8005a6c:	2000b45c 	.word	0x2000b45c

08005a70 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d106      	bne.n	8005a8c <ethernetif_init+0x1c>
 8005a7e:	4b0e      	ldr	r3, [pc, #56]	; (8005ab8 <ethernetif_init+0x48>)
 8005a80:	f44f 720e 	mov.w	r2, #568	; 0x238
 8005a84:	490d      	ldr	r1, [pc, #52]	; (8005abc <ethernetif_init+0x4c>)
 8005a86:	480e      	ldr	r0, [pc, #56]	; (8005ac0 <ethernetif_init+0x50>)
 8005a88:	f00d fa5e 	bl	8012f48 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2273      	movs	r2, #115	; 0x73
 8005a90:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2274      	movs	r2, #116	; 0x74
 8005a98:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a09      	ldr	r2, [pc, #36]	; (8005ac4 <ethernetif_init+0x54>)
 8005aa0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a08      	ldr	r2, [pc, #32]	; (8005ac8 <ethernetif_init+0x58>)
 8005aa6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f7ff fd87 	bl	80055bc <low_level_init>

  return ERR_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3708      	adds	r7, #8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	08013e5c 	.word	0x08013e5c
 8005abc:	08013e78 	.word	0x08013e78
 8005ac0:	08013e88 	.word	0x08013e88
 8005ac4:	08010cfd 	.word	0x08010cfd
 8005ac8:	0800576d 	.word	0x0800576d

08005acc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005ad0:	f7fb fa1a 	bl	8000f08 <HAL_GetTick>
 8005ad4:	4603      	mov	r3, r0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8005aec:	f107 0308 	add.w	r3, r7, #8
 8005af0:	461a      	mov	r2, r3
 8005af2:	2101      	movs	r1, #1
 8005af4:	4816      	ldr	r0, [pc, #88]	; (8005b50 <ethernetif_set_link+0x74>)
 8005af6:	f7fb ff76 	bl	80019e6 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	f003 0304 	and.w	r3, r3, #4
 8005b00:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005b0a:	f003 0304 	and.w	r3, r3, #4
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d108      	bne.n	8005b24 <ethernetif_set_link+0x48>
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d005      	beq.n	8005b24 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f004 f969 	bl	8009df4 <netif_set_link_up>
 8005b22:	e011      	b.n	8005b48 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005b2c:	089b      	lsrs	r3, r3, #2
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d007      	beq.n	8005b48 <ethernetif_set_link+0x6c>
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d104      	bne.n	8005b48 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f004 f98a 	bl	8009e5c <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8005b48:	20c8      	movs	r0, #200	; 0xc8
 8005b4a:	f000 f916 	bl	8005d7a <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8005b4e:	e7cd      	b.n	8005aec <ethernetif_set_link+0x10>
 8005b50:	20009c44 	.word	0x20009c44

08005b54 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8005b60:	2300      	movs	r3, #0
 8005b62:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005b6a:	089b      	lsrs	r3, r3, #2
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d05d      	beq.n	8005c32 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8005b76:	4b34      	ldr	r3, [pc, #208]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d03f      	beq.n	8005bfe <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8005b7e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b82:	2100      	movs	r1, #0
 8005b84:	4830      	ldr	r0, [pc, #192]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005b86:	f7fb ff96 	bl	8001ab6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8005b8a:	f7fb f9bd 	bl	8000f08 <HAL_GetTick>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8005b92:	f107 0308 	add.w	r3, r7, #8
 8005b96:	461a      	mov	r2, r3
 8005b98:	2101      	movs	r1, #1
 8005b9a:	482b      	ldr	r0, [pc, #172]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005b9c:	f7fb ff23 	bl	80019e6 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8005ba0:	f7fb f9b2 	bl	8000f08 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005bae:	d828      	bhi.n	8005c02 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f003 0320 	and.w	r3, r3, #32
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0eb      	beq.n	8005b92 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8005bba:	f107 0308 	add.w	r3, r7, #8
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	2110      	movs	r1, #16
 8005bc2:	4821      	ldr	r0, [pc, #132]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005bc4:	f7fb ff0f 	bl	80019e6 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	f003 0304 	and.w	r3, r3, #4
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d004      	beq.n	8005bdc <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8005bd2:	4b1d      	ldr	r3, [pc, #116]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005bd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005bd8:	60da      	str	r2, [r3, #12]
 8005bda:	e002      	b.n	8005be2 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8005bdc:	4b1a      	ldr	r3, [pc, #104]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8005bec:	4b16      	ldr	r3, [pc, #88]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005bee:	2200      	movs	r2, #0
 8005bf0:	609a      	str	r2, [r3, #8]
 8005bf2:	e016      	b.n	8005c22 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8005bf4:	4b14      	ldr	r3, [pc, #80]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005bf6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005bfa:	609a      	str	r2, [r3, #8]
 8005bfc:	e011      	b.n	8005c22 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8005bfe:	bf00      	nop
 8005c00:	e000      	b.n	8005c04 <ethernetif_update_config+0xb0>
          goto error;
 8005c02:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8005c04:	4b10      	ldr	r3, [pc, #64]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	08db      	lsrs	r3, r3, #3
 8005c0a:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8005c0c:	4b0e      	ldr	r3, [pc, #56]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	085b      	lsrs	r3, r3, #1
 8005c12:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8005c14:	4313      	orrs	r3, r2
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	461a      	mov	r2, r3
 8005c1a:	2100      	movs	r1, #0
 8005c1c:	480a      	ldr	r0, [pc, #40]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005c1e:	f7fb ff4a 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8005c22:	2100      	movs	r1, #0
 8005c24:	4808      	ldr	r0, [pc, #32]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005c26:	f7fc f80b 	bl	8001c40 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8005c2a:	4807      	ldr	r0, [pc, #28]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005c2c:	f7fb ffa9 	bl	8001b82 <HAL_ETH_Start>
 8005c30:	e002      	b.n	8005c38 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8005c32:	4805      	ldr	r0, [pc, #20]	; (8005c48 <ethernetif_update_config+0xf4>)
 8005c34:	f7fb ffd4 	bl	8001be0 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f807 	bl	8005c4c <ethernetif_notify_conn_changed>
}
 8005c3e:	bf00      	nop
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	20009c44 	.word	0x20009c44

08005c4c <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	4603      	mov	r3, r0
 8005c68:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005c6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c72:	2b84      	cmp	r3, #132	; 0x84
 8005c74:	d005      	beq.n	8005c82 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005c76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	3303      	adds	r3, #3
 8005c80:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005c82:	68fb      	ldr	r3, [r7, #12]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3714      	adds	r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c96:	f3ef 8305 	mrs	r3, IPSR
 8005c9a:	607b      	str	r3, [r7, #4]
  return(result);
 8005c9c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	bf14      	ite	ne
 8005ca2:	2301      	movne	r3, #1
 8005ca4:	2300      	moveq	r3, #0
 8005ca6:	b2db      	uxtb	r3, r3
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005cb8:	f001 fcbc 	bl	8007634 <vTaskStartScheduler>
  
  return osOK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005cc6:	f7ff ffe3 	bl	8005c90 <inHandlerMode>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d003      	beq.n	8005cd8 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8005cd0:	f001 fdda 	bl	8007888 <xTaskGetTickCountFromISR>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	e002      	b.n	8005cde <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8005cd8:	f001 fdc6 	bl	8007868 <xTaskGetTickCount>
 8005cdc:	4603      	mov	r3, r0
  }
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005ce2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ce4:	b089      	sub	sp, #36	; 0x24
 8005ce6:	af04      	add	r7, sp, #16
 8005ce8:	6078      	str	r0, [r7, #4]
 8005cea:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	695b      	ldr	r3, [r3, #20]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d020      	beq.n	8005d36 <osThreadCreate+0x54>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d01c      	beq.n	8005d36 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685c      	ldr	r4, [r3, #4]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681d      	ldr	r5, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	691e      	ldr	r6, [r3, #16]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7ff ffa6 	bl	8005c60 <makeFreeRtosPriority>
 8005d14:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d1e:	9202      	str	r2, [sp, #8]
 8005d20:	9301      	str	r3, [sp, #4]
 8005d22:	9100      	str	r1, [sp, #0]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	4632      	mov	r2, r6
 8005d28:	4629      	mov	r1, r5
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f001 fa9a 	bl	8007264 <xTaskCreateStatic>
 8005d30:	4603      	mov	r3, r0
 8005d32:	60fb      	str	r3, [r7, #12]
 8005d34:	e01c      	b.n	8005d70 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	685c      	ldr	r4, [r3, #4]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d42:	b29e      	uxth	r6, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7ff ff88 	bl	8005c60 <makeFreeRtosPriority>
 8005d50:	4602      	mov	r2, r0
 8005d52:	f107 030c 	add.w	r3, r7, #12
 8005d56:	9301      	str	r3, [sp, #4]
 8005d58:	9200      	str	r2, [sp, #0]
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	4632      	mov	r2, r6
 8005d5e:	4629      	mov	r1, r5
 8005d60:	4620      	mov	r0, r4
 8005d62:	f001 fae2 	bl	800732a <xTaskCreate>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d001      	beq.n	8005d70 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	e000      	b.n	8005d72 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005d70:	68fb      	ldr	r3, [r7, #12]
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d7a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b084      	sub	sp, #16
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d001      	beq.n	8005d90 <osDelay+0x16>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	e000      	b.n	8005d92 <osDelay+0x18>
 8005d90:	2301      	movs	r3, #1
 8005d92:	4618      	mov	r0, r3
 8005d94:	f001 fc18 	bl	80075c8 <vTaskDelay>
  
  return osOK;
 8005d98:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b082      	sub	sp, #8
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d007      	beq.n	8005dc2 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	4619      	mov	r1, r3
 8005db8:	2001      	movs	r0, #1
 8005dba:	f000 fc54 	bl	8006666 <xQueueCreateMutexStatic>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	e003      	b.n	8005dca <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005dc2:	2001      	movs	r0, #1
 8005dc4:	f000 fc37 	bl	8006636 <xQueueCreateMutex>
 8005dc8:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3708      	adds	r7, #8
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
	...

08005dd4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005dde:	2300      	movs	r3, #0
 8005de0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <osMutexWait+0x18>
    return osErrorParameter;
 8005de8:	2380      	movs	r3, #128	; 0x80
 8005dea:	e03a      	b.n	8005e62 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8005dec:	2300      	movs	r3, #0
 8005dee:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df6:	d103      	bne.n	8005e00 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005df8:	f04f 33ff 	mov.w	r3, #4294967295
 8005dfc:	60fb      	str	r3, [r7, #12]
 8005dfe:	e009      	b.n	8005e14 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d006      	beq.n	8005e14 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d101      	bne.n	8005e14 <osMutexWait+0x40>
      ticks = 1;
 8005e10:	2301      	movs	r3, #1
 8005e12:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005e14:	f7ff ff3c 	bl	8005c90 <inHandlerMode>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d017      	beq.n	8005e4e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005e1e:	f107 0308 	add.w	r3, r7, #8
 8005e22:	461a      	mov	r2, r3
 8005e24:	2100      	movs	r1, #0
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f001 f86e 	bl	8006f08 <xQueueReceiveFromISR>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d001      	beq.n	8005e36 <osMutexWait+0x62>
      return osErrorOS;
 8005e32:	23ff      	movs	r3, #255	; 0xff
 8005e34:	e015      	b.n	8005e62 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d011      	beq.n	8005e60 <osMutexWait+0x8c>
 8005e3c:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <osMutexWait+0x98>)
 8005e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e42:	601a      	str	r2, [r3, #0]
 8005e44:	f3bf 8f4f 	dsb	sy
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	e008      	b.n	8005e60 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005e4e:	68f9      	ldr	r1, [r7, #12]
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 ff45 	bl	8006ce0 <xQueueSemaphoreTake>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d001      	beq.n	8005e60 <osMutexWait+0x8c>
    return osErrorOS;
 8005e5c:	23ff      	movs	r3, #255	; 0xff
 8005e5e:	e000      	b.n	8005e62 <osMutexWait+0x8e>
  }
  
  return osOK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3710      	adds	r7, #16
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	e000ed04 	.word	0xe000ed04

08005e70 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005e80:	f7ff ff06 	bl	8005c90 <inHandlerMode>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d016      	beq.n	8005eb8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005e8a:	f107 0308 	add.w	r3, r7, #8
 8005e8e:	4619      	mov	r1, r3
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 fda9 	bl	80069e8 <xQueueGiveFromISR>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d001      	beq.n	8005ea0 <osMutexRelease+0x30>
      return osErrorOS;
 8005e9c:	23ff      	movs	r3, #255	; 0xff
 8005e9e:	e017      	b.n	8005ed0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d013      	beq.n	8005ece <osMutexRelease+0x5e>
 8005ea6:	4b0c      	ldr	r3, [pc, #48]	; (8005ed8 <osMutexRelease+0x68>)
 8005ea8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eac:	601a      	str	r2, [r3, #0]
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	f3bf 8f6f 	isb	sy
 8005eb6:	e00a      	b.n	8005ece <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8005eb8:	2300      	movs	r3, #0
 8005eba:	2200      	movs	r2, #0
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 fbec 	bl	800669c <xQueueGenericSend>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d001      	beq.n	8005ece <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8005eca:	23ff      	movs	r3, #255	; 0xff
 8005ecc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8005ece:	68fb      	ldr	r3, [r7, #12]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3710      	adds	r7, #16
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	e000ed04 	.word	0xe000ed04

08005edc <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af02      	add	r7, sp, #8
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00f      	beq.n	8005f0e <osSemaphoreCreate+0x32>
    if (count == 1) {
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d10a      	bne.n	8005f0a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	2203      	movs	r2, #3
 8005efa:	9200      	str	r2, [sp, #0]
 8005efc:	2200      	movs	r2, #0
 8005efe:	2100      	movs	r1, #0
 8005f00:	2001      	movs	r0, #1
 8005f02:	f000 fa9b 	bl	800643c <xQueueGenericCreateStatic>
 8005f06:	4603      	mov	r3, r0
 8005f08:	e016      	b.n	8005f38 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	e014      	b.n	8005f38 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d110      	bne.n	8005f36 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8005f14:	2203      	movs	r2, #3
 8005f16:	2100      	movs	r1, #0
 8005f18:	2001      	movs	r0, #1
 8005f1a:	f000 fb11 	bl	8006540 <xQueueGenericCreate>
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <osSemaphoreCreate+0x56>
 8005f26:	2300      	movs	r3, #0
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 fbb5 	bl	800669c <xQueueGenericSend>
      return sema;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	e000      	b.n	8005f38 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005f36:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005f54:	2380      	movs	r3, #128	; 0x80
 8005f56:	e03a      	b.n	8005fce <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f62:	d103      	bne.n	8005f6c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005f64:	f04f 33ff 	mov.w	r3, #4294967295
 8005f68:	60fb      	str	r3, [r7, #12]
 8005f6a:	e009      	b.n	8005f80 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d006      	beq.n	8005f80 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d101      	bne.n	8005f80 <osSemaphoreWait+0x40>
      ticks = 1;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005f80:	f7ff fe86 	bl	8005c90 <inHandlerMode>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d017      	beq.n	8005fba <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005f8a:	f107 0308 	add.w	r3, r7, #8
 8005f8e:	461a      	mov	r2, r3
 8005f90:	2100      	movs	r1, #0
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 ffb8 	bl	8006f08 <xQueueReceiveFromISR>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d001      	beq.n	8005fa2 <osSemaphoreWait+0x62>
      return osErrorOS;
 8005f9e:	23ff      	movs	r3, #255	; 0xff
 8005fa0:	e015      	b.n	8005fce <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d011      	beq.n	8005fcc <osSemaphoreWait+0x8c>
 8005fa8:	4b0b      	ldr	r3, [pc, #44]	; (8005fd8 <osSemaphoreWait+0x98>)
 8005faa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	e008      	b.n	8005fcc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005fba:	68f9      	ldr	r1, [r7, #12]
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 fe8f 	bl	8006ce0 <xQueueSemaphoreTake>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d001      	beq.n	8005fcc <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005fc8:	23ff      	movs	r3, #255	; 0xff
 8005fca:	e000      	b.n	8005fce <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	e000ed04 	.word	0xe000ed04

08005fdc <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005fec:	f7ff fe50 	bl	8005c90 <inHandlerMode>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d016      	beq.n	8006024 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005ff6:	f107 0308 	add.w	r3, r7, #8
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 fcf3 	bl	80069e8 <xQueueGiveFromISR>
 8006002:	4603      	mov	r3, r0
 8006004:	2b01      	cmp	r3, #1
 8006006:	d001      	beq.n	800600c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8006008:	23ff      	movs	r3, #255	; 0xff
 800600a:	e017      	b.n	800603c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d013      	beq.n	800603a <osSemaphoreRelease+0x5e>
 8006012:	4b0c      	ldr	r3, [pc, #48]	; (8006044 <osSemaphoreRelease+0x68>)
 8006014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006018:	601a      	str	r2, [r3, #0]
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	f3bf 8f6f 	isb	sy
 8006022:	e00a      	b.n	800603a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006024:	2300      	movs	r3, #0
 8006026:	2200      	movs	r2, #0
 8006028:	2100      	movs	r1, #0
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fb36 	bl	800669c <xQueueGenericSend>
 8006030:	4603      	mov	r3, r0
 8006032:	2b01      	cmp	r3, #1
 8006034:	d001      	beq.n	800603a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006036:	23ff      	movs	r3, #255	; 0xff
 8006038:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800603a:	68fb      	ldr	r3, [r7, #12]
}
 800603c:	4618      	mov	r0, r3
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	e000ed04 	.word	0xe000ed04

08006048 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006048:	b590      	push	{r4, r7, lr}
 800604a:	b085      	sub	sp, #20
 800604c:	af02      	add	r7, sp, #8
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d011      	beq.n	800607e <osMessageCreate+0x36>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00d      	beq.n	800607e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6818      	ldr	r0, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6859      	ldr	r1, [r3, #4]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689a      	ldr	r2, [r3, #8]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	2400      	movs	r4, #0
 8006074:	9400      	str	r4, [sp, #0]
 8006076:	f000 f9e1 	bl	800643c <xQueueGenericCreateStatic>
 800607a:	4603      	mov	r3, r0
 800607c:	e008      	b.n	8006090 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6818      	ldr	r0, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	4619      	mov	r1, r3
 800608a:	f000 fa59 	bl	8006540 <xQueueGenericCreate>
 800608e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006090:	4618      	mov	r0, r3
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	bd90      	pop	{r4, r7, pc}

08006098 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80060a4:	2300      	movs	r3, #0
 80060a6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <osMessagePut+0x1e>
    ticks = 1;
 80060b2:	2301      	movs	r3, #1
 80060b4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80060b6:	f7ff fdeb 	bl	8005c90 <inHandlerMode>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d018      	beq.n	80060f2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80060c0:	f107 0210 	add.w	r2, r7, #16
 80060c4:	f107 0108 	add.w	r1, r7, #8
 80060c8:	2300      	movs	r3, #0
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 fbec 	bl	80068a8 <xQueueGenericSendFromISR>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d001      	beq.n	80060da <osMessagePut+0x42>
      return osErrorOS;
 80060d6:	23ff      	movs	r3, #255	; 0xff
 80060d8:	e018      	b.n	800610c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d014      	beq.n	800610a <osMessagePut+0x72>
 80060e0:	4b0c      	ldr	r3, [pc, #48]	; (8006114 <osMessagePut+0x7c>)
 80060e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	f3bf 8f6f 	isb	sy
 80060f0:	e00b      	b.n	800610a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80060f2:	f107 0108 	add.w	r1, r7, #8
 80060f6:	2300      	movs	r3, #0
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 face 	bl	800669c <xQueueGenericSend>
 8006100:	4603      	mov	r3, r0
 8006102:	2b01      	cmp	r3, #1
 8006104:	d001      	beq.n	800610a <osMessagePut+0x72>
      return osErrorOS;
 8006106:	23ff      	movs	r3, #255	; 0xff
 8006108:	e000      	b.n	800610c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3718      	adds	r7, #24
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	e000ed04 	.word	0xe000ed04

08006118 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8006118:	b590      	push	{r4, r7, lr}
 800611a:	b08b      	sub	sp, #44	; 0x2c
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8006128:	2300      	movs	r3, #0
 800612a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10a      	bne.n	8006148 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8006132:	2380      	movs	r3, #128	; 0x80
 8006134:	617b      	str	r3, [r7, #20]
    return event;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	461c      	mov	r4, r3
 800613a:	f107 0314 	add.w	r3, r7, #20
 800613e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006142:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006146:	e054      	b.n	80061f2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8006148:	2300      	movs	r3, #0
 800614a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800614c:	2300      	movs	r3, #0
 800614e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006156:	d103      	bne.n	8006160 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8006158:	f04f 33ff 	mov.w	r3, #4294967295
 800615c:	627b      	str	r3, [r7, #36]	; 0x24
 800615e:	e009      	b.n	8006174 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d006      	beq.n	8006174 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800616a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <osMessageGet+0x5c>
      ticks = 1;
 8006170:	2301      	movs	r3, #1
 8006172:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006174:	f7ff fd8c 	bl	8005c90 <inHandlerMode>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d01c      	beq.n	80061b8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800617e:	f107 0220 	add.w	r2, r7, #32
 8006182:	f107 0314 	add.w	r3, r7, #20
 8006186:	3304      	adds	r3, #4
 8006188:	4619      	mov	r1, r3
 800618a:	68b8      	ldr	r0, [r7, #8]
 800618c:	f000 febc 	bl	8006f08 <xQueueReceiveFromISR>
 8006190:	4603      	mov	r3, r0
 8006192:	2b01      	cmp	r3, #1
 8006194:	d102      	bne.n	800619c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8006196:	2310      	movs	r3, #16
 8006198:	617b      	str	r3, [r7, #20]
 800619a:	e001      	b.n	80061a0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80061a0:	6a3b      	ldr	r3, [r7, #32]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d01d      	beq.n	80061e2 <osMessageGet+0xca>
 80061a6:	4b15      	ldr	r3, [pc, #84]	; (80061fc <osMessageGet+0xe4>)
 80061a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	f3bf 8f4f 	dsb	sy
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	e014      	b.n	80061e2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80061b8:	f107 0314 	add.w	r3, r7, #20
 80061bc:	3304      	adds	r3, #4
 80061be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061c0:	4619      	mov	r1, r3
 80061c2:	68b8      	ldr	r0, [r7, #8]
 80061c4:	f000 fca6 	bl	8006b14 <xQueueReceive>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d102      	bne.n	80061d4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80061ce:	2310      	movs	r3, #16
 80061d0:	617b      	str	r3, [r7, #20]
 80061d2:	e006      	b.n	80061e2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <osMessageGet+0xc6>
 80061da:	2300      	movs	r3, #0
 80061dc:	e000      	b.n	80061e0 <osMessageGet+0xc8>
 80061de:	2340      	movs	r3, #64	; 0x40
 80061e0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	461c      	mov	r4, r3
 80061e6:	f107 0314 	add.w	r3, r7, #20
 80061ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80061ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	372c      	adds	r7, #44	; 0x2c
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd90      	pop	{r4, r7, pc}
 80061fa:	bf00      	nop
 80061fc:	e000ed04 	.word	0xe000ed04

08006200 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f103 0208 	add.w	r2, r3, #8
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f04f 32ff 	mov.w	r2, #4294967295
 8006218:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f103 0208 	add.w	r2, r3, #8
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f103 0208 	add.w	r2, r3, #8
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800624e:	bf00      	nop
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr

0800625a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800625a:	b480      	push	{r7}
 800625c:	b085      	sub	sp, #20
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
 8006262:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	683a      	ldr	r2, [r7, #0]
 800627e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	601a      	str	r2, [r3, #0]
}
 8006296:	bf00      	nop
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062a2:	b480      	push	{r7}
 80062a4:	b085      	sub	sp, #20
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
 80062aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b8:	d103      	bne.n	80062c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	60fb      	str	r3, [r7, #12]
 80062c0:	e00c      	b.n	80062dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	3308      	adds	r3, #8
 80062c6:	60fb      	str	r3, [r7, #12]
 80062c8:	e002      	b.n	80062d0 <vListInsert+0x2e>
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d2f6      	bcs.n	80062ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	1c5a      	adds	r2, r3, #1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	601a      	str	r2, [r3, #0]
}
 8006308:	bf00      	nop
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	6892      	ldr	r2, [r2, #8]
 800632a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	6852      	ldr	r2, [r2, #4]
 8006334:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	429a      	cmp	r2, r3
 800633e:	d103      	bne.n	8006348 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689a      	ldr	r2, [r3, #8]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	1e5a      	subs	r2, r3, #1
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
}
 800635c:	4618      	mov	r0, r3
 800635e:	3714      	adds	r7, #20
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10c      	bne.n	8006396 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800637c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006380:	b672      	cpsid	i
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	b662      	cpsie	i
 8006390:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006392:	bf00      	nop
 8006394:	e7fe      	b.n	8006394 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006396:	f002 f8e1 	bl	800855c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063a2:	68f9      	ldr	r1, [r7, #12]
 80063a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80063a6:	fb01 f303 	mul.w	r3, r1, r3
 80063aa:	441a      	add	r2, r3
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2200      	movs	r2, #0
 80063b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c6:	3b01      	subs	r3, #1
 80063c8:	68f9      	ldr	r1, [r7, #12]
 80063ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80063cc:	fb01 f303 	mul.w	r3, r1, r3
 80063d0:	441a      	add	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	22ff      	movs	r2, #255	; 0xff
 80063da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	22ff      	movs	r2, #255	; 0xff
 80063e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d114      	bne.n	8006416 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d01a      	beq.n	800642a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	3310      	adds	r3, #16
 80063f8:	4618      	mov	r0, r3
 80063fa:	f001 fb9b 	bl	8007b34 <xTaskRemoveFromEventList>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d012      	beq.n	800642a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006404:	4b0c      	ldr	r3, [pc, #48]	; (8006438 <xQueueGenericReset+0xd0>)
 8006406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800640a:	601a      	str	r2, [r3, #0]
 800640c:	f3bf 8f4f 	dsb	sy
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	e009      	b.n	800642a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	3310      	adds	r3, #16
 800641a:	4618      	mov	r0, r3
 800641c:	f7ff fef0 	bl	8006200 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	3324      	adds	r3, #36	; 0x24
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff feeb 	bl	8006200 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800642a:	f002 f8cb 	bl	80085c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800642e:	2301      	movs	r3, #1
}
 8006430:	4618      	mov	r0, r3
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	e000ed04 	.word	0xe000ed04

0800643c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800643c:	b580      	push	{r7, lr}
 800643e:	b08e      	sub	sp, #56	; 0x38
 8006440:	af02      	add	r7, sp, #8
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
 8006448:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d10c      	bne.n	800646a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8006450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006454:	b672      	cpsid	i
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	b662      	cpsie	i
 8006464:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006466:	bf00      	nop
 8006468:	e7fe      	b.n	8006468 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d10c      	bne.n	800648a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8006470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006474:	b672      	cpsid	i
 8006476:	f383 8811 	msr	BASEPRI, r3
 800647a:	f3bf 8f6f 	isb	sy
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	b662      	cpsie	i
 8006484:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006486:	bf00      	nop
 8006488:	e7fe      	b.n	8006488 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d002      	beq.n	8006496 <xQueueGenericCreateStatic+0x5a>
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <xQueueGenericCreateStatic+0x5e>
 8006496:	2301      	movs	r3, #1
 8006498:	e000      	b.n	800649c <xQueueGenericCreateStatic+0x60>
 800649a:	2300      	movs	r3, #0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10c      	bne.n	80064ba <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a4:	b672      	cpsid	i
 80064a6:	f383 8811 	msr	BASEPRI, r3
 80064aa:	f3bf 8f6f 	isb	sy
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	b662      	cpsie	i
 80064b4:	623b      	str	r3, [r7, #32]
}
 80064b6:	bf00      	nop
 80064b8:	e7fe      	b.n	80064b8 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d102      	bne.n	80064c6 <xQueueGenericCreateStatic+0x8a>
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <xQueueGenericCreateStatic+0x8e>
 80064c6:	2301      	movs	r3, #1
 80064c8:	e000      	b.n	80064cc <xQueueGenericCreateStatic+0x90>
 80064ca:	2300      	movs	r3, #0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d10c      	bne.n	80064ea <xQueueGenericCreateStatic+0xae>
	__asm volatile
 80064d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d4:	b672      	cpsid	i
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	b662      	cpsie	i
 80064e4:	61fb      	str	r3, [r7, #28]
}
 80064e6:	bf00      	nop
 80064e8:	e7fe      	b.n	80064e8 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80064ea:	2348      	movs	r3, #72	; 0x48
 80064ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2b48      	cmp	r3, #72	; 0x48
 80064f2:	d00c      	beq.n	800650e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80064f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f8:	b672      	cpsid	i
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	b662      	cpsie	i
 8006508:	61bb      	str	r3, [r7, #24]
}
 800650a:	bf00      	nop
 800650c:	e7fe      	b.n	800650c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800650e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00d      	beq.n	8006536 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800651a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651c:	2201      	movs	r2, #1
 800651e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006522:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	4613      	mov	r3, r2
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	68b9      	ldr	r1, [r7, #8]
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 f847 	bl	80065c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006538:	4618      	mov	r0, r3
 800653a:	3730      	adds	r7, #48	; 0x30
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006540:	b580      	push	{r7, lr}
 8006542:	b08a      	sub	sp, #40	; 0x28
 8006544:	af02      	add	r7, sp, #8
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	4613      	mov	r3, r2
 800654c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d10c      	bne.n	800656e <xQueueGenericCreate+0x2e>
	__asm volatile
 8006554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006558:	b672      	cpsid	i
 800655a:	f383 8811 	msr	BASEPRI, r3
 800655e:	f3bf 8f6f 	isb	sy
 8006562:	f3bf 8f4f 	dsb	sy
 8006566:	b662      	cpsie	i
 8006568:	613b      	str	r3, [r7, #16]
}
 800656a:	bf00      	nop
 800656c:	e7fe      	b.n	800656c <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d102      	bne.n	800657a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006574:	2300      	movs	r3, #0
 8006576:	61fb      	str	r3, [r7, #28]
 8006578:	e004      	b.n	8006584 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	fb02 f303 	mul.w	r3, r2, r3
 8006582:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	3348      	adds	r3, #72	; 0x48
 8006588:	4618      	mov	r0, r3
 800658a:	f002 f913 	bl	80087b4 <pvPortMalloc>
 800658e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d011      	beq.n	80065ba <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	3348      	adds	r3, #72	; 0x48
 800659e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065a8:	79fa      	ldrb	r2, [r7, #7]
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	4613      	mov	r3, r2
 80065b0:	697a      	ldr	r2, [r7, #20]
 80065b2:	68b9      	ldr	r1, [r7, #8]
 80065b4:	68f8      	ldr	r0, [r7, #12]
 80065b6:	f000 f805 	bl	80065c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065ba:	69bb      	ldr	r3, [r7, #24]
	}
 80065bc:	4618      	mov	r0, r3
 80065be:	3720      	adds	r7, #32
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
 80065d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d103      	bne.n	80065e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	69ba      	ldr	r2, [r7, #24]
 80065dc:	601a      	str	r2, [r3, #0]
 80065de:	e002      	b.n	80065e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	68ba      	ldr	r2, [r7, #8]
 80065f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80065f2:	2101      	movs	r1, #1
 80065f4:	69b8      	ldr	r0, [r7, #24]
 80065f6:	f7ff feb7 	bl	8006368 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80065fa:	bf00      	nop
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006602:	b580      	push	{r7, lr}
 8006604:	b082      	sub	sp, #8
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00e      	beq.n	800662e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006622:	2300      	movs	r3, #0
 8006624:	2200      	movs	r2, #0
 8006626:	2100      	movs	r1, #0
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f837 	bl	800669c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800662e:	bf00      	nop
 8006630:	3708      	adds	r7, #8
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}

08006636 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006636:	b580      	push	{r7, lr}
 8006638:	b086      	sub	sp, #24
 800663a:	af00      	add	r7, sp, #0
 800663c:	4603      	mov	r3, r0
 800663e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006640:	2301      	movs	r3, #1
 8006642:	617b      	str	r3, [r7, #20]
 8006644:	2300      	movs	r3, #0
 8006646:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006648:	79fb      	ldrb	r3, [r7, #7]
 800664a:	461a      	mov	r2, r3
 800664c:	6939      	ldr	r1, [r7, #16]
 800664e:	6978      	ldr	r0, [r7, #20]
 8006650:	f7ff ff76 	bl	8006540 <xQueueGenericCreate>
 8006654:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006656:	68f8      	ldr	r0, [r7, #12]
 8006658:	f7ff ffd3 	bl	8006602 <prvInitialiseMutex>

		return xNewQueue;
 800665c:	68fb      	ldr	r3, [r7, #12]
	}
 800665e:	4618      	mov	r0, r3
 8006660:	3718      	adds	r7, #24
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006666:	b580      	push	{r7, lr}
 8006668:	b088      	sub	sp, #32
 800666a:	af02      	add	r7, sp, #8
 800666c:	4603      	mov	r3, r0
 800666e:	6039      	str	r1, [r7, #0]
 8006670:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006672:	2301      	movs	r3, #1
 8006674:	617b      	str	r3, [r7, #20]
 8006676:	2300      	movs	r3, #0
 8006678:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800667a:	79fb      	ldrb	r3, [r7, #7]
 800667c:	9300      	str	r3, [sp, #0]
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	2200      	movs	r2, #0
 8006682:	6939      	ldr	r1, [r7, #16]
 8006684:	6978      	ldr	r0, [r7, #20]
 8006686:	f7ff fed9 	bl	800643c <xQueueGenericCreateStatic>
 800668a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f7ff ffb8 	bl	8006602 <prvInitialiseMutex>

		return xNewQueue;
 8006692:	68fb      	ldr	r3, [r7, #12]
	}
 8006694:	4618      	mov	r0, r3
 8006696:	3718      	adds	r7, #24
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b08e      	sub	sp, #56	; 0x38
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	607a      	str	r2, [r7, #4]
 80066a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80066aa:	2300      	movs	r3, #0
 80066ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80066b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10c      	bne.n	80066d2 <xQueueGenericSend+0x36>
	__asm volatile
 80066b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066bc:	b672      	cpsid	i
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	b662      	cpsie	i
 80066cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80066ce:	bf00      	nop
 80066d0:	e7fe      	b.n	80066d0 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d103      	bne.n	80066e0 <xQueueGenericSend+0x44>
 80066d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d101      	bne.n	80066e4 <xQueueGenericSend+0x48>
 80066e0:	2301      	movs	r3, #1
 80066e2:	e000      	b.n	80066e6 <xQueueGenericSend+0x4a>
 80066e4:	2300      	movs	r3, #0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10c      	bne.n	8006704 <xQueueGenericSend+0x68>
	__asm volatile
 80066ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ee:	b672      	cpsid	i
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	b662      	cpsie	i
 80066fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006700:	bf00      	nop
 8006702:	e7fe      	b.n	8006702 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	2b02      	cmp	r3, #2
 8006708:	d103      	bne.n	8006712 <xQueueGenericSend+0x76>
 800670a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800670c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800670e:	2b01      	cmp	r3, #1
 8006710:	d101      	bne.n	8006716 <xQueueGenericSend+0x7a>
 8006712:	2301      	movs	r3, #1
 8006714:	e000      	b.n	8006718 <xQueueGenericSend+0x7c>
 8006716:	2300      	movs	r3, #0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10c      	bne.n	8006736 <xQueueGenericSend+0x9a>
	__asm volatile
 800671c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006720:	b672      	cpsid	i
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	b662      	cpsie	i
 8006730:	623b      	str	r3, [r7, #32]
}
 8006732:	bf00      	nop
 8006734:	e7fe      	b.n	8006734 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006736:	f001 fbc5 	bl	8007ec4 <xTaskGetSchedulerState>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d102      	bne.n	8006746 <xQueueGenericSend+0xaa>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <xQueueGenericSend+0xae>
 8006746:	2301      	movs	r3, #1
 8006748:	e000      	b.n	800674c <xQueueGenericSend+0xb0>
 800674a:	2300      	movs	r3, #0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10c      	bne.n	800676a <xQueueGenericSend+0xce>
	__asm volatile
 8006750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006754:	b672      	cpsid	i
 8006756:	f383 8811 	msr	BASEPRI, r3
 800675a:	f3bf 8f6f 	isb	sy
 800675e:	f3bf 8f4f 	dsb	sy
 8006762:	b662      	cpsie	i
 8006764:	61fb      	str	r3, [r7, #28]
}
 8006766:	bf00      	nop
 8006768:	e7fe      	b.n	8006768 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800676a:	f001 fef7 	bl	800855c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800676e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006776:	429a      	cmp	r2, r3
 8006778:	d302      	bcc.n	8006780 <xQueueGenericSend+0xe4>
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	2b02      	cmp	r3, #2
 800677e:	d129      	bne.n	80067d4 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	68b9      	ldr	r1, [r7, #8]
 8006784:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006786:	f000 fc5d 	bl	8007044 <prvCopyDataToQueue>
 800678a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800678c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006790:	2b00      	cmp	r3, #0
 8006792:	d010      	beq.n	80067b6 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006796:	3324      	adds	r3, #36	; 0x24
 8006798:	4618      	mov	r0, r3
 800679a:	f001 f9cb 	bl	8007b34 <xTaskRemoveFromEventList>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d013      	beq.n	80067cc <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80067a4:	4b3f      	ldr	r3, [pc, #252]	; (80068a4 <xQueueGenericSend+0x208>)
 80067a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	f3bf 8f6f 	isb	sy
 80067b4:	e00a      	b.n	80067cc <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80067b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d007      	beq.n	80067cc <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80067bc:	4b39      	ldr	r3, [pc, #228]	; (80068a4 <xQueueGenericSend+0x208>)
 80067be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067c2:	601a      	str	r2, [r3, #0]
 80067c4:	f3bf 8f4f 	dsb	sy
 80067c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80067cc:	f001 fefa 	bl	80085c4 <vPortExitCritical>
				return pdPASS;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e063      	b.n	800689c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d103      	bne.n	80067e2 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067da:	f001 fef3 	bl	80085c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80067de:	2300      	movs	r3, #0
 80067e0:	e05c      	b.n	800689c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d106      	bne.n	80067f6 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067e8:	f107 0314 	add.w	r3, r7, #20
 80067ec:	4618      	mov	r0, r3
 80067ee:	f001 fa05 	bl	8007bfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067f2:	2301      	movs	r3, #1
 80067f4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067f6:	f001 fee5 	bl	80085c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067fa:	f000 ff89 	bl	8007710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067fe:	f001 fead 	bl	800855c <vPortEnterCritical>
 8006802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006804:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006808:	b25b      	sxtb	r3, r3
 800680a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680e:	d103      	bne.n	8006818 <xQueueGenericSend+0x17c>
 8006810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006812:	2200      	movs	r2, #0
 8006814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800681e:	b25b      	sxtb	r3, r3
 8006820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006824:	d103      	bne.n	800682e <xQueueGenericSend+0x192>
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800682e:	f001 fec9 	bl	80085c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006832:	1d3a      	adds	r2, r7, #4
 8006834:	f107 0314 	add.w	r3, r7, #20
 8006838:	4611      	mov	r1, r2
 800683a:	4618      	mov	r0, r3
 800683c:	f001 f9f4 	bl	8007c28 <xTaskCheckForTimeOut>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d124      	bne.n	8006890 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006846:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006848:	f000 fcf4 	bl	8007234 <prvIsQueueFull>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d018      	beq.n	8006884 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006854:	3310      	adds	r3, #16
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	4611      	mov	r1, r2
 800685a:	4618      	mov	r0, r3
 800685c:	f001 f944 	bl	8007ae8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006860:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006862:	f000 fc7f 	bl	8007164 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006866:	f000 ff61 	bl	800772c <xTaskResumeAll>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	f47f af7c 	bne.w	800676a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8006872:	4b0c      	ldr	r3, [pc, #48]	; (80068a4 <xQueueGenericSend+0x208>)
 8006874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	e772      	b.n	800676a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006884:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006886:	f000 fc6d 	bl	8007164 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800688a:	f000 ff4f 	bl	800772c <xTaskResumeAll>
 800688e:	e76c      	b.n	800676a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006892:	f000 fc67 	bl	8007164 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006896:	f000 ff49 	bl	800772c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800689a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800689c:	4618      	mov	r0, r3
 800689e:	3738      	adds	r7, #56	; 0x38
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	e000ed04 	.word	0xe000ed04

080068a8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08e      	sub	sp, #56	; 0x38
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
 80068b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80068ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d10c      	bne.n	80068da <xQueueGenericSendFromISR+0x32>
	__asm volatile
 80068c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c4:	b672      	cpsid	i
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	b662      	cpsie	i
 80068d4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80068d6:	bf00      	nop
 80068d8:	e7fe      	b.n	80068d8 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d103      	bne.n	80068e8 <xQueueGenericSendFromISR+0x40>
 80068e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d101      	bne.n	80068ec <xQueueGenericSendFromISR+0x44>
 80068e8:	2301      	movs	r3, #1
 80068ea:	e000      	b.n	80068ee <xQueueGenericSendFromISR+0x46>
 80068ec:	2300      	movs	r3, #0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d10c      	bne.n	800690c <xQueueGenericSendFromISR+0x64>
	__asm volatile
 80068f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f6:	b672      	cpsid	i
 80068f8:	f383 8811 	msr	BASEPRI, r3
 80068fc:	f3bf 8f6f 	isb	sy
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	b662      	cpsie	i
 8006906:	623b      	str	r3, [r7, #32]
}
 8006908:	bf00      	nop
 800690a:	e7fe      	b.n	800690a <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	2b02      	cmp	r3, #2
 8006910:	d103      	bne.n	800691a <xQueueGenericSendFromISR+0x72>
 8006912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006916:	2b01      	cmp	r3, #1
 8006918:	d101      	bne.n	800691e <xQueueGenericSendFromISR+0x76>
 800691a:	2301      	movs	r3, #1
 800691c:	e000      	b.n	8006920 <xQueueGenericSendFromISR+0x78>
 800691e:	2300      	movs	r3, #0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d10c      	bne.n	800693e <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8006924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006928:	b672      	cpsid	i
 800692a:	f383 8811 	msr	BASEPRI, r3
 800692e:	f3bf 8f6f 	isb	sy
 8006932:	f3bf 8f4f 	dsb	sy
 8006936:	b662      	cpsie	i
 8006938:	61fb      	str	r3, [r7, #28]
}
 800693a:	bf00      	nop
 800693c:	e7fe      	b.n	800693c <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800693e:	f001 fef5 	bl	800872c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006942:	f3ef 8211 	mrs	r2, BASEPRI
 8006946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800694a:	b672      	cpsid	i
 800694c:	f383 8811 	msr	BASEPRI, r3
 8006950:	f3bf 8f6f 	isb	sy
 8006954:	f3bf 8f4f 	dsb	sy
 8006958:	b662      	cpsie	i
 800695a:	61ba      	str	r2, [r7, #24]
 800695c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800695e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006960:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006964:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800696a:	429a      	cmp	r2, r3
 800696c:	d302      	bcc.n	8006974 <xQueueGenericSendFromISR+0xcc>
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	2b02      	cmp	r3, #2
 8006972:	d12c      	bne.n	80069ce <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006976:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800697a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	68b9      	ldr	r1, [r7, #8]
 8006982:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006984:	f000 fb5e 	bl	8007044 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006988:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800698c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006990:	d112      	bne.n	80069b8 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006996:	2b00      	cmp	r3, #0
 8006998:	d016      	beq.n	80069c8 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800699a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699c:	3324      	adds	r3, #36	; 0x24
 800699e:	4618      	mov	r0, r3
 80069a0:	f001 f8c8 	bl	8007b34 <xTaskRemoveFromEventList>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00e      	beq.n	80069c8 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00b      	beq.n	80069c8 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e007      	b.n	80069c8 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80069b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80069bc:	3301      	adds	r3, #1
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	b25a      	sxtb	r2, r3
 80069c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80069c8:	2301      	movs	r3, #1
 80069ca:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80069cc:	e001      	b.n	80069d2 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80069ce:	2300      	movs	r3, #0
 80069d0:	637b      	str	r3, [r7, #52]	; 0x34
 80069d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069d4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80069dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3738      	adds	r7, #56	; 0x38
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08e      	sub	sp, #56	; 0x38
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80069f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10c      	bne.n	8006a16 <xQueueGiveFromISR+0x2e>
	__asm volatile
 80069fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a00:	b672      	cpsid	i
 8006a02:	f383 8811 	msr	BASEPRI, r3
 8006a06:	f3bf 8f6f 	isb	sy
 8006a0a:	f3bf 8f4f 	dsb	sy
 8006a0e:	b662      	cpsie	i
 8006a10:	623b      	str	r3, [r7, #32]
}
 8006a12:	bf00      	nop
 8006a14:	e7fe      	b.n	8006a14 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00c      	beq.n	8006a38 <xQueueGiveFromISR+0x50>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a22:	b672      	cpsid	i
 8006a24:	f383 8811 	msr	BASEPRI, r3
 8006a28:	f3bf 8f6f 	isb	sy
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	b662      	cpsie	i
 8006a32:	61fb      	str	r3, [r7, #28]
}
 8006a34:	bf00      	nop
 8006a36:	e7fe      	b.n	8006a36 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d103      	bne.n	8006a48 <xQueueGiveFromISR+0x60>
 8006a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d101      	bne.n	8006a4c <xQueueGiveFromISR+0x64>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e000      	b.n	8006a4e <xQueueGiveFromISR+0x66>
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10c      	bne.n	8006a6c <xQueueGiveFromISR+0x84>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a56:	b672      	cpsid	i
 8006a58:	f383 8811 	msr	BASEPRI, r3
 8006a5c:	f3bf 8f6f 	isb	sy
 8006a60:	f3bf 8f4f 	dsb	sy
 8006a64:	b662      	cpsie	i
 8006a66:	61bb      	str	r3, [r7, #24]
}
 8006a68:	bf00      	nop
 8006a6a:	e7fe      	b.n	8006a6a <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a6c:	f001 fe5e 	bl	800872c <vPortValidateInterruptPriority>
	__asm volatile
 8006a70:	f3ef 8211 	mrs	r2, BASEPRI
 8006a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a78:	b672      	cpsid	i
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	b662      	cpsie	i
 8006a88:	617a      	str	r2, [r7, #20]
 8006a8a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006a8c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a94:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d22b      	bcs.n	8006af8 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006aa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aac:	1c5a      	adds	r2, r3, #1
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006ab2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aba:	d112      	bne.n	8006ae2 <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d016      	beq.n	8006af2 <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac6:	3324      	adds	r3, #36	; 0x24
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f001 f833 	bl	8007b34 <xTaskRemoveFromEventList>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00e      	beq.n	8006af2 <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00b      	beq.n	8006af2 <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	2201      	movs	r2, #1
 8006ade:	601a      	str	r2, [r3, #0]
 8006ae0:	e007      	b.n	8006af2 <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ae2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	b25a      	sxtb	r2, r3
 8006aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006af2:	2301      	movs	r3, #1
 8006af4:	637b      	str	r3, [r7, #52]	; 0x34
 8006af6:	e001      	b.n	8006afc <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006af8:	2300      	movs	r3, #0
 8006afa:	637b      	str	r3, [r7, #52]	; 0x34
 8006afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006afe:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f383 8811 	msr	BASEPRI, r3
}
 8006b06:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3738      	adds	r7, #56	; 0x38
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
	...

08006b14 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b08c      	sub	sp, #48	; 0x30
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b20:	2300      	movs	r3, #0
 8006b22:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10c      	bne.n	8006b48 <xQueueReceive+0x34>
	__asm volatile
 8006b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b32:	b672      	cpsid	i
 8006b34:	f383 8811 	msr	BASEPRI, r3
 8006b38:	f3bf 8f6f 	isb	sy
 8006b3c:	f3bf 8f4f 	dsb	sy
 8006b40:	b662      	cpsie	i
 8006b42:	623b      	str	r3, [r7, #32]
}
 8006b44:	bf00      	nop
 8006b46:	e7fe      	b.n	8006b46 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d103      	bne.n	8006b56 <xQueueReceive+0x42>
 8006b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <xQueueReceive+0x46>
 8006b56:	2301      	movs	r3, #1
 8006b58:	e000      	b.n	8006b5c <xQueueReceive+0x48>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10c      	bne.n	8006b7a <xQueueReceive+0x66>
	__asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b64:	b672      	cpsid	i
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	b662      	cpsie	i
 8006b74:	61fb      	str	r3, [r7, #28]
}
 8006b76:	bf00      	nop
 8006b78:	e7fe      	b.n	8006b78 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b7a:	f001 f9a3 	bl	8007ec4 <xTaskGetSchedulerState>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d102      	bne.n	8006b8a <xQueueReceive+0x76>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <xQueueReceive+0x7a>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e000      	b.n	8006b90 <xQueueReceive+0x7c>
 8006b8e:	2300      	movs	r3, #0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10c      	bne.n	8006bae <xQueueReceive+0x9a>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b98:	b672      	cpsid	i
 8006b9a:	f383 8811 	msr	BASEPRI, r3
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	b662      	cpsie	i
 8006ba8:	61bb      	str	r3, [r7, #24]
}
 8006baa:	bf00      	nop
 8006bac:	e7fe      	b.n	8006bac <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006bae:	f001 fcd5 	bl	800855c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d01f      	beq.n	8006bfe <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006bbe:	68b9      	ldr	r1, [r7, #8]
 8006bc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bc2:	f000 faa9 	bl	8007118 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc8:	1e5a      	subs	r2, r3, #1
 8006bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bcc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00f      	beq.n	8006bf6 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd8:	3310      	adds	r3, #16
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 ffaa 	bl	8007b34 <xTaskRemoveFromEventList>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d007      	beq.n	8006bf6 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006be6:	4b3d      	ldr	r3, [pc, #244]	; (8006cdc <xQueueReceive+0x1c8>)
 8006be8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	f3bf 8f4f 	dsb	sy
 8006bf2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006bf6:	f001 fce5 	bl	80085c4 <vPortExitCritical>
				return pdPASS;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e069      	b.n	8006cd2 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d103      	bne.n	8006c0c <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c04:	f001 fcde 	bl	80085c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	e062      	b.n	8006cd2 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d106      	bne.n	8006c20 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c12:	f107 0310 	add.w	r3, r7, #16
 8006c16:	4618      	mov	r0, r3
 8006c18:	f000 fff0 	bl	8007bfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c20:	f001 fcd0 	bl	80085c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c24:	f000 fd74 	bl	8007710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c28:	f001 fc98 	bl	800855c <vPortEnterCritical>
 8006c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c32:	b25b      	sxtb	r3, r3
 8006c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c38:	d103      	bne.n	8006c42 <xQueueReceive+0x12e>
 8006c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c48:	b25b      	sxtb	r3, r3
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4e:	d103      	bne.n	8006c58 <xQueueReceive+0x144>
 8006c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c58:	f001 fcb4 	bl	80085c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c5c:	1d3a      	adds	r2, r7, #4
 8006c5e:	f107 0310 	add.w	r3, r7, #16
 8006c62:	4611      	mov	r1, r2
 8006c64:	4618      	mov	r0, r3
 8006c66:	f000 ffdf 	bl	8007c28 <xTaskCheckForTimeOut>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d123      	bne.n	8006cb8 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c72:	f000 fac9 	bl	8007208 <prvIsQueueEmpty>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d017      	beq.n	8006cac <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7e:	3324      	adds	r3, #36	; 0x24
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	4611      	mov	r1, r2
 8006c84:	4618      	mov	r0, r3
 8006c86:	f000 ff2f 	bl	8007ae8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c8c:	f000 fa6a 	bl	8007164 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c90:	f000 fd4c 	bl	800772c <xTaskResumeAll>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d189      	bne.n	8006bae <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8006c9a:	4b10      	ldr	r3, [pc, #64]	; (8006cdc <xQueueReceive+0x1c8>)
 8006c9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca0:	601a      	str	r2, [r3, #0]
 8006ca2:	f3bf 8f4f 	dsb	sy
 8006ca6:	f3bf 8f6f 	isb	sy
 8006caa:	e780      	b.n	8006bae <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006cac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cae:	f000 fa59 	bl	8007164 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006cb2:	f000 fd3b 	bl	800772c <xTaskResumeAll>
 8006cb6:	e77a      	b.n	8006bae <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006cb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cba:	f000 fa53 	bl	8007164 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cbe:	f000 fd35 	bl	800772c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cc4:	f000 faa0 	bl	8007208 <prvIsQueueEmpty>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f43f af6f 	beq.w	8006bae <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006cd0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3730      	adds	r7, #48	; 0x30
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	e000ed04 	.word	0xe000ed04

08006ce0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b08e      	sub	sp, #56	; 0x38
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006cea:	2300      	movs	r3, #0
 8006cec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10c      	bne.n	8006d16 <xQueueSemaphoreTake+0x36>
	__asm volatile
 8006cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d00:	b672      	cpsid	i
 8006d02:	f383 8811 	msr	BASEPRI, r3
 8006d06:	f3bf 8f6f 	isb	sy
 8006d0a:	f3bf 8f4f 	dsb	sy
 8006d0e:	b662      	cpsie	i
 8006d10:	623b      	str	r3, [r7, #32]
}
 8006d12:	bf00      	nop
 8006d14:	e7fe      	b.n	8006d14 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00c      	beq.n	8006d38 <xQueueSemaphoreTake+0x58>
	__asm volatile
 8006d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d22:	b672      	cpsid	i
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	b662      	cpsie	i
 8006d32:	61fb      	str	r3, [r7, #28]
}
 8006d34:	bf00      	nop
 8006d36:	e7fe      	b.n	8006d36 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d38:	f001 f8c4 	bl	8007ec4 <xTaskGetSchedulerState>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d102      	bne.n	8006d48 <xQueueSemaphoreTake+0x68>
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d101      	bne.n	8006d4c <xQueueSemaphoreTake+0x6c>
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e000      	b.n	8006d4e <xQueueSemaphoreTake+0x6e>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10c      	bne.n	8006d6c <xQueueSemaphoreTake+0x8c>
	__asm volatile
 8006d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d56:	b672      	cpsid	i
 8006d58:	f383 8811 	msr	BASEPRI, r3
 8006d5c:	f3bf 8f6f 	isb	sy
 8006d60:	f3bf 8f4f 	dsb	sy
 8006d64:	b662      	cpsie	i
 8006d66:	61bb      	str	r3, [r7, #24]
}
 8006d68:	bf00      	nop
 8006d6a:	e7fe      	b.n	8006d6a <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d6c:	f001 fbf6 	bl	800855c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d74:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d024      	beq.n	8006dc6 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7e:	1e5a      	subs	r2, r3, #1
 8006d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d82:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d104      	bne.n	8006d96 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006d8c:	f001 fa60 	bl	8008250 <pvTaskIncrementMutexHeldCount>
 8006d90:	4602      	mov	r2, r0
 8006d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d94:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00f      	beq.n	8006dbe <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da0:	3310      	adds	r3, #16
 8006da2:	4618      	mov	r0, r3
 8006da4:	f000 fec6 	bl	8007b34 <xTaskRemoveFromEventList>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d007      	beq.n	8006dbe <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006dae:	4b55      	ldr	r3, [pc, #340]	; (8006f04 <xQueueSemaphoreTake+0x224>)
 8006db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006db4:	601a      	str	r2, [r3, #0]
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006dbe:	f001 fc01 	bl	80085c4 <vPortExitCritical>
				return pdPASS;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e099      	b.n	8006efa <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d113      	bne.n	8006df4 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00c      	beq.n	8006dec <xQueueSemaphoreTake+0x10c>
	__asm volatile
 8006dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd6:	b672      	cpsid	i
 8006dd8:	f383 8811 	msr	BASEPRI, r3
 8006ddc:	f3bf 8f6f 	isb	sy
 8006de0:	f3bf 8f4f 	dsb	sy
 8006de4:	b662      	cpsie	i
 8006de6:	617b      	str	r3, [r7, #20]
}
 8006de8:	bf00      	nop
 8006dea:	e7fe      	b.n	8006dea <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006dec:	f001 fbea 	bl	80085c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006df0:	2300      	movs	r3, #0
 8006df2:	e082      	b.n	8006efa <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d106      	bne.n	8006e08 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006dfa:	f107 030c 	add.w	r3, r7, #12
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 fefc 	bl	8007bfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e04:	2301      	movs	r3, #1
 8006e06:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e08:	f001 fbdc 	bl	80085c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e0c:	f000 fc80 	bl	8007710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e10:	f001 fba4 	bl	800855c <vPortEnterCritical>
 8006e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e1a:	b25b      	sxtb	r3, r3
 8006e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e20:	d103      	bne.n	8006e2a <xQueueSemaphoreTake+0x14a>
 8006e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e30:	b25b      	sxtb	r3, r3
 8006e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e36:	d103      	bne.n	8006e40 <xQueueSemaphoreTake+0x160>
 8006e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e40:	f001 fbc0 	bl	80085c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e44:	463a      	mov	r2, r7
 8006e46:	f107 030c 	add.w	r3, r7, #12
 8006e4a:	4611      	mov	r1, r2
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f000 feeb 	bl	8007c28 <xTaskCheckForTimeOut>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d132      	bne.n	8006ebe <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006e5a:	f000 f9d5 	bl	8007208 <prvIsQueueEmpty>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d026      	beq.n	8006eb2 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d109      	bne.n	8006e80 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 8006e6c:	f001 fb76 	bl	800855c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	4618      	mov	r0, r3
 8006e76:	f001 f843 	bl	8007f00 <xTaskPriorityInherit>
 8006e7a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006e7c:	f001 fba2 	bl	80085c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e82:	3324      	adds	r3, #36	; 0x24
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	4611      	mov	r1, r2
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f000 fe2d 	bl	8007ae8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006e8e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006e90:	f000 f968 	bl	8007164 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006e94:	f000 fc4a 	bl	800772c <xTaskResumeAll>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	f47f af66 	bne.w	8006d6c <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 8006ea0:	4b18      	ldr	r3, [pc, #96]	; (8006f04 <xQueueSemaphoreTake+0x224>)
 8006ea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ea6:	601a      	str	r2, [r3, #0]
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	e75c      	b.n	8006d6c <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006eb2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006eb4:	f000 f956 	bl	8007164 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006eb8:	f000 fc38 	bl	800772c <xTaskResumeAll>
 8006ebc:	e756      	b.n	8006d6c <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006ebe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ec0:	f000 f950 	bl	8007164 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ec4:	f000 fc32 	bl	800772c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ec8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006eca:	f000 f99d 	bl	8007208 <prvIsQueueEmpty>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f43f af4b 	beq.w	8006d6c <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00d      	beq.n	8006ef8 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 8006edc:	f001 fb3e 	bl	800855c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006ee0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ee2:	f000 f897 	bl	8007014 <prvGetDisinheritPriorityAfterTimeout>
 8006ee6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f001 f910 	bl	8008114 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006ef4:	f001 fb66 	bl	80085c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006ef8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3738      	adds	r7, #56	; 0x38
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	e000ed04 	.word	0xe000ed04

08006f08 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b08e      	sub	sp, #56	; 0x38
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10c      	bne.n	8006f38 <xQueueReceiveFromISR+0x30>
	__asm volatile
 8006f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f22:	b672      	cpsid	i
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	b662      	cpsie	i
 8006f32:	623b      	str	r3, [r7, #32]
}
 8006f34:	bf00      	nop
 8006f36:	e7fe      	b.n	8006f36 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d103      	bne.n	8006f46 <xQueueReceiveFromISR+0x3e>
 8006f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <xQueueReceiveFromISR+0x42>
 8006f46:	2301      	movs	r3, #1
 8006f48:	e000      	b.n	8006f4c <xQueueReceiveFromISR+0x44>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d10c      	bne.n	8006f6a <xQueueReceiveFromISR+0x62>
	__asm volatile
 8006f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f54:	b672      	cpsid	i
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	b662      	cpsie	i
 8006f64:	61fb      	str	r3, [r7, #28]
}
 8006f66:	bf00      	nop
 8006f68:	e7fe      	b.n	8006f68 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f6a:	f001 fbdf 	bl	800872c <vPortValidateInterruptPriority>
	__asm volatile
 8006f6e:	f3ef 8211 	mrs	r2, BASEPRI
 8006f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f76:	b672      	cpsid	i
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	b662      	cpsie	i
 8006f86:	61ba      	str	r2, [r7, #24]
 8006f88:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006f8a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f92:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d02f      	beq.n	8006ffa <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006fa4:	68b9      	ldr	r1, [r7, #8]
 8006fa6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fa8:	f000 f8b6 	bl	8007118 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fae:	1e5a      	subs	r2, r3, #1
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006fb4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fbc:	d112      	bne.n	8006fe4 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d016      	beq.n	8006ff4 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc8:	3310      	adds	r3, #16
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f000 fdb2 	bl	8007b34 <xTaskRemoveFromEventList>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00e      	beq.n	8006ff4 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d00b      	beq.n	8006ff4 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	601a      	str	r2, [r3, #0]
 8006fe2:	e007      	b.n	8006ff4 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006fe4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fe8:	3301      	adds	r3, #1
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	b25a      	sxtb	r2, r3
 8006fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ff8:	e001      	b.n	8006ffe <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	637b      	str	r3, [r7, #52]	; 0x34
 8006ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007000:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f383 8811 	msr	BASEPRI, r3
}
 8007008:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800700a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800700c:	4618      	mov	r0, r3
 800700e:	3738      	adds	r7, #56	; 0x38
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007020:	2b00      	cmp	r3, #0
 8007022:	d006      	beq.n	8007032 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f1c3 0307 	rsb	r3, r3, #7
 800702e:	60fb      	str	r3, [r7, #12]
 8007030:	e001      	b.n	8007036 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007032:	2300      	movs	r3, #0
 8007034:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007036:	68fb      	ldr	r3, [r7, #12]
	}
 8007038:	4618      	mov	r0, r3
 800703a:	3714      	adds	r7, #20
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b086      	sub	sp, #24
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007050:	2300      	movs	r3, #0
 8007052:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007058:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10d      	bne.n	800707e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d14d      	bne.n	8007106 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	4618      	mov	r0, r3
 8007070:	f000 ffc6 	bl	8008000 <xTaskPriorityDisinherit>
 8007074:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	609a      	str	r2, [r3, #8]
 800707c:	e043      	b.n	8007106 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d119      	bne.n	80070b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6858      	ldr	r0, [r3, #4]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708c:	461a      	mov	r2, r3
 800708e:	68b9      	ldr	r1, [r7, #8]
 8007090:	f00b fee9 	bl	8012e66 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	685a      	ldr	r2, [r3, #4]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709c:	441a      	add	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	685a      	ldr	r2, [r3, #4]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d32b      	bcc.n	8007106 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	605a      	str	r2, [r3, #4]
 80070b6:	e026      	b.n	8007106 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	68d8      	ldr	r0, [r3, #12]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c0:	461a      	mov	r2, r3
 80070c2:	68b9      	ldr	r1, [r7, #8]
 80070c4:	f00b fecf 	bl	8012e66 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	68da      	ldr	r2, [r3, #12]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d0:	425b      	negs	r3, r3
 80070d2:	441a      	add	r2, r3
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	68da      	ldr	r2, [r3, #12]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d207      	bcs.n	80070f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	689a      	ldr	r2, [r3, #8]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ec:	425b      	negs	r3, r3
 80070ee:	441a      	add	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d105      	bne.n	8007106 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d002      	beq.n	8007106 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	3b01      	subs	r3, #1
 8007104:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800710e:	697b      	ldr	r3, [r7, #20]
}
 8007110:	4618      	mov	r0, r3
 8007112:	3718      	adds	r7, #24
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007126:	2b00      	cmp	r3, #0
 8007128:	d018      	beq.n	800715c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007132:	441a      	add	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	68da      	ldr	r2, [r3, #12]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	429a      	cmp	r2, r3
 8007142:	d303      	bcc.n	800714c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	68d9      	ldr	r1, [r3, #12]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007154:	461a      	mov	r2, r3
 8007156:	6838      	ldr	r0, [r7, #0]
 8007158:	f00b fe85 	bl	8012e66 <memcpy>
	}
}
 800715c:	bf00      	nop
 800715e:	3708      	adds	r7, #8
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800716c:	f001 f9f6 	bl	800855c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007176:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007178:	e011      	b.n	800719e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717e:	2b00      	cmp	r3, #0
 8007180:	d012      	beq.n	80071a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	3324      	adds	r3, #36	; 0x24
 8007186:	4618      	mov	r0, r3
 8007188:	f000 fcd4 	bl	8007b34 <xTaskRemoveFromEventList>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007192:	f000 fdaf 	bl	8007cf4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007196:	7bfb      	ldrb	r3, [r7, #15]
 8007198:	3b01      	subs	r3, #1
 800719a:	b2db      	uxtb	r3, r3
 800719c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800719e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	dce9      	bgt.n	800717a <prvUnlockQueue+0x16>
 80071a6:	e000      	b.n	80071aa <prvUnlockQueue+0x46>
					break;
 80071a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	22ff      	movs	r2, #255	; 0xff
 80071ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80071b2:	f001 fa07 	bl	80085c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80071b6:	f001 f9d1 	bl	800855c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071c2:	e011      	b.n	80071e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d012      	beq.n	80071f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	3310      	adds	r3, #16
 80071d0:	4618      	mov	r0, r3
 80071d2:	f000 fcaf 	bl	8007b34 <xTaskRemoveFromEventList>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d001      	beq.n	80071e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80071dc:	f000 fd8a 	bl	8007cf4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80071e0:	7bbb      	ldrb	r3, [r7, #14]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	dce9      	bgt.n	80071c4 <prvUnlockQueue+0x60>
 80071f0:	e000      	b.n	80071f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80071f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	22ff      	movs	r2, #255	; 0xff
 80071f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80071fc:	f001 f9e2 	bl	80085c4 <vPortExitCritical>
}
 8007200:	bf00      	nop
 8007202:	3710      	adds	r7, #16
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007210:	f001 f9a4 	bl	800855c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007218:	2b00      	cmp	r3, #0
 800721a:	d102      	bne.n	8007222 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800721c:	2301      	movs	r3, #1
 800721e:	60fb      	str	r3, [r7, #12]
 8007220:	e001      	b.n	8007226 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007222:	2300      	movs	r3, #0
 8007224:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007226:	f001 f9cd 	bl	80085c4 <vPortExitCritical>

	return xReturn;
 800722a:	68fb      	ldr	r3, [r7, #12]
}
 800722c:	4618      	mov	r0, r3
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800723c:	f001 f98e 	bl	800855c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007248:	429a      	cmp	r2, r3
 800724a:	d102      	bne.n	8007252 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800724c:	2301      	movs	r3, #1
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	e001      	b.n	8007256 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007252:	2300      	movs	r3, #0
 8007254:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007256:	f001 f9b5 	bl	80085c4 <vPortExitCritical>

	return xReturn;
 800725a:	68fb      	ldr	r3, [r7, #12]
}
 800725c:	4618      	mov	r0, r3
 800725e:	3710      	adds	r7, #16
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007264:	b580      	push	{r7, lr}
 8007266:	b08e      	sub	sp, #56	; 0x38
 8007268:	af04      	add	r7, sp, #16
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
 8007270:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10c      	bne.n	8007292 <xTaskCreateStatic+0x2e>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727c:	b672      	cpsid	i
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	b662      	cpsie	i
 800728c:	623b      	str	r3, [r7, #32]
}
 800728e:	bf00      	nop
 8007290:	e7fe      	b.n	8007290 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10c      	bne.n	80072b2 <xTaskCreateStatic+0x4e>
	__asm volatile
 8007298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729c:	b672      	cpsid	i
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	b662      	cpsie	i
 80072ac:	61fb      	str	r3, [r7, #28]
}
 80072ae:	bf00      	nop
 80072b0:	e7fe      	b.n	80072b0 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80072b2:	23b4      	movs	r3, #180	; 0xb4
 80072b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	2bb4      	cmp	r3, #180	; 0xb4
 80072ba:	d00c      	beq.n	80072d6 <xTaskCreateStatic+0x72>
	__asm volatile
 80072bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c0:	b672      	cpsid	i
 80072c2:	f383 8811 	msr	BASEPRI, r3
 80072c6:	f3bf 8f6f 	isb	sy
 80072ca:	f3bf 8f4f 	dsb	sy
 80072ce:	b662      	cpsie	i
 80072d0:	61bb      	str	r3, [r7, #24]
}
 80072d2:	bf00      	nop
 80072d4:	e7fe      	b.n	80072d4 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80072d6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80072d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d01e      	beq.n	800731c <xTaskCreateStatic+0xb8>
 80072de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d01b      	beq.n	800731c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80072e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80072e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80072ec:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80072ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f0:	2202      	movs	r2, #2
 80072f2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80072f6:	2300      	movs	r3, #0
 80072f8:	9303      	str	r3, [sp, #12]
 80072fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fc:	9302      	str	r3, [sp, #8]
 80072fe:	f107 0314 	add.w	r3, r7, #20
 8007302:	9301      	str	r3, [sp, #4]
 8007304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	68b9      	ldr	r1, [r7, #8]
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f000 f850 	bl	80073b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007314:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007316:	f000 f8ed 	bl	80074f4 <prvAddNewTaskToReadyList>
 800731a:	e001      	b.n	8007320 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800731c:	2300      	movs	r3, #0
 800731e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007320:	697b      	ldr	r3, [r7, #20]
	}
 8007322:	4618      	mov	r0, r3
 8007324:	3728      	adds	r7, #40	; 0x28
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800732a:	b580      	push	{r7, lr}
 800732c:	b08c      	sub	sp, #48	; 0x30
 800732e:	af04      	add	r7, sp, #16
 8007330:	60f8      	str	r0, [r7, #12]
 8007332:	60b9      	str	r1, [r7, #8]
 8007334:	603b      	str	r3, [r7, #0]
 8007336:	4613      	mov	r3, r2
 8007338:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800733a:	88fb      	ldrh	r3, [r7, #6]
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	4618      	mov	r0, r3
 8007340:	f001 fa38 	bl	80087b4 <pvPortMalloc>
 8007344:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00e      	beq.n	800736a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800734c:	20b4      	movs	r0, #180	; 0xb4
 800734e:	f001 fa31 	bl	80087b4 <pvPortMalloc>
 8007352:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	697a      	ldr	r2, [r7, #20]
 800735e:	631a      	str	r2, [r3, #48]	; 0x30
 8007360:	e005      	b.n	800736e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007362:	6978      	ldr	r0, [r7, #20]
 8007364:	f001 faf0 	bl	8008948 <vPortFree>
 8007368:	e001      	b.n	800736e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800736a:	2300      	movs	r3, #0
 800736c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d017      	beq.n	80073a4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	2200      	movs	r2, #0
 8007378:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800737c:	88fa      	ldrh	r2, [r7, #6]
 800737e:	2300      	movs	r3, #0
 8007380:	9303      	str	r3, [sp, #12]
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	9302      	str	r3, [sp, #8]
 8007386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007388:	9301      	str	r3, [sp, #4]
 800738a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	68b9      	ldr	r1, [r7, #8]
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f000 f80e 	bl	80073b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007398:	69f8      	ldr	r0, [r7, #28]
 800739a:	f000 f8ab 	bl	80074f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800739e:	2301      	movs	r3, #1
 80073a0:	61bb      	str	r3, [r7, #24]
 80073a2:	e002      	b.n	80073aa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80073a4:	f04f 33ff 	mov.w	r3, #4294967295
 80073a8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80073aa:	69bb      	ldr	r3, [r7, #24]
	}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3720      	adds	r7, #32
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b088      	sub	sp, #32
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	607a      	str	r2, [r7, #4]
 80073c0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80073c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073c6:	6879      	ldr	r1, [r7, #4]
 80073c8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80073cc:	440b      	add	r3, r1
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4413      	add	r3, r2
 80073d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	f023 0307 	bic.w	r3, r3, #7
 80073da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	f003 0307 	and.w	r3, r3, #7
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00c      	beq.n	8007400 <prvInitialiseNewTask+0x4c>
	__asm volatile
 80073e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ea:	b672      	cpsid	i
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	b662      	cpsie	i
 80073fa:	617b      	str	r3, [r7, #20]
}
 80073fc:	bf00      	nop
 80073fe:	e7fe      	b.n	80073fe <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d01f      	beq.n	8007446 <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007406:	2300      	movs	r3, #0
 8007408:	61fb      	str	r3, [r7, #28]
 800740a:	e012      	b.n	8007432 <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	4413      	add	r3, r2
 8007412:	7819      	ldrb	r1, [r3, #0]
 8007414:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	4413      	add	r3, r2
 800741a:	3334      	adds	r3, #52	; 0x34
 800741c:	460a      	mov	r2, r1
 800741e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007420:	68ba      	ldr	r2, [r7, #8]
 8007422:	69fb      	ldr	r3, [r7, #28]
 8007424:	4413      	add	r3, r2
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d006      	beq.n	800743a <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	3301      	adds	r3, #1
 8007430:	61fb      	str	r3, [r7, #28]
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	2b0f      	cmp	r3, #15
 8007436:	d9e9      	bls.n	800740c <prvInitialiseNewTask+0x58>
 8007438:	e000      	b.n	800743c <prvInitialiseNewTask+0x88>
			{
				break;
 800743a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800743c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743e:	2200      	movs	r2, #0
 8007440:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007444:	e003      	b.n	800744e <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800744e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007450:	2b06      	cmp	r3, #6
 8007452:	d901      	bls.n	8007458 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007454:	2306      	movs	r3, #6
 8007456:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800745a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800745c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800745e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007460:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007462:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007466:	2200      	movs	r2, #0
 8007468:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800746a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746c:	3304      	adds	r3, #4
 800746e:	4618      	mov	r0, r3
 8007470:	f7fe fee6 	bl	8006240 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007476:	3318      	adds	r3, #24
 8007478:	4618      	mov	r0, r3
 800747a:	f7fe fee1 	bl	8006240 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800747e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007482:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007486:	f1c3 0207 	rsb	r2, r3, #7
 800748a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800748e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007492:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007496:	2200      	movs	r2, #0
 8007498:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800749c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80074a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a6:	334c      	adds	r3, #76	; 0x4c
 80074a8:	2260      	movs	r2, #96	; 0x60
 80074aa:	2100      	movs	r1, #0
 80074ac:	4618      	mov	r0, r3
 80074ae:	f00b fce8 	bl	8012e82 <memset>
 80074b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b4:	4a0c      	ldr	r2, [pc, #48]	; (80074e8 <prvInitialiseNewTask+0x134>)
 80074b6:	651a      	str	r2, [r3, #80]	; 0x50
 80074b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ba:	4a0c      	ldr	r2, [pc, #48]	; (80074ec <prvInitialiseNewTask+0x138>)
 80074bc:	655a      	str	r2, [r3, #84]	; 0x54
 80074be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074c0:	4a0b      	ldr	r2, [pc, #44]	; (80074f0 <prvInitialiseNewTask+0x13c>)
 80074c2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80074c4:	683a      	ldr	r2, [r7, #0]
 80074c6:	68f9      	ldr	r1, [r7, #12]
 80074c8:	69b8      	ldr	r0, [r7, #24]
 80074ca:	f000 ff3b 	bl	8008344 <pxPortInitialiseStack>
 80074ce:	4602      	mov	r2, r0
 80074d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80074d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d002      	beq.n	80074e0 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80074da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074e0:	bf00      	nop
 80074e2:	3720      	adds	r7, #32
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	08016aa4 	.word	0x08016aa4
 80074ec:	08016ac4 	.word	0x08016ac4
 80074f0:	08016a84 	.word	0x08016a84

080074f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80074fc:	f001 f82e 	bl	800855c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007500:	4b2a      	ldr	r3, [pc, #168]	; (80075ac <prvAddNewTaskToReadyList+0xb8>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3301      	adds	r3, #1
 8007506:	4a29      	ldr	r2, [pc, #164]	; (80075ac <prvAddNewTaskToReadyList+0xb8>)
 8007508:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800750a:	4b29      	ldr	r3, [pc, #164]	; (80075b0 <prvAddNewTaskToReadyList+0xbc>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d109      	bne.n	8007526 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007512:	4a27      	ldr	r2, [pc, #156]	; (80075b0 <prvAddNewTaskToReadyList+0xbc>)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007518:	4b24      	ldr	r3, [pc, #144]	; (80075ac <prvAddNewTaskToReadyList+0xb8>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d110      	bne.n	8007542 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007520:	f000 fc0c 	bl	8007d3c <prvInitialiseTaskLists>
 8007524:	e00d      	b.n	8007542 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007526:	4b23      	ldr	r3, [pc, #140]	; (80075b4 <prvAddNewTaskToReadyList+0xc0>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d109      	bne.n	8007542 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800752e:	4b20      	ldr	r3, [pc, #128]	; (80075b0 <prvAddNewTaskToReadyList+0xbc>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007538:	429a      	cmp	r2, r3
 800753a:	d802      	bhi.n	8007542 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800753c:	4a1c      	ldr	r2, [pc, #112]	; (80075b0 <prvAddNewTaskToReadyList+0xbc>)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007542:	4b1d      	ldr	r3, [pc, #116]	; (80075b8 <prvAddNewTaskToReadyList+0xc4>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	3301      	adds	r3, #1
 8007548:	4a1b      	ldr	r2, [pc, #108]	; (80075b8 <prvAddNewTaskToReadyList+0xc4>)
 800754a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007550:	2201      	movs	r2, #1
 8007552:	409a      	lsls	r2, r3
 8007554:	4b19      	ldr	r3, [pc, #100]	; (80075bc <prvAddNewTaskToReadyList+0xc8>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4313      	orrs	r3, r2
 800755a:	4a18      	ldr	r2, [pc, #96]	; (80075bc <prvAddNewTaskToReadyList+0xc8>)
 800755c:	6013      	str	r3, [r2, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007562:	4613      	mov	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	4413      	add	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	4a15      	ldr	r2, [pc, #84]	; (80075c0 <prvAddNewTaskToReadyList+0xcc>)
 800756c:	441a      	add	r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	3304      	adds	r3, #4
 8007572:	4619      	mov	r1, r3
 8007574:	4610      	mov	r0, r2
 8007576:	f7fe fe70 	bl	800625a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800757a:	f001 f823 	bl	80085c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800757e:	4b0d      	ldr	r3, [pc, #52]	; (80075b4 <prvAddNewTaskToReadyList+0xc0>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00e      	beq.n	80075a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007586:	4b0a      	ldr	r3, [pc, #40]	; (80075b0 <prvAddNewTaskToReadyList+0xbc>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007590:	429a      	cmp	r2, r3
 8007592:	d207      	bcs.n	80075a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007594:	4b0b      	ldr	r3, [pc, #44]	; (80075c4 <prvAddNewTaskToReadyList+0xd0>)
 8007596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	f3bf 8f4f 	dsb	sy
 80075a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075a4:	bf00      	nop
 80075a6:	3708      	adds	r7, #8
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	2000045c 	.word	0x2000045c
 80075b0:	2000035c 	.word	0x2000035c
 80075b4:	20000468 	.word	0x20000468
 80075b8:	20000478 	.word	0x20000478
 80075bc:	20000464 	.word	0x20000464
 80075c0:	20000360 	.word	0x20000360
 80075c4:	e000ed04 	.word	0xe000ed04

080075c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80075d0:	2300      	movs	r3, #0
 80075d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d019      	beq.n	800760e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80075da:	4b14      	ldr	r3, [pc, #80]	; (800762c <vTaskDelay+0x64>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00c      	beq.n	80075fc <vTaskDelay+0x34>
	__asm volatile
 80075e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e6:	b672      	cpsid	i
 80075e8:	f383 8811 	msr	BASEPRI, r3
 80075ec:	f3bf 8f6f 	isb	sy
 80075f0:	f3bf 8f4f 	dsb	sy
 80075f4:	b662      	cpsie	i
 80075f6:	60bb      	str	r3, [r7, #8]
}
 80075f8:	bf00      	nop
 80075fa:	e7fe      	b.n	80075fa <vTaskDelay+0x32>
			vTaskSuspendAll();
 80075fc:	f000 f888 	bl	8007710 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007600:	2100      	movs	r1, #0
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 fe38 	bl	8008278 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007608:	f000 f890 	bl	800772c <xTaskResumeAll>
 800760c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d107      	bne.n	8007624 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8007614:	4b06      	ldr	r3, [pc, #24]	; (8007630 <vTaskDelay+0x68>)
 8007616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800761a:	601a      	str	r2, [r3, #0]
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007624:	bf00      	nop
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	20000484 	.word	0x20000484
 8007630:	e000ed04 	.word	0xe000ed04

08007634 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b08a      	sub	sp, #40	; 0x28
 8007638:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800763a:	2300      	movs	r3, #0
 800763c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800763e:	2300      	movs	r3, #0
 8007640:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007642:	463a      	mov	r2, r7
 8007644:	1d39      	adds	r1, r7, #4
 8007646:	f107 0308 	add.w	r3, r7, #8
 800764a:	4618      	mov	r0, r3
 800764c:	f7f8 ffc4 	bl	80005d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007650:	6839      	ldr	r1, [r7, #0]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	9202      	str	r2, [sp, #8]
 8007658:	9301      	str	r3, [sp, #4]
 800765a:	2300      	movs	r3, #0
 800765c:	9300      	str	r3, [sp, #0]
 800765e:	2300      	movs	r3, #0
 8007660:	460a      	mov	r2, r1
 8007662:	4923      	ldr	r1, [pc, #140]	; (80076f0 <vTaskStartScheduler+0xbc>)
 8007664:	4823      	ldr	r0, [pc, #140]	; (80076f4 <vTaskStartScheduler+0xc0>)
 8007666:	f7ff fdfd 	bl	8007264 <xTaskCreateStatic>
 800766a:	4603      	mov	r3, r0
 800766c:	4a22      	ldr	r2, [pc, #136]	; (80076f8 <vTaskStartScheduler+0xc4>)
 800766e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007670:	4b21      	ldr	r3, [pc, #132]	; (80076f8 <vTaskStartScheduler+0xc4>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d002      	beq.n	800767e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007678:	2301      	movs	r3, #1
 800767a:	617b      	str	r3, [r7, #20]
 800767c:	e001      	b.n	8007682 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800767e:	2300      	movs	r3, #0
 8007680:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	2b01      	cmp	r3, #1
 8007686:	d11d      	bne.n	80076c4 <vTaskStartScheduler+0x90>
	__asm volatile
 8007688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768c:	b672      	cpsid	i
 800768e:	f383 8811 	msr	BASEPRI, r3
 8007692:	f3bf 8f6f 	isb	sy
 8007696:	f3bf 8f4f 	dsb	sy
 800769a:	b662      	cpsie	i
 800769c:	613b      	str	r3, [r7, #16]
}
 800769e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80076a0:	4b16      	ldr	r3, [pc, #88]	; (80076fc <vTaskStartScheduler+0xc8>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	334c      	adds	r3, #76	; 0x4c
 80076a6:	4a16      	ldr	r2, [pc, #88]	; (8007700 <vTaskStartScheduler+0xcc>)
 80076a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80076aa:	4b16      	ldr	r3, [pc, #88]	; (8007704 <vTaskStartScheduler+0xd0>)
 80076ac:	f04f 32ff 	mov.w	r2, #4294967295
 80076b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80076b2:	4b15      	ldr	r3, [pc, #84]	; (8007708 <vTaskStartScheduler+0xd4>)
 80076b4:	2201      	movs	r2, #1
 80076b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80076b8:	4b14      	ldr	r3, [pc, #80]	; (800770c <vTaskStartScheduler+0xd8>)
 80076ba:	2200      	movs	r2, #0
 80076bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80076be:	f000 fecf 	bl	8008460 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80076c2:	e010      	b.n	80076e6 <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ca:	d10c      	bne.n	80076e6 <vTaskStartScheduler+0xb2>
	__asm volatile
 80076cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d0:	b672      	cpsid	i
 80076d2:	f383 8811 	msr	BASEPRI, r3
 80076d6:	f3bf 8f6f 	isb	sy
 80076da:	f3bf 8f4f 	dsb	sy
 80076de:	b662      	cpsie	i
 80076e0:	60fb      	str	r3, [r7, #12]
}
 80076e2:	bf00      	nop
 80076e4:	e7fe      	b.n	80076e4 <vTaskStartScheduler+0xb0>
}
 80076e6:	bf00      	nop
 80076e8:	3718      	adds	r7, #24
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	bf00      	nop
 80076f0:	08013eb0 	.word	0x08013eb0
 80076f4:	08007d0d 	.word	0x08007d0d
 80076f8:	20000480 	.word	0x20000480
 80076fc:	2000035c 	.word	0x2000035c
 8007700:	2000001c 	.word	0x2000001c
 8007704:	2000047c 	.word	0x2000047c
 8007708:	20000468 	.word	0x20000468
 800770c:	20000460 	.word	0x20000460

08007710 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007710:	b480      	push	{r7}
 8007712:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007714:	4b04      	ldr	r3, [pc, #16]	; (8007728 <vTaskSuspendAll+0x18>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3301      	adds	r3, #1
 800771a:	4a03      	ldr	r2, [pc, #12]	; (8007728 <vTaskSuspendAll+0x18>)
 800771c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800771e:	bf00      	nop
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr
 8007728:	20000484 	.word	0x20000484

0800772c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007732:	2300      	movs	r3, #0
 8007734:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007736:	2300      	movs	r3, #0
 8007738:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800773a:	4b42      	ldr	r3, [pc, #264]	; (8007844 <xTaskResumeAll+0x118>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10c      	bne.n	800775c <xTaskResumeAll+0x30>
	__asm volatile
 8007742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007746:	b672      	cpsid	i
 8007748:	f383 8811 	msr	BASEPRI, r3
 800774c:	f3bf 8f6f 	isb	sy
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	b662      	cpsie	i
 8007756:	603b      	str	r3, [r7, #0]
}
 8007758:	bf00      	nop
 800775a:	e7fe      	b.n	800775a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800775c:	f000 fefe 	bl	800855c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007760:	4b38      	ldr	r3, [pc, #224]	; (8007844 <xTaskResumeAll+0x118>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3b01      	subs	r3, #1
 8007766:	4a37      	ldr	r2, [pc, #220]	; (8007844 <xTaskResumeAll+0x118>)
 8007768:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800776a:	4b36      	ldr	r3, [pc, #216]	; (8007844 <xTaskResumeAll+0x118>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d161      	bne.n	8007836 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007772:	4b35      	ldr	r3, [pc, #212]	; (8007848 <xTaskResumeAll+0x11c>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d05d      	beq.n	8007836 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800777a:	e02e      	b.n	80077da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800777c:	4b33      	ldr	r3, [pc, #204]	; (800784c <xTaskResumeAll+0x120>)
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	3318      	adds	r3, #24
 8007788:	4618      	mov	r0, r3
 800778a:	f7fe fdc3 	bl	8006314 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	3304      	adds	r3, #4
 8007792:	4618      	mov	r0, r3
 8007794:	f7fe fdbe 	bl	8006314 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779c:	2201      	movs	r2, #1
 800779e:	409a      	lsls	r2, r3
 80077a0:	4b2b      	ldr	r3, [pc, #172]	; (8007850 <xTaskResumeAll+0x124>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4313      	orrs	r3, r2
 80077a6:	4a2a      	ldr	r2, [pc, #168]	; (8007850 <xTaskResumeAll+0x124>)
 80077a8:	6013      	str	r3, [r2, #0]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ae:	4613      	mov	r3, r2
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4413      	add	r3, r2
 80077b4:	009b      	lsls	r3, r3, #2
 80077b6:	4a27      	ldr	r2, [pc, #156]	; (8007854 <xTaskResumeAll+0x128>)
 80077b8:	441a      	add	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	3304      	adds	r3, #4
 80077be:	4619      	mov	r1, r3
 80077c0:	4610      	mov	r0, r2
 80077c2:	f7fe fd4a 	bl	800625a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ca:	4b23      	ldr	r3, [pc, #140]	; (8007858 <xTaskResumeAll+0x12c>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d302      	bcc.n	80077da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80077d4:	4b21      	ldr	r3, [pc, #132]	; (800785c <xTaskResumeAll+0x130>)
 80077d6:	2201      	movs	r2, #1
 80077d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077da:	4b1c      	ldr	r3, [pc, #112]	; (800784c <xTaskResumeAll+0x120>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1cc      	bne.n	800777c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d001      	beq.n	80077ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80077e8:	f000 fb4c 	bl	8007e84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80077ec:	4b1c      	ldr	r3, [pc, #112]	; (8007860 <xTaskResumeAll+0x134>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d010      	beq.n	800781a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80077f8:	f000 f858 	bl	80078ac <xTaskIncrementTick>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d002      	beq.n	8007808 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007802:	4b16      	ldr	r3, [pc, #88]	; (800785c <xTaskResumeAll+0x130>)
 8007804:	2201      	movs	r2, #1
 8007806:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	3b01      	subs	r3, #1
 800780c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1f1      	bne.n	80077f8 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8007814:	4b12      	ldr	r3, [pc, #72]	; (8007860 <xTaskResumeAll+0x134>)
 8007816:	2200      	movs	r2, #0
 8007818:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800781a:	4b10      	ldr	r3, [pc, #64]	; (800785c <xTaskResumeAll+0x130>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d009      	beq.n	8007836 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007822:	2301      	movs	r3, #1
 8007824:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007826:	4b0f      	ldr	r3, [pc, #60]	; (8007864 <xTaskResumeAll+0x138>)
 8007828:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800782c:	601a      	str	r2, [r3, #0]
 800782e:	f3bf 8f4f 	dsb	sy
 8007832:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007836:	f000 fec5 	bl	80085c4 <vPortExitCritical>

	return xAlreadyYielded;
 800783a:	68bb      	ldr	r3, [r7, #8]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3710      	adds	r7, #16
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	20000484 	.word	0x20000484
 8007848:	2000045c 	.word	0x2000045c
 800784c:	2000041c 	.word	0x2000041c
 8007850:	20000464 	.word	0x20000464
 8007854:	20000360 	.word	0x20000360
 8007858:	2000035c 	.word	0x2000035c
 800785c:	20000470 	.word	0x20000470
 8007860:	2000046c 	.word	0x2000046c
 8007864:	e000ed04 	.word	0xe000ed04

08007868 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800786e:	4b05      	ldr	r3, [pc, #20]	; (8007884 <xTaskGetTickCount+0x1c>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007874:	687b      	ldr	r3, [r7, #4]
}
 8007876:	4618      	mov	r0, r3
 8007878:	370c      	adds	r7, #12
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	20000460 	.word	0x20000460

08007888 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800788e:	f000 ff4d 	bl	800872c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007892:	2300      	movs	r3, #0
 8007894:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007896:	4b04      	ldr	r3, [pc, #16]	; (80078a8 <xTaskGetTickCountFromISR+0x20>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800789c:	683b      	ldr	r3, [r7, #0]
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3708      	adds	r7, #8
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	20000460 	.word	0x20000460

080078ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80078b2:	2300      	movs	r3, #0
 80078b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078b6:	4b4f      	ldr	r3, [pc, #316]	; (80079f4 <xTaskIncrementTick+0x148>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	f040 808a 	bne.w	80079d4 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80078c0:	4b4d      	ldr	r3, [pc, #308]	; (80079f8 <xTaskIncrementTick+0x14c>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	3301      	adds	r3, #1
 80078c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80078c8:	4a4b      	ldr	r2, [pc, #300]	; (80079f8 <xTaskIncrementTick+0x14c>)
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d122      	bne.n	800791a <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 80078d4:	4b49      	ldr	r3, [pc, #292]	; (80079fc <xTaskIncrementTick+0x150>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d00c      	beq.n	80078f8 <xTaskIncrementTick+0x4c>
	__asm volatile
 80078de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e2:	b672      	cpsid	i
 80078e4:	f383 8811 	msr	BASEPRI, r3
 80078e8:	f3bf 8f6f 	isb	sy
 80078ec:	f3bf 8f4f 	dsb	sy
 80078f0:	b662      	cpsie	i
 80078f2:	603b      	str	r3, [r7, #0]
}
 80078f4:	bf00      	nop
 80078f6:	e7fe      	b.n	80078f6 <xTaskIncrementTick+0x4a>
 80078f8:	4b40      	ldr	r3, [pc, #256]	; (80079fc <xTaskIncrementTick+0x150>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	60fb      	str	r3, [r7, #12]
 80078fe:	4b40      	ldr	r3, [pc, #256]	; (8007a00 <xTaskIncrementTick+0x154>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a3e      	ldr	r2, [pc, #248]	; (80079fc <xTaskIncrementTick+0x150>)
 8007904:	6013      	str	r3, [r2, #0]
 8007906:	4a3e      	ldr	r2, [pc, #248]	; (8007a00 <xTaskIncrementTick+0x154>)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6013      	str	r3, [r2, #0]
 800790c:	4b3d      	ldr	r3, [pc, #244]	; (8007a04 <xTaskIncrementTick+0x158>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	3301      	adds	r3, #1
 8007912:	4a3c      	ldr	r2, [pc, #240]	; (8007a04 <xTaskIncrementTick+0x158>)
 8007914:	6013      	str	r3, [r2, #0]
 8007916:	f000 fab5 	bl	8007e84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800791a:	4b3b      	ldr	r3, [pc, #236]	; (8007a08 <xTaskIncrementTick+0x15c>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	693a      	ldr	r2, [r7, #16]
 8007920:	429a      	cmp	r2, r3
 8007922:	d348      	bcc.n	80079b6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007924:	4b35      	ldr	r3, [pc, #212]	; (80079fc <xTaskIncrementTick+0x150>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d104      	bne.n	8007938 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800792e:	4b36      	ldr	r3, [pc, #216]	; (8007a08 <xTaskIncrementTick+0x15c>)
 8007930:	f04f 32ff 	mov.w	r2, #4294967295
 8007934:	601a      	str	r2, [r3, #0]
					break;
 8007936:	e03e      	b.n	80079b6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007938:	4b30      	ldr	r3, [pc, #192]	; (80079fc <xTaskIncrementTick+0x150>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007948:	693a      	ldr	r2, [r7, #16]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	429a      	cmp	r2, r3
 800794e:	d203      	bcs.n	8007958 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007950:	4a2d      	ldr	r2, [pc, #180]	; (8007a08 <xTaskIncrementTick+0x15c>)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007956:	e02e      	b.n	80079b6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	3304      	adds	r3, #4
 800795c:	4618      	mov	r0, r3
 800795e:	f7fe fcd9 	bl	8006314 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007966:	2b00      	cmp	r3, #0
 8007968:	d004      	beq.n	8007974 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	3318      	adds	r3, #24
 800796e:	4618      	mov	r0, r3
 8007970:	f7fe fcd0 	bl	8006314 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007978:	2201      	movs	r2, #1
 800797a:	409a      	lsls	r2, r3
 800797c:	4b23      	ldr	r3, [pc, #140]	; (8007a0c <xTaskIncrementTick+0x160>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4313      	orrs	r3, r2
 8007982:	4a22      	ldr	r2, [pc, #136]	; (8007a0c <xTaskIncrementTick+0x160>)
 8007984:	6013      	str	r3, [r2, #0]
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800798a:	4613      	mov	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	4a1f      	ldr	r2, [pc, #124]	; (8007a10 <xTaskIncrementTick+0x164>)
 8007994:	441a      	add	r2, r3
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	3304      	adds	r3, #4
 800799a:	4619      	mov	r1, r3
 800799c:	4610      	mov	r0, r2
 800799e:	f7fe fc5c 	bl	800625a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a6:	4b1b      	ldr	r3, [pc, #108]	; (8007a14 <xTaskIncrementTick+0x168>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d3b9      	bcc.n	8007924 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 80079b0:	2301      	movs	r3, #1
 80079b2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079b4:	e7b6      	b.n	8007924 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80079b6:	4b17      	ldr	r3, [pc, #92]	; (8007a14 <xTaskIncrementTick+0x168>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079bc:	4914      	ldr	r1, [pc, #80]	; (8007a10 <xTaskIncrementTick+0x164>)
 80079be:	4613      	mov	r3, r2
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	4413      	add	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	440b      	add	r3, r1
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d907      	bls.n	80079de <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 80079ce:	2301      	movs	r3, #1
 80079d0:	617b      	str	r3, [r7, #20]
 80079d2:	e004      	b.n	80079de <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80079d4:	4b10      	ldr	r3, [pc, #64]	; (8007a18 <xTaskIncrementTick+0x16c>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	3301      	adds	r3, #1
 80079da:	4a0f      	ldr	r2, [pc, #60]	; (8007a18 <xTaskIncrementTick+0x16c>)
 80079dc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80079de:	4b0f      	ldr	r3, [pc, #60]	; (8007a1c <xTaskIncrementTick+0x170>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 80079e6:	2301      	movs	r3, #1
 80079e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80079ea:	697b      	ldr	r3, [r7, #20]
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3718      	adds	r7, #24
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	20000484 	.word	0x20000484
 80079f8:	20000460 	.word	0x20000460
 80079fc:	20000414 	.word	0x20000414
 8007a00:	20000418 	.word	0x20000418
 8007a04:	20000474 	.word	0x20000474
 8007a08:	2000047c 	.word	0x2000047c
 8007a0c:	20000464 	.word	0x20000464
 8007a10:	20000360 	.word	0x20000360
 8007a14:	2000035c 	.word	0x2000035c
 8007a18:	2000046c 	.word	0x2000046c
 8007a1c:	20000470 	.word	0x20000470

08007a20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a20:	b480      	push	{r7}
 8007a22:	b087      	sub	sp, #28
 8007a24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a26:	4b2a      	ldr	r3, [pc, #168]	; (8007ad0 <vTaskSwitchContext+0xb0>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d003      	beq.n	8007a36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a2e:	4b29      	ldr	r3, [pc, #164]	; (8007ad4 <vTaskSwitchContext+0xb4>)
 8007a30:	2201      	movs	r2, #1
 8007a32:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a34:	e046      	b.n	8007ac4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007a36:	4b27      	ldr	r3, [pc, #156]	; (8007ad4 <vTaskSwitchContext+0xb4>)
 8007a38:	2200      	movs	r2, #0
 8007a3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a3c:	4b26      	ldr	r3, [pc, #152]	; (8007ad8 <vTaskSwitchContext+0xb8>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	fab3 f383 	clz	r3, r3
 8007a48:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007a4a:	7afb      	ldrb	r3, [r7, #11]
 8007a4c:	f1c3 031f 	rsb	r3, r3, #31
 8007a50:	617b      	str	r3, [r7, #20]
 8007a52:	4922      	ldr	r1, [pc, #136]	; (8007adc <vTaskSwitchContext+0xbc>)
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	4613      	mov	r3, r2
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	4413      	add	r3, r2
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	440b      	add	r3, r1
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10c      	bne.n	8007a80 <vTaskSwitchContext+0x60>
	__asm volatile
 8007a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6a:	b672      	cpsid	i
 8007a6c:	f383 8811 	msr	BASEPRI, r3
 8007a70:	f3bf 8f6f 	isb	sy
 8007a74:	f3bf 8f4f 	dsb	sy
 8007a78:	b662      	cpsie	i
 8007a7a:	607b      	str	r3, [r7, #4]
}
 8007a7c:	bf00      	nop
 8007a7e:	e7fe      	b.n	8007a7e <vTaskSwitchContext+0x5e>
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	4613      	mov	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	4413      	add	r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4a14      	ldr	r2, [pc, #80]	; (8007adc <vTaskSwitchContext+0xbc>)
 8007a8c:	4413      	add	r3, r2
 8007a8e:	613b      	str	r3, [r7, #16]
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	685a      	ldr	r2, [r3, #4]
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	605a      	str	r2, [r3, #4]
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	685a      	ldr	r2, [r3, #4]
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	3308      	adds	r3, #8
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d104      	bne.n	8007ab0 <vTaskSwitchContext+0x90>
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	685a      	ldr	r2, [r3, #4]
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	605a      	str	r2, [r3, #4]
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	4a0a      	ldr	r2, [pc, #40]	; (8007ae0 <vTaskSwitchContext+0xc0>)
 8007ab8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007aba:	4b09      	ldr	r3, [pc, #36]	; (8007ae0 <vTaskSwitchContext+0xc0>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	334c      	adds	r3, #76	; 0x4c
 8007ac0:	4a08      	ldr	r2, [pc, #32]	; (8007ae4 <vTaskSwitchContext+0xc4>)
 8007ac2:	6013      	str	r3, [r2, #0]
}
 8007ac4:	bf00      	nop
 8007ac6:	371c      	adds	r7, #28
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr
 8007ad0:	20000484 	.word	0x20000484
 8007ad4:	20000470 	.word	0x20000470
 8007ad8:	20000464 	.word	0x20000464
 8007adc:	20000360 	.word	0x20000360
 8007ae0:	2000035c 	.word	0x2000035c
 8007ae4:	2000001c 	.word	0x2000001c

08007ae8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10c      	bne.n	8007b12 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afc:	b672      	cpsid	i
 8007afe:	f383 8811 	msr	BASEPRI, r3
 8007b02:	f3bf 8f6f 	isb	sy
 8007b06:	f3bf 8f4f 	dsb	sy
 8007b0a:	b662      	cpsie	i
 8007b0c:	60fb      	str	r3, [r7, #12]
}
 8007b0e:	bf00      	nop
 8007b10:	e7fe      	b.n	8007b10 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b12:	4b07      	ldr	r3, [pc, #28]	; (8007b30 <vTaskPlaceOnEventList+0x48>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3318      	adds	r3, #24
 8007b18:	4619      	mov	r1, r3
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f7fe fbc1 	bl	80062a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b20:	2101      	movs	r1, #1
 8007b22:	6838      	ldr	r0, [r7, #0]
 8007b24:	f000 fba8 	bl	8008278 <prvAddCurrentTaskToDelayedList>
}
 8007b28:	bf00      	nop
 8007b2a:	3710      	adds	r7, #16
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	2000035c 	.word	0x2000035c

08007b34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b086      	sub	sp, #24
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10c      	bne.n	8007b64 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b4e:	b672      	cpsid	i
 8007b50:	f383 8811 	msr	BASEPRI, r3
 8007b54:	f3bf 8f6f 	isb	sy
 8007b58:	f3bf 8f4f 	dsb	sy
 8007b5c:	b662      	cpsie	i
 8007b5e:	60fb      	str	r3, [r7, #12]
}
 8007b60:	bf00      	nop
 8007b62:	e7fe      	b.n	8007b62 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	3318      	adds	r3, #24
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fe fbd3 	bl	8006314 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b6e:	4b1d      	ldr	r3, [pc, #116]	; (8007be4 <xTaskRemoveFromEventList+0xb0>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d11c      	bne.n	8007bb0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	3304      	adds	r3, #4
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fe fbca 	bl	8006314 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b84:	2201      	movs	r2, #1
 8007b86:	409a      	lsls	r2, r3
 8007b88:	4b17      	ldr	r3, [pc, #92]	; (8007be8 <xTaskRemoveFromEventList+0xb4>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	4a16      	ldr	r2, [pc, #88]	; (8007be8 <xTaskRemoveFromEventList+0xb4>)
 8007b90:	6013      	str	r3, [r2, #0]
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b96:	4613      	mov	r3, r2
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	4413      	add	r3, r2
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4a13      	ldr	r2, [pc, #76]	; (8007bec <xTaskRemoveFromEventList+0xb8>)
 8007ba0:	441a      	add	r2, r3
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	3304      	adds	r3, #4
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	4610      	mov	r0, r2
 8007baa:	f7fe fb56 	bl	800625a <vListInsertEnd>
 8007bae:	e005      	b.n	8007bbc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	3318      	adds	r3, #24
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	480e      	ldr	r0, [pc, #56]	; (8007bf0 <xTaskRemoveFromEventList+0xbc>)
 8007bb8:	f7fe fb4f 	bl	800625a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bc0:	4b0c      	ldr	r3, [pc, #48]	; (8007bf4 <xTaskRemoveFromEventList+0xc0>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d905      	bls.n	8007bd6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007bce:	4b0a      	ldr	r3, [pc, #40]	; (8007bf8 <xTaskRemoveFromEventList+0xc4>)
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	e001      	b.n	8007bda <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007bda:	697b      	ldr	r3, [r7, #20]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3718      	adds	r7, #24
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	20000484 	.word	0x20000484
 8007be8:	20000464 	.word	0x20000464
 8007bec:	20000360 	.word	0x20000360
 8007bf0:	2000041c 	.word	0x2000041c
 8007bf4:	2000035c 	.word	0x2000035c
 8007bf8:	20000470 	.word	0x20000470

08007bfc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c04:	4b06      	ldr	r3, [pc, #24]	; (8007c20 <vTaskInternalSetTimeOutState+0x24>)
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c0c:	4b05      	ldr	r3, [pc, #20]	; (8007c24 <vTaskInternalSetTimeOutState+0x28>)
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	605a      	str	r2, [r3, #4]
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr
 8007c20:	20000474 	.word	0x20000474
 8007c24:	20000460 	.word	0x20000460

08007c28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d10c      	bne.n	8007c52 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8007c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3c:	b672      	cpsid	i
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	b662      	cpsie	i
 8007c4c:	613b      	str	r3, [r7, #16]
}
 8007c4e:	bf00      	nop
 8007c50:	e7fe      	b.n	8007c50 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10c      	bne.n	8007c72 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5c:	b672      	cpsid	i
 8007c5e:	f383 8811 	msr	BASEPRI, r3
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	b662      	cpsie	i
 8007c6c:	60fb      	str	r3, [r7, #12]
}
 8007c6e:	bf00      	nop
 8007c70:	e7fe      	b.n	8007c70 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8007c72:	f000 fc73 	bl	800855c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007c76:	4b1d      	ldr	r3, [pc, #116]	; (8007cec <xTaskCheckForTimeOut+0xc4>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	69ba      	ldr	r2, [r7, #24]
 8007c82:	1ad3      	subs	r3, r2, r3
 8007c84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c8e:	d102      	bne.n	8007c96 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007c90:	2300      	movs	r3, #0
 8007c92:	61fb      	str	r3, [r7, #28]
 8007c94:	e023      	b.n	8007cde <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	4b15      	ldr	r3, [pc, #84]	; (8007cf0 <xTaskCheckForTimeOut+0xc8>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d007      	beq.n	8007cb2 <xTaskCheckForTimeOut+0x8a>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	69ba      	ldr	r2, [r7, #24]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d302      	bcc.n	8007cb2 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007cac:	2301      	movs	r3, #1
 8007cae:	61fb      	str	r3, [r7, #28]
 8007cb0:	e015      	b.n	8007cde <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d20b      	bcs.n	8007cd4 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	1ad2      	subs	r2, r2, r3
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f7ff ff97 	bl	8007bfc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	61fb      	str	r3, [r7, #28]
 8007cd2:	e004      	b.n	8007cde <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007cde:	f000 fc71 	bl	80085c4 <vPortExitCritical>

	return xReturn;
 8007ce2:	69fb      	ldr	r3, [r7, #28]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3720      	adds	r7, #32
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}
 8007cec:	20000460 	.word	0x20000460
 8007cf0:	20000474 	.word	0x20000474

08007cf4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007cf8:	4b03      	ldr	r3, [pc, #12]	; (8007d08 <vTaskMissedYield+0x14>)
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	601a      	str	r2, [r3, #0]
}
 8007cfe:	bf00      	nop
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr
 8007d08:	20000470 	.word	0x20000470

08007d0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d14:	f000 f852 	bl	8007dbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d18:	4b06      	ldr	r3, [pc, #24]	; (8007d34 <prvIdleTask+0x28>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d9f9      	bls.n	8007d14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d20:	4b05      	ldr	r3, [pc, #20]	; (8007d38 <prvIdleTask+0x2c>)
 8007d22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d26:	601a      	str	r2, [r3, #0]
 8007d28:	f3bf 8f4f 	dsb	sy
 8007d2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d30:	e7f0      	b.n	8007d14 <prvIdleTask+0x8>
 8007d32:	bf00      	nop
 8007d34:	20000360 	.word	0x20000360
 8007d38:	e000ed04 	.word	0xe000ed04

08007d3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b082      	sub	sp, #8
 8007d40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d42:	2300      	movs	r3, #0
 8007d44:	607b      	str	r3, [r7, #4]
 8007d46:	e00c      	b.n	8007d62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	4413      	add	r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	4a12      	ldr	r2, [pc, #72]	; (8007d9c <prvInitialiseTaskLists+0x60>)
 8007d54:	4413      	add	r3, r2
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7fe fa52 	bl	8006200 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	3301      	adds	r3, #1
 8007d60:	607b      	str	r3, [r7, #4]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2b06      	cmp	r3, #6
 8007d66:	d9ef      	bls.n	8007d48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d68:	480d      	ldr	r0, [pc, #52]	; (8007da0 <prvInitialiseTaskLists+0x64>)
 8007d6a:	f7fe fa49 	bl	8006200 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007d6e:	480d      	ldr	r0, [pc, #52]	; (8007da4 <prvInitialiseTaskLists+0x68>)
 8007d70:	f7fe fa46 	bl	8006200 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007d74:	480c      	ldr	r0, [pc, #48]	; (8007da8 <prvInitialiseTaskLists+0x6c>)
 8007d76:	f7fe fa43 	bl	8006200 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007d7a:	480c      	ldr	r0, [pc, #48]	; (8007dac <prvInitialiseTaskLists+0x70>)
 8007d7c:	f7fe fa40 	bl	8006200 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007d80:	480b      	ldr	r0, [pc, #44]	; (8007db0 <prvInitialiseTaskLists+0x74>)
 8007d82:	f7fe fa3d 	bl	8006200 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007d86:	4b0b      	ldr	r3, [pc, #44]	; (8007db4 <prvInitialiseTaskLists+0x78>)
 8007d88:	4a05      	ldr	r2, [pc, #20]	; (8007da0 <prvInitialiseTaskLists+0x64>)
 8007d8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007d8c:	4b0a      	ldr	r3, [pc, #40]	; (8007db8 <prvInitialiseTaskLists+0x7c>)
 8007d8e:	4a05      	ldr	r2, [pc, #20]	; (8007da4 <prvInitialiseTaskLists+0x68>)
 8007d90:	601a      	str	r2, [r3, #0]
}
 8007d92:	bf00      	nop
 8007d94:	3708      	adds	r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	20000360 	.word	0x20000360
 8007da0:	200003ec 	.word	0x200003ec
 8007da4:	20000400 	.word	0x20000400
 8007da8:	2000041c 	.word	0x2000041c
 8007dac:	20000430 	.word	0x20000430
 8007db0:	20000448 	.word	0x20000448
 8007db4:	20000414 	.word	0x20000414
 8007db8:	20000418 	.word	0x20000418

08007dbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007dc2:	e019      	b.n	8007df8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007dc4:	f000 fbca 	bl	800855c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dc8:	4b10      	ldr	r3, [pc, #64]	; (8007e0c <prvCheckTasksWaitingTermination+0x50>)
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	68db      	ldr	r3, [r3, #12]
 8007dce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	3304      	adds	r3, #4
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f7fe fa9d 	bl	8006314 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007dda:	4b0d      	ldr	r3, [pc, #52]	; (8007e10 <prvCheckTasksWaitingTermination+0x54>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	4a0b      	ldr	r2, [pc, #44]	; (8007e10 <prvCheckTasksWaitingTermination+0x54>)
 8007de2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007de4:	4b0b      	ldr	r3, [pc, #44]	; (8007e14 <prvCheckTasksWaitingTermination+0x58>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	3b01      	subs	r3, #1
 8007dea:	4a0a      	ldr	r2, [pc, #40]	; (8007e14 <prvCheckTasksWaitingTermination+0x58>)
 8007dec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007dee:	f000 fbe9 	bl	80085c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 f810 	bl	8007e18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007df8:	4b06      	ldr	r3, [pc, #24]	; (8007e14 <prvCheckTasksWaitingTermination+0x58>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1e1      	bne.n	8007dc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e00:	bf00      	nop
 8007e02:	bf00      	nop
 8007e04:	3708      	adds	r7, #8
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20000430 	.word	0x20000430
 8007e10:	2000045c 	.word	0x2000045c
 8007e14:	20000444 	.word	0x20000444

08007e18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b084      	sub	sp, #16
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	334c      	adds	r3, #76	; 0x4c
 8007e24:	4618      	mov	r0, r3
 8007e26:	f00b f8f5 	bl	8013014 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d108      	bne.n	8007e46 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f000 fd85 	bl	8008948 <vPortFree>
				vPortFree( pxTCB );
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fd82 	bl	8008948 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e44:	e01a      	b.n	8007e7c <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d103      	bne.n	8007e58 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f000 fd79 	bl	8008948 <vPortFree>
	}
 8007e56:	e011      	b.n	8007e7c <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	d00c      	beq.n	8007e7c <prvDeleteTCB+0x64>
	__asm volatile
 8007e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e66:	b672      	cpsid	i
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	b662      	cpsie	i
 8007e76:	60fb      	str	r3, [r7, #12]
}
 8007e78:	bf00      	nop
 8007e7a:	e7fe      	b.n	8007e7a <prvDeleteTCB+0x62>
	}
 8007e7c:	bf00      	nop
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e8a:	4b0c      	ldr	r3, [pc, #48]	; (8007ebc <prvResetNextTaskUnblockTime+0x38>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d104      	bne.n	8007e9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007e94:	4b0a      	ldr	r3, [pc, #40]	; (8007ec0 <prvResetNextTaskUnblockTime+0x3c>)
 8007e96:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007e9c:	e008      	b.n	8007eb0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e9e:	4b07      	ldr	r3, [pc, #28]	; (8007ebc <prvResetNextTaskUnblockTime+0x38>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	4a04      	ldr	r2, [pc, #16]	; (8007ec0 <prvResetNextTaskUnblockTime+0x3c>)
 8007eae:	6013      	str	r3, [r2, #0]
}
 8007eb0:	bf00      	nop
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr
 8007ebc:	20000414 	.word	0x20000414
 8007ec0:	2000047c 	.word	0x2000047c

08007ec4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007eca:	4b0b      	ldr	r3, [pc, #44]	; (8007ef8 <xTaskGetSchedulerState+0x34>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d102      	bne.n	8007ed8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	607b      	str	r3, [r7, #4]
 8007ed6:	e008      	b.n	8007eea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ed8:	4b08      	ldr	r3, [pc, #32]	; (8007efc <xTaskGetSchedulerState+0x38>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d102      	bne.n	8007ee6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007ee0:	2302      	movs	r3, #2
 8007ee2:	607b      	str	r3, [r7, #4]
 8007ee4:	e001      	b.n	8007eea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007eea:	687b      	ldr	r3, [r7, #4]
	}
 8007eec:	4618      	mov	r0, r3
 8007eee:	370c      	adds	r7, #12
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr
 8007ef8:	20000468 	.word	0x20000468
 8007efc:	20000484 	.word	0x20000484

08007f00 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b084      	sub	sp, #16
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d069      	beq.n	8007fea <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f1a:	4b36      	ldr	r3, [pc, #216]	; (8007ff4 <xTaskPriorityInherit+0xf4>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d259      	bcs.n	8007fd8 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	699b      	ldr	r3, [r3, #24]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	db06      	blt.n	8007f3a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f2c:	4b31      	ldr	r3, [pc, #196]	; (8007ff4 <xTaskPriorityInherit+0xf4>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f32:	f1c3 0207 	rsb	r2, r3, #7
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	6959      	ldr	r1, [r3, #20]
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f42:	4613      	mov	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	4413      	add	r3, r2
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	4a2b      	ldr	r2, [pc, #172]	; (8007ff8 <xTaskPriorityInherit+0xf8>)
 8007f4c:	4413      	add	r3, r2
 8007f4e:	4299      	cmp	r1, r3
 8007f50:	d13a      	bne.n	8007fc8 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	3304      	adds	r3, #4
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7fe f9dc 	bl	8006314 <uxListRemove>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d115      	bne.n	8007f8e <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f66:	4924      	ldr	r1, [pc, #144]	; (8007ff8 <xTaskPriorityInherit+0xf8>)
 8007f68:	4613      	mov	r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	440b      	add	r3, r1
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10a      	bne.n	8007f8e <xTaskPriorityInherit+0x8e>
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f82:	43da      	mvns	r2, r3
 8007f84:	4b1d      	ldr	r3, [pc, #116]	; (8007ffc <xTaskPriorityInherit+0xfc>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4013      	ands	r3, r2
 8007f8a:	4a1c      	ldr	r2, [pc, #112]	; (8007ffc <xTaskPriorityInherit+0xfc>)
 8007f8c:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007f8e:	4b19      	ldr	r3, [pc, #100]	; (8007ff4 <xTaskPriorityInherit+0xf4>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	409a      	lsls	r2, r3
 8007fa0:	4b16      	ldr	r3, [pc, #88]	; (8007ffc <xTaskPriorityInherit+0xfc>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	4a15      	ldr	r2, [pc, #84]	; (8007ffc <xTaskPriorityInherit+0xfc>)
 8007fa8:	6013      	str	r3, [r2, #0]
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fae:	4613      	mov	r3, r2
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	4413      	add	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4a10      	ldr	r2, [pc, #64]	; (8007ff8 <xTaskPriorityInherit+0xf8>)
 8007fb8:	441a      	add	r2, r3
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	3304      	adds	r3, #4
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	4610      	mov	r0, r2
 8007fc2:	f7fe f94a 	bl	800625a <vListInsertEnd>
 8007fc6:	e004      	b.n	8007fd2 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007fc8:	4b0a      	ldr	r3, [pc, #40]	; (8007ff4 <xTaskPriorityInherit+0xf4>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	60fb      	str	r3, [r7, #12]
 8007fd6:	e008      	b.n	8007fea <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fdc:	4b05      	ldr	r3, [pc, #20]	; (8007ff4 <xTaskPriorityInherit+0xf4>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d201      	bcs.n	8007fea <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007fea:	68fb      	ldr	r3, [r7, #12]
	}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}
 8007ff4:	2000035c 	.word	0x2000035c
 8007ff8:	20000360 	.word	0x20000360
 8007ffc:	20000464 	.word	0x20000464

08008000 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008000:	b580      	push	{r7, lr}
 8008002:	b086      	sub	sp, #24
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800800c:	2300      	movs	r3, #0
 800800e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d072      	beq.n	80080fc <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008016:	4b3c      	ldr	r3, [pc, #240]	; (8008108 <xTaskPriorityDisinherit+0x108>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	693a      	ldr	r2, [r7, #16]
 800801c:	429a      	cmp	r2, r3
 800801e:	d00c      	beq.n	800803a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8008020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008024:	b672      	cpsid	i
 8008026:	f383 8811 	msr	BASEPRI, r3
 800802a:	f3bf 8f6f 	isb	sy
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	b662      	cpsie	i
 8008034:	60fb      	str	r3, [r7, #12]
}
 8008036:	bf00      	nop
 8008038:	e7fe      	b.n	8008038 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10c      	bne.n	800805c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8008042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008046:	b672      	cpsid	i
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	b662      	cpsie	i
 8008056:	60bb      	str	r3, [r7, #8]
}
 8008058:	bf00      	nop
 800805a:	e7fe      	b.n	800805a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008060:	1e5a      	subs	r2, r3, #1
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800806e:	429a      	cmp	r2, r3
 8008070:	d044      	beq.n	80080fc <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008076:	2b00      	cmp	r3, #0
 8008078:	d140      	bne.n	80080fc <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	3304      	adds	r3, #4
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe f948 	bl	8006314 <uxListRemove>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d115      	bne.n	80080b6 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800808e:	491f      	ldr	r1, [pc, #124]	; (800810c <xTaskPriorityDisinherit+0x10c>)
 8008090:	4613      	mov	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	440b      	add	r3, r1
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10a      	bne.n	80080b6 <xTaskPriorityDisinherit+0xb6>
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a4:	2201      	movs	r2, #1
 80080a6:	fa02 f303 	lsl.w	r3, r2, r3
 80080aa:	43da      	mvns	r2, r3
 80080ac:	4b18      	ldr	r3, [pc, #96]	; (8008110 <xTaskPriorityDisinherit+0x110>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4013      	ands	r3, r2
 80080b2:	4a17      	ldr	r2, [pc, #92]	; (8008110 <xTaskPriorityDisinherit+0x110>)
 80080b4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c2:	f1c3 0207 	rsb	r2, r3, #7
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ce:	2201      	movs	r2, #1
 80080d0:	409a      	lsls	r2, r3
 80080d2:	4b0f      	ldr	r3, [pc, #60]	; (8008110 <xTaskPriorityDisinherit+0x110>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	4a0d      	ldr	r2, [pc, #52]	; (8008110 <xTaskPriorityDisinherit+0x110>)
 80080da:	6013      	str	r3, [r2, #0]
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080e0:	4613      	mov	r3, r2
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	4413      	add	r3, r2
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	4a08      	ldr	r2, [pc, #32]	; (800810c <xTaskPriorityDisinherit+0x10c>)
 80080ea:	441a      	add	r2, r3
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	3304      	adds	r3, #4
 80080f0:	4619      	mov	r1, r3
 80080f2:	4610      	mov	r0, r2
 80080f4:	f7fe f8b1 	bl	800625a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80080f8:	2301      	movs	r3, #1
 80080fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80080fc:	697b      	ldr	r3, [r7, #20]
	}
 80080fe:	4618      	mov	r0, r3
 8008100:	3718      	adds	r7, #24
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop
 8008108:	2000035c 	.word	0x2000035c
 800810c:	20000360 	.word	0x20000360
 8008110:	20000464 	.word	0x20000464

08008114 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008114:	b580      	push	{r7, lr}
 8008116:	b088      	sub	sp, #32
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008122:	2301      	movs	r3, #1
 8008124:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 8087 	beq.w	800823c <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008132:	2b00      	cmp	r3, #0
 8008134:	d10c      	bne.n	8008150 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800813a:	b672      	cpsid	i
 800813c:	f383 8811 	msr	BASEPRI, r3
 8008140:	f3bf 8f6f 	isb	sy
 8008144:	f3bf 8f4f 	dsb	sy
 8008148:	b662      	cpsie	i
 800814a:	60fb      	str	r3, [r7, #12]
}
 800814c:	bf00      	nop
 800814e:	e7fe      	b.n	800814e <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008154:	683a      	ldr	r2, [r7, #0]
 8008156:	429a      	cmp	r2, r3
 8008158:	d902      	bls.n	8008160 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	61fb      	str	r3, [r7, #28]
 800815e:	e002      	b.n	8008166 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008164:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800816a:	69fa      	ldr	r2, [r7, #28]
 800816c:	429a      	cmp	r2, r3
 800816e:	d065      	beq.n	800823c <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008174:	697a      	ldr	r2, [r7, #20]
 8008176:	429a      	cmp	r2, r3
 8008178:	d160      	bne.n	800823c <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800817a:	4b32      	ldr	r3, [pc, #200]	; (8008244 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	69ba      	ldr	r2, [r7, #24]
 8008180:	429a      	cmp	r2, r3
 8008182:	d10c      	bne.n	800819e <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 8008184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008188:	b672      	cpsid	i
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	b662      	cpsie	i
 8008198:	60bb      	str	r3, [r7, #8]
}
 800819a:	bf00      	nop
 800819c:	e7fe      	b.n	800819c <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	69fa      	ldr	r2, [r7, #28]
 80081a8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	699b      	ldr	r3, [r3, #24]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	db04      	blt.n	80081bc <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081b2:	69fb      	ldr	r3, [r7, #28]
 80081b4:	f1c3 0207 	rsb	r2, r3, #7
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	6959      	ldr	r1, [r3, #20]
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	4613      	mov	r3, r2
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	4413      	add	r3, r2
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	4a1f      	ldr	r2, [pc, #124]	; (8008248 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80081cc:	4413      	add	r3, r2
 80081ce:	4299      	cmp	r1, r3
 80081d0:	d134      	bne.n	800823c <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	3304      	adds	r3, #4
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fe f89c 	bl	8006314 <uxListRemove>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d115      	bne.n	800820e <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e6:	4918      	ldr	r1, [pc, #96]	; (8008248 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80081e8:	4613      	mov	r3, r2
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	4413      	add	r3, r2
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	440b      	add	r3, r1
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10a      	bne.n	800820e <vTaskPriorityDisinheritAfterTimeout+0xfa>
 80081f8:	69bb      	ldr	r3, [r7, #24]
 80081fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fc:	2201      	movs	r2, #1
 80081fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008202:	43da      	mvns	r2, r3
 8008204:	4b11      	ldr	r3, [pc, #68]	; (800824c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4013      	ands	r3, r2
 800820a:	4a10      	ldr	r2, [pc, #64]	; (800824c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800820c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008212:	2201      	movs	r2, #1
 8008214:	409a      	lsls	r2, r3
 8008216:	4b0d      	ldr	r3, [pc, #52]	; (800824c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4313      	orrs	r3, r2
 800821c:	4a0b      	ldr	r2, [pc, #44]	; (800824c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800821e:	6013      	str	r3, [r2, #0]
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008224:	4613      	mov	r3, r2
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	4413      	add	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4a06      	ldr	r2, [pc, #24]	; (8008248 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800822e:	441a      	add	r2, r3
 8008230:	69bb      	ldr	r3, [r7, #24]
 8008232:	3304      	adds	r3, #4
 8008234:	4619      	mov	r1, r3
 8008236:	4610      	mov	r0, r2
 8008238:	f7fe f80f 	bl	800625a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800823c:	bf00      	nop
 800823e:	3720      	adds	r7, #32
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	2000035c 	.word	0x2000035c
 8008248:	20000360 	.word	0x20000360
 800824c:	20000464 	.word	0x20000464

08008250 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008250:	b480      	push	{r7}
 8008252:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008254:	4b07      	ldr	r3, [pc, #28]	; (8008274 <pvTaskIncrementMutexHeldCount+0x24>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d004      	beq.n	8008266 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800825c:	4b05      	ldr	r3, [pc, #20]	; (8008274 <pvTaskIncrementMutexHeldCount+0x24>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008262:	3201      	adds	r2, #1
 8008264:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8008266:	4b03      	ldr	r3, [pc, #12]	; (8008274 <pvTaskIncrementMutexHeldCount+0x24>)
 8008268:	681b      	ldr	r3, [r3, #0]
	}
 800826a:	4618      	mov	r0, r3
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr
 8008274:	2000035c 	.word	0x2000035c

08008278 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008282:	4b29      	ldr	r3, [pc, #164]	; (8008328 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008288:	4b28      	ldr	r3, [pc, #160]	; (800832c <prvAddCurrentTaskToDelayedList+0xb4>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	3304      	adds	r3, #4
 800828e:	4618      	mov	r0, r3
 8008290:	f7fe f840 	bl	8006314 <uxListRemove>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d10b      	bne.n	80082b2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800829a:	4b24      	ldr	r3, [pc, #144]	; (800832c <prvAddCurrentTaskToDelayedList+0xb4>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a0:	2201      	movs	r2, #1
 80082a2:	fa02 f303 	lsl.w	r3, r2, r3
 80082a6:	43da      	mvns	r2, r3
 80082a8:	4b21      	ldr	r3, [pc, #132]	; (8008330 <prvAddCurrentTaskToDelayedList+0xb8>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4013      	ands	r3, r2
 80082ae:	4a20      	ldr	r2, [pc, #128]	; (8008330 <prvAddCurrentTaskToDelayedList+0xb8>)
 80082b0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b8:	d10a      	bne.n	80082d0 <prvAddCurrentTaskToDelayedList+0x58>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d007      	beq.n	80082d0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082c0:	4b1a      	ldr	r3, [pc, #104]	; (800832c <prvAddCurrentTaskToDelayedList+0xb4>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3304      	adds	r3, #4
 80082c6:	4619      	mov	r1, r3
 80082c8:	481a      	ldr	r0, [pc, #104]	; (8008334 <prvAddCurrentTaskToDelayedList+0xbc>)
 80082ca:	f7fd ffc6 	bl	800625a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082ce:	e026      	b.n	800831e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4413      	add	r3, r2
 80082d6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082d8:	4b14      	ldr	r3, [pc, #80]	; (800832c <prvAddCurrentTaskToDelayedList+0xb4>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80082e0:	68ba      	ldr	r2, [r7, #8]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d209      	bcs.n	80082fc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082e8:	4b13      	ldr	r3, [pc, #76]	; (8008338 <prvAddCurrentTaskToDelayedList+0xc0>)
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	4b0f      	ldr	r3, [pc, #60]	; (800832c <prvAddCurrentTaskToDelayedList+0xb4>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	3304      	adds	r3, #4
 80082f2:	4619      	mov	r1, r3
 80082f4:	4610      	mov	r0, r2
 80082f6:	f7fd ffd4 	bl	80062a2 <vListInsert>
}
 80082fa:	e010      	b.n	800831e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082fc:	4b0f      	ldr	r3, [pc, #60]	; (800833c <prvAddCurrentTaskToDelayedList+0xc4>)
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	4b0a      	ldr	r3, [pc, #40]	; (800832c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	3304      	adds	r3, #4
 8008306:	4619      	mov	r1, r3
 8008308:	4610      	mov	r0, r2
 800830a:	f7fd ffca 	bl	80062a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800830e:	4b0c      	ldr	r3, [pc, #48]	; (8008340 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68ba      	ldr	r2, [r7, #8]
 8008314:	429a      	cmp	r2, r3
 8008316:	d202      	bcs.n	800831e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008318:	4a09      	ldr	r2, [pc, #36]	; (8008340 <prvAddCurrentTaskToDelayedList+0xc8>)
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	6013      	str	r3, [r2, #0]
}
 800831e:	bf00      	nop
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	20000460 	.word	0x20000460
 800832c:	2000035c 	.word	0x2000035c
 8008330:	20000464 	.word	0x20000464
 8008334:	20000448 	.word	0x20000448
 8008338:	20000418 	.word	0x20000418
 800833c:	20000414 	.word	0x20000414
 8008340:	2000047c 	.word	0x2000047c

08008344 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	3b04      	subs	r3, #4
 8008354:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800835c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	3b04      	subs	r3, #4
 8008362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	f023 0201 	bic.w	r2, r3, #1
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	3b04      	subs	r3, #4
 8008372:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008374:	4a0c      	ldr	r2, [pc, #48]	; (80083a8 <pxPortInitialiseStack+0x64>)
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	3b14      	subs	r3, #20
 800837e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	3b04      	subs	r3, #4
 800838a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f06f 0202 	mvn.w	r2, #2
 8008392:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	3b20      	subs	r3, #32
 8008398:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800839a:	68fb      	ldr	r3, [r7, #12]
}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr
 80083a8:	080083ad 	.word	0x080083ad

080083ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80083b2:	2300      	movs	r3, #0
 80083b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80083b6:	4b14      	ldr	r3, [pc, #80]	; (8008408 <prvTaskExitError+0x5c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083be:	d00c      	beq.n	80083da <prvTaskExitError+0x2e>
	__asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c4:	b672      	cpsid	i
 80083c6:	f383 8811 	msr	BASEPRI, r3
 80083ca:	f3bf 8f6f 	isb	sy
 80083ce:	f3bf 8f4f 	dsb	sy
 80083d2:	b662      	cpsie	i
 80083d4:	60fb      	str	r3, [r7, #12]
}
 80083d6:	bf00      	nop
 80083d8:	e7fe      	b.n	80083d8 <prvTaskExitError+0x2c>
	__asm volatile
 80083da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083de:	b672      	cpsid	i
 80083e0:	f383 8811 	msr	BASEPRI, r3
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	b662      	cpsie	i
 80083ee:	60bb      	str	r3, [r7, #8]
}
 80083f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80083f2:	bf00      	nop
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d0fc      	beq.n	80083f4 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80083fa:	bf00      	nop
 80083fc:	bf00      	nop
 80083fe:	3714      	adds	r7, #20
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr
 8008408:	2000000c 	.word	0x2000000c
 800840c:	00000000 	.word	0x00000000

08008410 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008410:	4b07      	ldr	r3, [pc, #28]	; (8008430 <pxCurrentTCBConst2>)
 8008412:	6819      	ldr	r1, [r3, #0]
 8008414:	6808      	ldr	r0, [r1, #0]
 8008416:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841a:	f380 8809 	msr	PSP, r0
 800841e:	f3bf 8f6f 	isb	sy
 8008422:	f04f 0000 	mov.w	r0, #0
 8008426:	f380 8811 	msr	BASEPRI, r0
 800842a:	4770      	bx	lr
 800842c:	f3af 8000 	nop.w

08008430 <pxCurrentTCBConst2>:
 8008430:	2000035c 	.word	0x2000035c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008434:	bf00      	nop
 8008436:	bf00      	nop

08008438 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008438:	4808      	ldr	r0, [pc, #32]	; (800845c <prvPortStartFirstTask+0x24>)
 800843a:	6800      	ldr	r0, [r0, #0]
 800843c:	6800      	ldr	r0, [r0, #0]
 800843e:	f380 8808 	msr	MSP, r0
 8008442:	f04f 0000 	mov.w	r0, #0
 8008446:	f380 8814 	msr	CONTROL, r0
 800844a:	b662      	cpsie	i
 800844c:	b661      	cpsie	f
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	df00      	svc	0
 8008458:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800845a:	bf00      	nop
 800845c:	e000ed08 	.word	0xe000ed08

08008460 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008466:	4b37      	ldr	r3, [pc, #220]	; (8008544 <xPortStartScheduler+0xe4>)
 8008468:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	b2db      	uxtb	r3, r3
 8008470:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	22ff      	movs	r2, #255	; 0xff
 8008476:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	b2db      	uxtb	r3, r3
 800847e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008480:	78fb      	ldrb	r3, [r7, #3]
 8008482:	b2db      	uxtb	r3, r3
 8008484:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008488:	b2da      	uxtb	r2, r3
 800848a:	4b2f      	ldr	r3, [pc, #188]	; (8008548 <xPortStartScheduler+0xe8>)
 800848c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800848e:	4b2f      	ldr	r3, [pc, #188]	; (800854c <xPortStartScheduler+0xec>)
 8008490:	2207      	movs	r2, #7
 8008492:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008494:	e009      	b.n	80084aa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008496:	4b2d      	ldr	r3, [pc, #180]	; (800854c <xPortStartScheduler+0xec>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	3b01      	subs	r3, #1
 800849c:	4a2b      	ldr	r2, [pc, #172]	; (800854c <xPortStartScheduler+0xec>)
 800849e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80084a0:	78fb      	ldrb	r3, [r7, #3]
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	005b      	lsls	r3, r3, #1
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80084aa:	78fb      	ldrb	r3, [r7, #3]
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084b2:	2b80      	cmp	r3, #128	; 0x80
 80084b4:	d0ef      	beq.n	8008496 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80084b6:	4b25      	ldr	r3, [pc, #148]	; (800854c <xPortStartScheduler+0xec>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f1c3 0307 	rsb	r3, r3, #7
 80084be:	2b04      	cmp	r3, #4
 80084c0:	d00c      	beq.n	80084dc <xPortStartScheduler+0x7c>
	__asm volatile
 80084c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c6:	b672      	cpsid	i
 80084c8:	f383 8811 	msr	BASEPRI, r3
 80084cc:	f3bf 8f6f 	isb	sy
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	b662      	cpsie	i
 80084d6:	60bb      	str	r3, [r7, #8]
}
 80084d8:	bf00      	nop
 80084da:	e7fe      	b.n	80084da <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80084dc:	4b1b      	ldr	r3, [pc, #108]	; (800854c <xPortStartScheduler+0xec>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	021b      	lsls	r3, r3, #8
 80084e2:	4a1a      	ldr	r2, [pc, #104]	; (800854c <xPortStartScheduler+0xec>)
 80084e4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80084e6:	4b19      	ldr	r3, [pc, #100]	; (800854c <xPortStartScheduler+0xec>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80084ee:	4a17      	ldr	r2, [pc, #92]	; (800854c <xPortStartScheduler+0xec>)
 80084f0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	b2da      	uxtb	r2, r3
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80084fa:	4b15      	ldr	r3, [pc, #84]	; (8008550 <xPortStartScheduler+0xf0>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a14      	ldr	r2, [pc, #80]	; (8008550 <xPortStartScheduler+0xf0>)
 8008500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008504:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008506:	4b12      	ldr	r3, [pc, #72]	; (8008550 <xPortStartScheduler+0xf0>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a11      	ldr	r2, [pc, #68]	; (8008550 <xPortStartScheduler+0xf0>)
 800850c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008510:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008512:	f000 f8dd 	bl	80086d0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008516:	4b0f      	ldr	r3, [pc, #60]	; (8008554 <xPortStartScheduler+0xf4>)
 8008518:	2200      	movs	r2, #0
 800851a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800851c:	f000 f8fc 	bl	8008718 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008520:	4b0d      	ldr	r3, [pc, #52]	; (8008558 <xPortStartScheduler+0xf8>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a0c      	ldr	r2, [pc, #48]	; (8008558 <xPortStartScheduler+0xf8>)
 8008526:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800852a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800852c:	f7ff ff84 	bl	8008438 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008530:	f7ff fa76 	bl	8007a20 <vTaskSwitchContext>
	prvTaskExitError();
 8008534:	f7ff ff3a 	bl	80083ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008538:	2300      	movs	r3, #0
}
 800853a:	4618      	mov	r0, r3
 800853c:	3710      	adds	r7, #16
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop
 8008544:	e000e400 	.word	0xe000e400
 8008548:	20000488 	.word	0x20000488
 800854c:	2000048c 	.word	0x2000048c
 8008550:	e000ed20 	.word	0xe000ed20
 8008554:	2000000c 	.word	0x2000000c
 8008558:	e000ef34 	.word	0xe000ef34

0800855c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
	__asm volatile
 8008562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008566:	b672      	cpsid	i
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	b662      	cpsie	i
 8008576:	607b      	str	r3, [r7, #4]
}
 8008578:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800857a:	4b10      	ldr	r3, [pc, #64]	; (80085bc <vPortEnterCritical+0x60>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	3301      	adds	r3, #1
 8008580:	4a0e      	ldr	r2, [pc, #56]	; (80085bc <vPortEnterCritical+0x60>)
 8008582:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008584:	4b0d      	ldr	r3, [pc, #52]	; (80085bc <vPortEnterCritical+0x60>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d111      	bne.n	80085b0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800858c:	4b0c      	ldr	r3, [pc, #48]	; (80085c0 <vPortEnterCritical+0x64>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	b2db      	uxtb	r3, r3
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00c      	beq.n	80085b0 <vPortEnterCritical+0x54>
	__asm volatile
 8008596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859a:	b672      	cpsid	i
 800859c:	f383 8811 	msr	BASEPRI, r3
 80085a0:	f3bf 8f6f 	isb	sy
 80085a4:	f3bf 8f4f 	dsb	sy
 80085a8:	b662      	cpsie	i
 80085aa:	603b      	str	r3, [r7, #0]
}
 80085ac:	bf00      	nop
 80085ae:	e7fe      	b.n	80085ae <vPortEnterCritical+0x52>
	}
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr
 80085bc:	2000000c 	.word	0x2000000c
 80085c0:	e000ed04 	.word	0xe000ed04

080085c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80085ca:	4b13      	ldr	r3, [pc, #76]	; (8008618 <vPortExitCritical+0x54>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d10c      	bne.n	80085ec <vPortExitCritical+0x28>
	__asm volatile
 80085d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d6:	b672      	cpsid	i
 80085d8:	f383 8811 	msr	BASEPRI, r3
 80085dc:	f3bf 8f6f 	isb	sy
 80085e0:	f3bf 8f4f 	dsb	sy
 80085e4:	b662      	cpsie	i
 80085e6:	607b      	str	r3, [r7, #4]
}
 80085e8:	bf00      	nop
 80085ea:	e7fe      	b.n	80085ea <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80085ec:	4b0a      	ldr	r3, [pc, #40]	; (8008618 <vPortExitCritical+0x54>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	4a09      	ldr	r2, [pc, #36]	; (8008618 <vPortExitCritical+0x54>)
 80085f4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80085f6:	4b08      	ldr	r3, [pc, #32]	; (8008618 <vPortExitCritical+0x54>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d105      	bne.n	800860a <vPortExitCritical+0x46>
 80085fe:	2300      	movs	r3, #0
 8008600:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	f383 8811 	msr	BASEPRI, r3
}
 8008608:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800860a:	bf00      	nop
 800860c:	370c      	adds	r7, #12
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop
 8008618:	2000000c 	.word	0x2000000c
 800861c:	00000000 	.word	0x00000000

08008620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008620:	f3ef 8009 	mrs	r0, PSP
 8008624:	f3bf 8f6f 	isb	sy
 8008628:	4b15      	ldr	r3, [pc, #84]	; (8008680 <pxCurrentTCBConst>)
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	f01e 0f10 	tst.w	lr, #16
 8008630:	bf08      	it	eq
 8008632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800863a:	6010      	str	r0, [r2, #0]
 800863c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008640:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008644:	b672      	cpsid	i
 8008646:	f380 8811 	msr	BASEPRI, r0
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	b662      	cpsie	i
 8008654:	f7ff f9e4 	bl	8007a20 <vTaskSwitchContext>
 8008658:	f04f 0000 	mov.w	r0, #0
 800865c:	f380 8811 	msr	BASEPRI, r0
 8008660:	bc09      	pop	{r0, r3}
 8008662:	6819      	ldr	r1, [r3, #0]
 8008664:	6808      	ldr	r0, [r1, #0]
 8008666:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800866a:	f01e 0f10 	tst.w	lr, #16
 800866e:	bf08      	it	eq
 8008670:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008674:	f380 8809 	msr	PSP, r0
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop

08008680 <pxCurrentTCBConst>:
 8008680:	2000035c 	.word	0x2000035c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008684:	bf00      	nop
 8008686:	bf00      	nop

08008688 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
	__asm volatile
 800868e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008692:	b672      	cpsid	i
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	b662      	cpsie	i
 80086a2:	607b      	str	r3, [r7, #4]
}
 80086a4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80086a6:	f7ff f901 	bl	80078ac <xTaskIncrementTick>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80086b0:	4b06      	ldr	r3, [pc, #24]	; (80086cc <SysTick_Handler+0x44>)
 80086b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086b6:	601a      	str	r2, [r3, #0]
 80086b8:	2300      	movs	r3, #0
 80086ba:	603b      	str	r3, [r7, #0]
	__asm volatile
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	f383 8811 	msr	BASEPRI, r3
}
 80086c2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80086c4:	bf00      	nop
 80086c6:	3708      	adds	r7, #8
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}
 80086cc:	e000ed04 	.word	0xe000ed04

080086d0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80086d0:	b480      	push	{r7}
 80086d2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80086d4:	4b0b      	ldr	r3, [pc, #44]	; (8008704 <vPortSetupTimerInterrupt+0x34>)
 80086d6:	2200      	movs	r2, #0
 80086d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80086da:	4b0b      	ldr	r3, [pc, #44]	; (8008708 <vPortSetupTimerInterrupt+0x38>)
 80086dc:	2200      	movs	r2, #0
 80086de:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80086e0:	4b0a      	ldr	r3, [pc, #40]	; (800870c <vPortSetupTimerInterrupt+0x3c>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a0a      	ldr	r2, [pc, #40]	; (8008710 <vPortSetupTimerInterrupt+0x40>)
 80086e6:	fba2 2303 	umull	r2, r3, r2, r3
 80086ea:	099b      	lsrs	r3, r3, #6
 80086ec:	4a09      	ldr	r2, [pc, #36]	; (8008714 <vPortSetupTimerInterrupt+0x44>)
 80086ee:	3b01      	subs	r3, #1
 80086f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80086f2:	4b04      	ldr	r3, [pc, #16]	; (8008704 <vPortSetupTimerInterrupt+0x34>)
 80086f4:	2207      	movs	r2, #7
 80086f6:	601a      	str	r2, [r3, #0]
}
 80086f8:	bf00      	nop
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr
 8008702:	bf00      	nop
 8008704:	e000e010 	.word	0xe000e010
 8008708:	e000e018 	.word	0xe000e018
 800870c:	20000000 	.word	0x20000000
 8008710:	10624dd3 	.word	0x10624dd3
 8008714:	e000e014 	.word	0xe000e014

08008718 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008718:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008728 <vPortEnableVFP+0x10>
 800871c:	6801      	ldr	r1, [r0, #0]
 800871e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008722:	6001      	str	r1, [r0, #0]
 8008724:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008726:	bf00      	nop
 8008728:	e000ed88 	.word	0xe000ed88

0800872c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008732:	f3ef 8305 	mrs	r3, IPSR
 8008736:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2b0f      	cmp	r3, #15
 800873c:	d916      	bls.n	800876c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800873e:	4a19      	ldr	r2, [pc, #100]	; (80087a4 <vPortValidateInterruptPriority+0x78>)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	4413      	add	r3, r2
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008748:	4b17      	ldr	r3, [pc, #92]	; (80087a8 <vPortValidateInterruptPriority+0x7c>)
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	7afa      	ldrb	r2, [r7, #11]
 800874e:	429a      	cmp	r2, r3
 8008750:	d20c      	bcs.n	800876c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8008752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008756:	b672      	cpsid	i
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	b662      	cpsie	i
 8008766:	607b      	str	r3, [r7, #4]
}
 8008768:	bf00      	nop
 800876a:	e7fe      	b.n	800876a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800876c:	4b0f      	ldr	r3, [pc, #60]	; (80087ac <vPortValidateInterruptPriority+0x80>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008774:	4b0e      	ldr	r3, [pc, #56]	; (80087b0 <vPortValidateInterruptPriority+0x84>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	429a      	cmp	r2, r3
 800877a:	d90c      	bls.n	8008796 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800877c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008780:	b672      	cpsid	i
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	b662      	cpsie	i
 8008790:	603b      	str	r3, [r7, #0]
}
 8008792:	bf00      	nop
 8008794:	e7fe      	b.n	8008794 <vPortValidateInterruptPriority+0x68>
	}
 8008796:	bf00      	nop
 8008798:	3714      	adds	r7, #20
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop
 80087a4:	e000e3f0 	.word	0xe000e3f0
 80087a8:	20000488 	.word	0x20000488
 80087ac:	e000ed0c 	.word	0xe000ed0c
 80087b0:	2000048c 	.word	0x2000048c

080087b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b08a      	sub	sp, #40	; 0x28
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80087bc:	2300      	movs	r3, #0
 80087be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80087c0:	f7fe ffa6 	bl	8007710 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80087c4:	4b5b      	ldr	r3, [pc, #364]	; (8008934 <pvPortMalloc+0x180>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d101      	bne.n	80087d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80087cc:	f000 f91a 	bl	8008a04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80087d0:	4b59      	ldr	r3, [pc, #356]	; (8008938 <pvPortMalloc+0x184>)
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4013      	ands	r3, r2
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f040 8092 	bne.w	8008902 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d01f      	beq.n	8008824 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 80087e4:	2208      	movs	r2, #8
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4413      	add	r3, r2
 80087ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f003 0307 	and.w	r3, r3, #7
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d016      	beq.n	8008824 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f023 0307 	bic.w	r3, r3, #7
 80087fc:	3308      	adds	r3, #8
 80087fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f003 0307 	and.w	r3, r3, #7
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00c      	beq.n	8008824 <pvPortMalloc+0x70>
	__asm volatile
 800880a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800880e:	b672      	cpsid	i
 8008810:	f383 8811 	msr	BASEPRI, r3
 8008814:	f3bf 8f6f 	isb	sy
 8008818:	f3bf 8f4f 	dsb	sy
 800881c:	b662      	cpsie	i
 800881e:	617b      	str	r3, [r7, #20]
}
 8008820:	bf00      	nop
 8008822:	e7fe      	b.n	8008822 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d06b      	beq.n	8008902 <pvPortMalloc+0x14e>
 800882a:	4b44      	ldr	r3, [pc, #272]	; (800893c <pvPortMalloc+0x188>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	429a      	cmp	r2, r3
 8008832:	d866      	bhi.n	8008902 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008834:	4b42      	ldr	r3, [pc, #264]	; (8008940 <pvPortMalloc+0x18c>)
 8008836:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008838:	4b41      	ldr	r3, [pc, #260]	; (8008940 <pvPortMalloc+0x18c>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800883e:	e004      	b.n	800884a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8008840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008842:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800884a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	429a      	cmp	r2, r3
 8008852:	d903      	bls.n	800885c <pvPortMalloc+0xa8>
 8008854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d1f1      	bne.n	8008840 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800885c:	4b35      	ldr	r3, [pc, #212]	; (8008934 <pvPortMalloc+0x180>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008862:	429a      	cmp	r2, r3
 8008864:	d04d      	beq.n	8008902 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008866:	6a3b      	ldr	r3, [r7, #32]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2208      	movs	r2, #8
 800886c:	4413      	add	r3, r2
 800886e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	6a3b      	ldr	r3, [r7, #32]
 8008876:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800887a:	685a      	ldr	r2, [r3, #4]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	1ad2      	subs	r2, r2, r3
 8008880:	2308      	movs	r3, #8
 8008882:	005b      	lsls	r3, r3, #1
 8008884:	429a      	cmp	r2, r3
 8008886:	d921      	bls.n	80088cc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4413      	add	r3, r2
 800888e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	f003 0307 	and.w	r3, r3, #7
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00c      	beq.n	80088b4 <pvPortMalloc+0x100>
	__asm volatile
 800889a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889e:	b672      	cpsid	i
 80088a0:	f383 8811 	msr	BASEPRI, r3
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	f3bf 8f4f 	dsb	sy
 80088ac:	b662      	cpsie	i
 80088ae:	613b      	str	r3, [r7, #16]
}
 80088b0:	bf00      	nop
 80088b2:	e7fe      	b.n	80088b2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b6:	685a      	ldr	r2, [r3, #4]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	1ad2      	subs	r2, r2, r3
 80088bc:	69bb      	ldr	r3, [r7, #24]
 80088be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088c6:	69b8      	ldr	r0, [r7, #24]
 80088c8:	f000 f8fe 	bl	8008ac8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80088cc:	4b1b      	ldr	r3, [pc, #108]	; (800893c <pvPortMalloc+0x188>)
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	4a19      	ldr	r2, [pc, #100]	; (800893c <pvPortMalloc+0x188>)
 80088d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80088da:	4b18      	ldr	r3, [pc, #96]	; (800893c <pvPortMalloc+0x188>)
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	4b19      	ldr	r3, [pc, #100]	; (8008944 <pvPortMalloc+0x190>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d203      	bcs.n	80088ee <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80088e6:	4b15      	ldr	r3, [pc, #84]	; (800893c <pvPortMalloc+0x188>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a16      	ldr	r2, [pc, #88]	; (8008944 <pvPortMalloc+0x190>)
 80088ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80088ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f0:	685a      	ldr	r2, [r3, #4]
 80088f2:	4b11      	ldr	r3, [pc, #68]	; (8008938 <pvPortMalloc+0x184>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	431a      	orrs	r2, r3
 80088f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80088fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fe:	2200      	movs	r2, #0
 8008900:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008902:	f7fe ff13 	bl	800772c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	f003 0307 	and.w	r3, r3, #7
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00c      	beq.n	800892a <pvPortMalloc+0x176>
	__asm volatile
 8008910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008914:	b672      	cpsid	i
 8008916:	f383 8811 	msr	BASEPRI, r3
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	f3bf 8f4f 	dsb	sy
 8008922:	b662      	cpsie	i
 8008924:	60fb      	str	r3, [r7, #12]
}
 8008926:	bf00      	nop
 8008928:	e7fe      	b.n	8008928 <pvPortMalloc+0x174>
	return pvReturn;
 800892a:	69fb      	ldr	r3, [r7, #28]
}
 800892c:	4618      	mov	r0, r3
 800892e:	3728      	adds	r7, #40	; 0x28
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	20007c98 	.word	0x20007c98
 8008938:	20007ca4 	.word	0x20007ca4
 800893c:	20007c9c 	.word	0x20007c9c
 8008940:	20007c90 	.word	0x20007c90
 8008944:	20007ca0 	.word	0x20007ca0

08008948 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d04c      	beq.n	80089f4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800895a:	2308      	movs	r3, #8
 800895c:	425b      	negs	r3, r3
 800895e:	697a      	ldr	r2, [r7, #20]
 8008960:	4413      	add	r3, r2
 8008962:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008968:	693b      	ldr	r3, [r7, #16]
 800896a:	685a      	ldr	r2, [r3, #4]
 800896c:	4b23      	ldr	r3, [pc, #140]	; (80089fc <vPortFree+0xb4>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4013      	ands	r3, r2
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10c      	bne.n	8008990 <vPortFree+0x48>
	__asm volatile
 8008976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800897a:	b672      	cpsid	i
 800897c:	f383 8811 	msr	BASEPRI, r3
 8008980:	f3bf 8f6f 	isb	sy
 8008984:	f3bf 8f4f 	dsb	sy
 8008988:	b662      	cpsie	i
 800898a:	60fb      	str	r3, [r7, #12]
}
 800898c:	bf00      	nop
 800898e:	e7fe      	b.n	800898e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00c      	beq.n	80089b2 <vPortFree+0x6a>
	__asm volatile
 8008998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899c:	b672      	cpsid	i
 800899e:	f383 8811 	msr	BASEPRI, r3
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	b662      	cpsie	i
 80089ac:	60bb      	str	r3, [r7, #8]
}
 80089ae:	bf00      	nop
 80089b0:	e7fe      	b.n	80089b0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	685a      	ldr	r2, [r3, #4]
 80089b6:	4b11      	ldr	r3, [pc, #68]	; (80089fc <vPortFree+0xb4>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4013      	ands	r3, r2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d019      	beq.n	80089f4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d115      	bne.n	80089f4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	685a      	ldr	r2, [r3, #4]
 80089cc:	4b0b      	ldr	r3, [pc, #44]	; (80089fc <vPortFree+0xb4>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	43db      	mvns	r3, r3
 80089d2:	401a      	ands	r2, r3
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80089d8:	f7fe fe9a 	bl	8007710 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	685a      	ldr	r2, [r3, #4]
 80089e0:	4b07      	ldr	r3, [pc, #28]	; (8008a00 <vPortFree+0xb8>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4413      	add	r3, r2
 80089e6:	4a06      	ldr	r2, [pc, #24]	; (8008a00 <vPortFree+0xb8>)
 80089e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089ea:	6938      	ldr	r0, [r7, #16]
 80089ec:	f000 f86c 	bl	8008ac8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80089f0:	f7fe fe9c 	bl	800772c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80089f4:	bf00      	nop
 80089f6:	3718      	adds	r7, #24
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	20007ca4 	.word	0x20007ca4
 8008a00:	20007c9c 	.word	0x20007c9c

08008a04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a0a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8008a0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a10:	4b27      	ldr	r3, [pc, #156]	; (8008ab0 <prvHeapInit+0xac>)
 8008a12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f003 0307 	and.w	r3, r3, #7
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00c      	beq.n	8008a38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	3307      	adds	r3, #7
 8008a22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f023 0307 	bic.w	r3, r3, #7
 8008a2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	4a1f      	ldr	r2, [pc, #124]	; (8008ab0 <prvHeapInit+0xac>)
 8008a34:	4413      	add	r3, r2
 8008a36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a3c:	4a1d      	ldr	r2, [pc, #116]	; (8008ab4 <prvHeapInit+0xb0>)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a42:	4b1c      	ldr	r3, [pc, #112]	; (8008ab4 <prvHeapInit+0xb0>)
 8008a44:	2200      	movs	r2, #0
 8008a46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	68ba      	ldr	r2, [r7, #8]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a50:	2208      	movs	r2, #8
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	1a9b      	subs	r3, r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f023 0307 	bic.w	r3, r3, #7
 8008a5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	4a15      	ldr	r2, [pc, #84]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a66:	4b14      	ldr	r3, [pc, #80]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a6e:	4b12      	ldr	r3, [pc, #72]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2200      	movs	r2, #0
 8008a74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	1ad2      	subs	r2, r2, r3
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008a84:	4b0c      	ldr	r3, [pc, #48]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	4a0a      	ldr	r2, [pc, #40]	; (8008abc <prvHeapInit+0xb8>)
 8008a92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	4a09      	ldr	r2, [pc, #36]	; (8008ac0 <prvHeapInit+0xbc>)
 8008a9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008a9c:	4b09      	ldr	r3, [pc, #36]	; (8008ac4 <prvHeapInit+0xc0>)
 8008a9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008aa2:	601a      	str	r2, [r3, #0]
}
 8008aa4:	bf00      	nop
 8008aa6:	3714      	adds	r7, #20
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	20000490 	.word	0x20000490
 8008ab4:	20007c90 	.word	0x20007c90
 8008ab8:	20007c98 	.word	0x20007c98
 8008abc:	20007ca0 	.word	0x20007ca0
 8008ac0:	20007c9c 	.word	0x20007c9c
 8008ac4:	20007ca4 	.word	0x20007ca4

08008ac8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ad0:	4b28      	ldr	r3, [pc, #160]	; (8008b74 <prvInsertBlockIntoFreeList+0xac>)
 8008ad2:	60fb      	str	r3, [r7, #12]
 8008ad4:	e002      	b.n	8008adc <prvInsertBlockIntoFreeList+0x14>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	60fb      	str	r3, [r7, #12]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d8f7      	bhi.n	8008ad6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	68ba      	ldr	r2, [r7, #8]
 8008af0:	4413      	add	r3, r2
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d108      	bne.n	8008b0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	441a      	add	r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	68ba      	ldr	r2, [r7, #8]
 8008b14:	441a      	add	r2, r3
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d118      	bne.n	8008b50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	4b15      	ldr	r3, [pc, #84]	; (8008b78 <prvInsertBlockIntoFreeList+0xb0>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d00d      	beq.n	8008b46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	441a      	add	r2, r3
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	601a      	str	r2, [r3, #0]
 8008b44:	e008      	b.n	8008b58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b46:	4b0c      	ldr	r3, [pc, #48]	; (8008b78 <prvInsertBlockIntoFreeList+0xb0>)
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	601a      	str	r2, [r3, #0]
 8008b4e:	e003      	b.n	8008b58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d002      	beq.n	8008b66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b66:	bf00      	nop
 8008b68:	3714      	adds	r7, #20
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop
 8008b74:	20007c90 	.word	0x20007c90
 8008b78:	20007c98 	.word	0x20007c98

08008b7c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8008b86:	f007 fa7b 	bl	8010080 <sys_timeouts_sleeptime>
 8008b8a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b92:	d10b      	bne.n	8008bac <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8008b94:	4813      	ldr	r0, [pc, #76]	; (8008be4 <tcpip_timeouts_mbox_fetch+0x68>)
 8008b96:	f009 ffea 	bl	8012b6e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	6839      	ldr	r1, [r7, #0]
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f009 ff5c 	bl	8012a5c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8008ba4:	480f      	ldr	r0, [pc, #60]	; (8008be4 <tcpip_timeouts_mbox_fetch+0x68>)
 8008ba6:	f009 ffd3 	bl	8012b50 <sys_mutex_lock>
    return;
 8008baa:	e018      	b.n	8008bde <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d102      	bne.n	8008bb8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8008bb2:	f007 fa2b 	bl	801000c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8008bb6:	e7e6      	b.n	8008b86 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8008bb8:	480a      	ldr	r0, [pc, #40]	; (8008be4 <tcpip_timeouts_mbox_fetch+0x68>)
 8008bba:	f009 ffd8 	bl	8012b6e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	6839      	ldr	r1, [r7, #0]
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f009 ff4a 	bl	8012a5c <sys_arch_mbox_fetch>
 8008bc8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8008bca:	4806      	ldr	r0, [pc, #24]	; (8008be4 <tcpip_timeouts_mbox_fetch+0x68>)
 8008bcc:	f009 ffc0 	bl	8012b50 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bd6:	d102      	bne.n	8008bde <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8008bd8:	f007 fa18 	bl	801000c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8008bdc:	e7d3      	b.n	8008b86 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}
 8008be4:	2000b45c 	.word	0x2000b45c

08008be8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b084      	sub	sp, #16
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8008bf0:	4810      	ldr	r0, [pc, #64]	; (8008c34 <tcpip_thread+0x4c>)
 8008bf2:	f009 ffad 	bl	8012b50 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8008bf6:	4b10      	ldr	r3, [pc, #64]	; (8008c38 <tcpip_thread+0x50>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d005      	beq.n	8008c0a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8008bfe:	4b0e      	ldr	r3, [pc, #56]	; (8008c38 <tcpip_thread+0x50>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a0e      	ldr	r2, [pc, #56]	; (8008c3c <tcpip_thread+0x54>)
 8008c04:	6812      	ldr	r2, [r2, #0]
 8008c06:	4610      	mov	r0, r2
 8008c08:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8008c0a:	f107 030c 	add.w	r3, r7, #12
 8008c0e:	4619      	mov	r1, r3
 8008c10:	480b      	ldr	r0, [pc, #44]	; (8008c40 <tcpip_thread+0x58>)
 8008c12:	f7ff ffb3 	bl	8008b7c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d106      	bne.n	8008c2a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8008c1c:	4b09      	ldr	r3, [pc, #36]	; (8008c44 <tcpip_thread+0x5c>)
 8008c1e:	2291      	movs	r2, #145	; 0x91
 8008c20:	4909      	ldr	r1, [pc, #36]	; (8008c48 <tcpip_thread+0x60>)
 8008c22:	480a      	ldr	r0, [pc, #40]	; (8008c4c <tcpip_thread+0x64>)
 8008c24:	f00a f990 	bl	8012f48 <iprintf>
      continue;
 8008c28:	e003      	b.n	8008c32 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f000 f80f 	bl	8008c50 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8008c32:	e7ea      	b.n	8008c0a <tcpip_thread+0x22>
 8008c34:	2000b45c 	.word	0x2000b45c
 8008c38:	20007ca8 	.word	0x20007ca8
 8008c3c:	20007cac 	.word	0x20007cac
 8008c40:	20007cb0 	.word	0x20007cb0
 8008c44:	08013eb8 	.word	0x08013eb8
 8008c48:	08013ee8 	.word	0x08013ee8
 8008c4c:	08013f08 	.word	0x08013f08

08008c50 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	2b02      	cmp	r3, #2
 8008c5e:	d026      	beq.n	8008cae <tcpip_thread_handle_msg+0x5e>
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	dc2b      	bgt.n	8008cbc <tcpip_thread_handle_msg+0x6c>
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d002      	beq.n	8008c6e <tcpip_thread_handle_msg+0x1e>
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d015      	beq.n	8008c98 <tcpip_thread_handle_msg+0x48>
 8008c6c:	e026      	b.n	8008cbc <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	6850      	ldr	r0, [r2, #4]
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	6892      	ldr	r2, [r2, #8]
 8008c7a:	4611      	mov	r1, r2
 8008c7c:	4798      	blx	r3
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d004      	beq.n	8008c8e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f001 fcc5 	bl	800a618 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8008c8e:	6879      	ldr	r1, [r7, #4]
 8008c90:	2009      	movs	r0, #9
 8008c92:	f000 fe1d 	bl	80098d0 <memp_free>
      break;
 8008c96:	e018      	b.n	8008cca <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	6892      	ldr	r2, [r2, #8]
 8008ca0:	4610      	mov	r0, r2
 8008ca2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8008ca4:	6879      	ldr	r1, [r7, #4]
 8008ca6:	2008      	movs	r0, #8
 8008ca8:	f000 fe12 	bl	80098d0 <memp_free>
      break;
 8008cac:	e00d      	b.n	8008cca <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	6892      	ldr	r2, [r2, #8]
 8008cb6:	4610      	mov	r0, r2
 8008cb8:	4798      	blx	r3
      break;
 8008cba:	e006      	b.n	8008cca <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8008cbc:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <tcpip_thread_handle_msg+0x84>)
 8008cbe:	22cf      	movs	r2, #207	; 0xcf
 8008cc0:	4905      	ldr	r1, [pc, #20]	; (8008cd8 <tcpip_thread_handle_msg+0x88>)
 8008cc2:	4806      	ldr	r0, [pc, #24]	; (8008cdc <tcpip_thread_handle_msg+0x8c>)
 8008cc4:	f00a f940 	bl	8012f48 <iprintf>
      break;
 8008cc8:	bf00      	nop
  }
}
 8008cca:	bf00      	nop
 8008ccc:	3708      	adds	r7, #8
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}
 8008cd2:	bf00      	nop
 8008cd4:	08013eb8 	.word	0x08013eb8
 8008cd8:	08013ee8 	.word	0x08013ee8
 8008cdc:	08013f08 	.word	0x08013f08

08008ce0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8008cec:	481a      	ldr	r0, [pc, #104]	; (8008d58 <tcpip_inpkt+0x78>)
 8008cee:	f009 fef4 	bl	8012ada <sys_mbox_valid>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d105      	bne.n	8008d04 <tcpip_inpkt+0x24>
 8008cf8:	4b18      	ldr	r3, [pc, #96]	; (8008d5c <tcpip_inpkt+0x7c>)
 8008cfa:	22fc      	movs	r2, #252	; 0xfc
 8008cfc:	4918      	ldr	r1, [pc, #96]	; (8008d60 <tcpip_inpkt+0x80>)
 8008cfe:	4819      	ldr	r0, [pc, #100]	; (8008d64 <tcpip_inpkt+0x84>)
 8008d00:	f00a f922 	bl	8012f48 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8008d04:	2009      	movs	r0, #9
 8008d06:	f000 fd91 	bl	800982c <memp_malloc>
 8008d0a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d102      	bne.n	8008d18 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8008d12:	f04f 33ff 	mov.w	r3, #4294967295
 8008d16:	e01a      	b.n	8008d4e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	68ba      	ldr	r2, [r7, #8]
 8008d28:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	687a      	ldr	r2, [r7, #4]
 8008d2e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8008d30:	6979      	ldr	r1, [r7, #20]
 8008d32:	4809      	ldr	r0, [pc, #36]	; (8008d58 <tcpip_inpkt+0x78>)
 8008d34:	f009 fe78 	bl	8012a28 <sys_mbox_trypost>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d006      	beq.n	8008d4c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8008d3e:	6979      	ldr	r1, [r7, #20]
 8008d40:	2009      	movs	r0, #9
 8008d42:	f000 fdc5 	bl	80098d0 <memp_free>
    return ERR_MEM;
 8008d46:	f04f 33ff 	mov.w	r3, #4294967295
 8008d4a:	e000      	b.n	8008d4e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8008d4c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3718      	adds	r7, #24
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20007cb0 	.word	0x20007cb0
 8008d5c:	08013eb8 	.word	0x08013eb8
 8008d60:	08013f30 	.word	0x08013f30
 8008d64:	08013f08 	.word	0x08013f08

08008d68 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b082      	sub	sp, #8
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008d78:	f003 0318 	and.w	r3, r3, #24
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d006      	beq.n	8008d8e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8008d80:	4a08      	ldr	r2, [pc, #32]	; (8008da4 <tcpip_input+0x3c>)
 8008d82:	6839      	ldr	r1, [r7, #0]
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f7ff ffab 	bl	8008ce0 <tcpip_inpkt>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	e005      	b.n	8008d9a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8008d8e:	4a06      	ldr	r2, [pc, #24]	; (8008da8 <tcpip_input+0x40>)
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f7ff ffa4 	bl	8008ce0 <tcpip_inpkt>
 8008d98:	4603      	mov	r3, r0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	08012839 	.word	0x08012839
 8008da8:	0801174d 	.word	0x0801174d

08008dac <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b084      	sub	sp, #16
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8008db6:	4819      	ldr	r0, [pc, #100]	; (8008e1c <tcpip_try_callback+0x70>)
 8008db8:	f009 fe8f 	bl	8012ada <sys_mbox_valid>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d106      	bne.n	8008dd0 <tcpip_try_callback+0x24>
 8008dc2:	4b17      	ldr	r3, [pc, #92]	; (8008e20 <tcpip_try_callback+0x74>)
 8008dc4:	f240 125d 	movw	r2, #349	; 0x15d
 8008dc8:	4916      	ldr	r1, [pc, #88]	; (8008e24 <tcpip_try_callback+0x78>)
 8008dca:	4817      	ldr	r0, [pc, #92]	; (8008e28 <tcpip_try_callback+0x7c>)
 8008dcc:	f00a f8bc 	bl	8012f48 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8008dd0:	2008      	movs	r0, #8
 8008dd2:	f000 fd2b 	bl	800982c <memp_malloc>
 8008dd6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d102      	bne.n	8008de4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8008dde:	f04f 33ff 	mov.w	r3, #4294967295
 8008de2:	e017      	b.n	8008e14 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2201      	movs	r2, #1
 8008de8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	683a      	ldr	r2, [r7, #0]
 8008df4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8008df6:	68f9      	ldr	r1, [r7, #12]
 8008df8:	4808      	ldr	r0, [pc, #32]	; (8008e1c <tcpip_try_callback+0x70>)
 8008dfa:	f009 fe15 	bl	8012a28 <sys_mbox_trypost>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d006      	beq.n	8008e12 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8008e04:	68f9      	ldr	r1, [r7, #12]
 8008e06:	2008      	movs	r0, #8
 8008e08:	f000 fd62 	bl	80098d0 <memp_free>
    return ERR_MEM;
 8008e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e10:	e000      	b.n	8008e14 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	20007cb0 	.word	0x20007cb0
 8008e20:	08013eb8 	.word	0x08013eb8
 8008e24:	08013f30 	.word	0x08013f30
 8008e28:	08013f08 	.word	0x08013f08

08008e2c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af02      	add	r7, sp, #8
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
  lwip_init();
 8008e36:	f000 f871 	bl	8008f1c <lwip_init>

  tcpip_init_done = initfunc;
 8008e3a:	4a17      	ldr	r2, [pc, #92]	; (8008e98 <tcpip_init+0x6c>)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8008e40:	4a16      	ldr	r2, [pc, #88]	; (8008e9c <tcpip_init+0x70>)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8008e46:	2106      	movs	r1, #6
 8008e48:	4815      	ldr	r0, [pc, #84]	; (8008ea0 <tcpip_init+0x74>)
 8008e4a:	f009 fdcb 	bl	80129e4 <sys_mbox_new>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d006      	beq.n	8008e62 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8008e54:	4b13      	ldr	r3, [pc, #76]	; (8008ea4 <tcpip_init+0x78>)
 8008e56:	f240 2261 	movw	r2, #609	; 0x261
 8008e5a:	4913      	ldr	r1, [pc, #76]	; (8008ea8 <tcpip_init+0x7c>)
 8008e5c:	4813      	ldr	r0, [pc, #76]	; (8008eac <tcpip_init+0x80>)
 8008e5e:	f00a f873 	bl	8012f48 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8008e62:	4813      	ldr	r0, [pc, #76]	; (8008eb0 <tcpip_init+0x84>)
 8008e64:	f009 fe58 	bl	8012b18 <sys_mutex_new>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d006      	beq.n	8008e7c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8008e6e:	4b0d      	ldr	r3, [pc, #52]	; (8008ea4 <tcpip_init+0x78>)
 8008e70:	f240 2265 	movw	r2, #613	; 0x265
 8008e74:	490f      	ldr	r1, [pc, #60]	; (8008eb4 <tcpip_init+0x88>)
 8008e76:	480d      	ldr	r0, [pc, #52]	; (8008eac <tcpip_init+0x80>)
 8008e78:	f00a f866 	bl	8012f48 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	9300      	str	r3, [sp, #0]
 8008e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e84:	2200      	movs	r2, #0
 8008e86:	490c      	ldr	r1, [pc, #48]	; (8008eb8 <tcpip_init+0x8c>)
 8008e88:	480c      	ldr	r0, [pc, #48]	; (8008ebc <tcpip_init+0x90>)
 8008e8a:	f009 fe7d 	bl	8012b88 <sys_thread_new>
}
 8008e8e:	bf00      	nop
 8008e90:	3708      	adds	r7, #8
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20007ca8 	.word	0x20007ca8
 8008e9c:	20007cac 	.word	0x20007cac
 8008ea0:	20007cb0 	.word	0x20007cb0
 8008ea4:	08013eb8 	.word	0x08013eb8
 8008ea8:	08013f40 	.word	0x08013f40
 8008eac:	08013f08 	.word	0x08013f08
 8008eb0:	2000b45c 	.word	0x2000b45c
 8008eb4:	08013f64 	.word	0x08013f64
 8008eb8:	08008be9 	.word	0x08008be9
 8008ebc:	08013f88 	.word	0x08013f88

08008ec0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8008eca:	88fb      	ldrh	r3, [r7, #6]
 8008ecc:	021b      	lsls	r3, r3, #8
 8008ece:	b21a      	sxth	r2, r3
 8008ed0:	88fb      	ldrh	r3, [r7, #6]
 8008ed2:	0a1b      	lsrs	r3, r3, #8
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	b21b      	sxth	r3, r3
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	b21b      	sxth	r3, r3
 8008edc:	b29b      	uxth	r3, r3
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	370c      	adds	r7, #12
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr

08008eea <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8008eea:	b480      	push	{r7}
 8008eec:	b083      	sub	sp, #12
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	061a      	lsls	r2, r3, #24
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	021b      	lsls	r3, r3, #8
 8008efa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008efe:	431a      	orrs	r2, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	0a1b      	lsrs	r3, r3, #8
 8008f04:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008f08:	431a      	orrs	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	0e1b      	lsrs	r3, r3, #24
 8008f0e:	4313      	orrs	r3, r2
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b082      	sub	sp, #8
 8008f20:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8008f22:	2300      	movs	r3, #0
 8008f24:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8008f26:	f009 fde9 	bl	8012afc <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8008f2a:	f000 f8d5 	bl	80090d8 <mem_init>
  memp_init();
 8008f2e:	f000 fc31 	bl	8009794 <memp_init>
  pbuf_init();
  netif_init();
 8008f32:	f000 fcf7 	bl	8009924 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8008f36:	f007 f8db 	bl	80100f0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8008f3a:	f001 fe07 	bl	800ab4c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8008f3e:	f007 f81d 	bl	800ff7c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8008f42:	bf00      	nop
 8008f44:	3708      	adds	r7, #8
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}
	...

08008f4c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b083      	sub	sp, #12
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	4603      	mov	r3, r0
 8008f54:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8008f56:	4b05      	ldr	r3, [pc, #20]	; (8008f6c <ptr_to_mem+0x20>)
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	88fb      	ldrh	r3, [r7, #6]
 8008f5c:	4413      	add	r3, r2
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	370c      	adds	r7, #12
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr
 8008f6a:	bf00      	nop
 8008f6c:	20007cb4 	.word	0x20007cb4

08008f70 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8008f78:	4b05      	ldr	r3, [pc, #20]	; (8008f90 <mem_to_ptr+0x20>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	1ad3      	subs	r3, r2, r3
 8008f80:	b29b      	uxth	r3, r3
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	370c      	adds	r7, #12
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr
 8008f8e:	bf00      	nop
 8008f90:	20007cb4 	.word	0x20007cb4

08008f94 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8008f94:	b590      	push	{r4, r7, lr}
 8008f96:	b085      	sub	sp, #20
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8008f9c:	4b45      	ldr	r3, [pc, #276]	; (80090b4 <plug_holes+0x120>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	687a      	ldr	r2, [r7, #4]
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d206      	bcs.n	8008fb4 <plug_holes+0x20>
 8008fa6:	4b44      	ldr	r3, [pc, #272]	; (80090b8 <plug_holes+0x124>)
 8008fa8:	f240 12df 	movw	r2, #479	; 0x1df
 8008fac:	4943      	ldr	r1, [pc, #268]	; (80090bc <plug_holes+0x128>)
 8008fae:	4844      	ldr	r0, [pc, #272]	; (80090c0 <plug_holes+0x12c>)
 8008fb0:	f009 ffca 	bl	8012f48 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8008fb4:	4b43      	ldr	r3, [pc, #268]	; (80090c4 <plug_holes+0x130>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d306      	bcc.n	8008fcc <plug_holes+0x38>
 8008fbe:	4b3e      	ldr	r3, [pc, #248]	; (80090b8 <plug_holes+0x124>)
 8008fc0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8008fc4:	4940      	ldr	r1, [pc, #256]	; (80090c8 <plug_holes+0x134>)
 8008fc6:	483e      	ldr	r0, [pc, #248]	; (80090c0 <plug_holes+0x12c>)
 8008fc8:	f009 ffbe 	bl	8012f48 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	791b      	ldrb	r3, [r3, #4]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d006      	beq.n	8008fe2 <plug_holes+0x4e>
 8008fd4:	4b38      	ldr	r3, [pc, #224]	; (80090b8 <plug_holes+0x124>)
 8008fd6:	f240 12e1 	movw	r2, #481	; 0x1e1
 8008fda:	493c      	ldr	r1, [pc, #240]	; (80090cc <plug_holes+0x138>)
 8008fdc:	4838      	ldr	r0, [pc, #224]	; (80090c0 <plug_holes+0x12c>)
 8008fde:	f009 ffb3 	bl	8012f48 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	881b      	ldrh	r3, [r3, #0]
 8008fe6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8008fea:	d906      	bls.n	8008ffa <plug_holes+0x66>
 8008fec:	4b32      	ldr	r3, [pc, #200]	; (80090b8 <plug_holes+0x124>)
 8008fee:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8008ff2:	4937      	ldr	r1, [pc, #220]	; (80090d0 <plug_holes+0x13c>)
 8008ff4:	4832      	ldr	r0, [pc, #200]	; (80090c0 <plug_holes+0x12c>)
 8008ff6:	f009 ffa7 	bl	8012f48 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	881b      	ldrh	r3, [r3, #0]
 8008ffe:	4618      	mov	r0, r3
 8009000:	f7ff ffa4 	bl	8008f4c <ptr_to_mem>
 8009004:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	429a      	cmp	r2, r3
 800900c:	d024      	beq.n	8009058 <plug_holes+0xc4>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	791b      	ldrb	r3, [r3, #4]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d120      	bne.n	8009058 <plug_holes+0xc4>
 8009016:	4b2b      	ldr	r3, [pc, #172]	; (80090c4 <plug_holes+0x130>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	429a      	cmp	r2, r3
 800901e:	d01b      	beq.n	8009058 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8009020:	4b2c      	ldr	r3, [pc, #176]	; (80090d4 <plug_holes+0x140>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	429a      	cmp	r2, r3
 8009028:	d102      	bne.n	8009030 <plug_holes+0x9c>
      lfree = mem;
 800902a:	4a2a      	ldr	r2, [pc, #168]	; (80090d4 <plug_holes+0x140>)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	881a      	ldrh	r2, [r3, #0]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	881b      	ldrh	r3, [r3, #0]
 800903c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8009040:	d00a      	beq.n	8009058 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	881b      	ldrh	r3, [r3, #0]
 8009046:	4618      	mov	r0, r3
 8009048:	f7ff ff80 	bl	8008f4c <ptr_to_mem>
 800904c:	4604      	mov	r4, r0
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f7ff ff8e 	bl	8008f70 <mem_to_ptr>
 8009054:	4603      	mov	r3, r0
 8009056:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	885b      	ldrh	r3, [r3, #2]
 800905c:	4618      	mov	r0, r3
 800905e:	f7ff ff75 	bl	8008f4c <ptr_to_mem>
 8009062:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	429a      	cmp	r2, r3
 800906a:	d01f      	beq.n	80090ac <plug_holes+0x118>
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	791b      	ldrb	r3, [r3, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d11b      	bne.n	80090ac <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8009074:	4b17      	ldr	r3, [pc, #92]	; (80090d4 <plug_holes+0x140>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	429a      	cmp	r2, r3
 800907c:	d102      	bne.n	8009084 <plug_holes+0xf0>
      lfree = pmem;
 800907e:	4a15      	ldr	r2, [pc, #84]	; (80090d4 <plug_holes+0x140>)
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	881a      	ldrh	r2, [r3, #0]
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8009094:	d00a      	beq.n	80090ac <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	881b      	ldrh	r3, [r3, #0]
 800909a:	4618      	mov	r0, r3
 800909c:	f7ff ff56 	bl	8008f4c <ptr_to_mem>
 80090a0:	4604      	mov	r4, r0
 80090a2:	68b8      	ldr	r0, [r7, #8]
 80090a4:	f7ff ff64 	bl	8008f70 <mem_to_ptr>
 80090a8:	4603      	mov	r3, r0
 80090aa:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80090ac:	bf00      	nop
 80090ae:	3714      	adds	r7, #20
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd90      	pop	{r4, r7, pc}
 80090b4:	20007cb4 	.word	0x20007cb4
 80090b8:	08013f98 	.word	0x08013f98
 80090bc:	08013fc8 	.word	0x08013fc8
 80090c0:	08013fe0 	.word	0x08013fe0
 80090c4:	20007cb8 	.word	0x20007cb8
 80090c8:	08014008 	.word	0x08014008
 80090cc:	08014024 	.word	0x08014024
 80090d0:	08014040 	.word	0x08014040
 80090d4:	20007cc0 	.word	0x20007cc0

080090d8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80090de:	4b1f      	ldr	r3, [pc, #124]	; (800915c <mem_init+0x84>)
 80090e0:	3303      	adds	r3, #3
 80090e2:	f023 0303 	bic.w	r3, r3, #3
 80090e6:	461a      	mov	r2, r3
 80090e8:	4b1d      	ldr	r3, [pc, #116]	; (8009160 <mem_init+0x88>)
 80090ea:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80090ec:	4b1c      	ldr	r3, [pc, #112]	; (8009160 <mem_init+0x88>)
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80090f8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8009106:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800910a:	f7ff ff1f 	bl	8008f4c <ptr_to_mem>
 800910e:	4603      	mov	r3, r0
 8009110:	4a14      	ldr	r2, [pc, #80]	; (8009164 <mem_init+0x8c>)
 8009112:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8009114:	4b13      	ldr	r3, [pc, #76]	; (8009164 <mem_init+0x8c>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	2201      	movs	r2, #1
 800911a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800911c:	4b11      	ldr	r3, [pc, #68]	; (8009164 <mem_init+0x8c>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8009124:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8009126:	4b0f      	ldr	r3, [pc, #60]	; (8009164 <mem_init+0x8c>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800912e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8009130:	4b0b      	ldr	r3, [pc, #44]	; (8009160 <mem_init+0x88>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a0c      	ldr	r2, [pc, #48]	; (8009168 <mem_init+0x90>)
 8009136:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8009138:	480c      	ldr	r0, [pc, #48]	; (800916c <mem_init+0x94>)
 800913a:	f009 fced 	bl	8012b18 <sys_mutex_new>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d006      	beq.n	8009152 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8009144:	4b0a      	ldr	r3, [pc, #40]	; (8009170 <mem_init+0x98>)
 8009146:	f240 221f 	movw	r2, #543	; 0x21f
 800914a:	490a      	ldr	r1, [pc, #40]	; (8009174 <mem_init+0x9c>)
 800914c:	480a      	ldr	r0, [pc, #40]	; (8009178 <mem_init+0xa0>)
 800914e:	f009 fefb 	bl	8012f48 <iprintf>
  }
}
 8009152:	bf00      	nop
 8009154:	3708      	adds	r7, #8
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	2000b478 	.word	0x2000b478
 8009160:	20007cb4 	.word	0x20007cb4
 8009164:	20007cb8 	.word	0x20007cb8
 8009168:	20007cc0 	.word	0x20007cc0
 800916c:	20007cbc 	.word	0x20007cbc
 8009170:	08013f98 	.word	0x08013f98
 8009174:	0801406c 	.word	0x0801406c
 8009178:	08013fe0 	.word	0x08013fe0

0800917c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b086      	sub	sp, #24
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f7ff fef3 	bl	8008f70 <mem_to_ptr>
 800918a:	4603      	mov	r3, r0
 800918c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	881b      	ldrh	r3, [r3, #0]
 8009192:	4618      	mov	r0, r3
 8009194:	f7ff feda 	bl	8008f4c <ptr_to_mem>
 8009198:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	885b      	ldrh	r3, [r3, #2]
 800919e:	4618      	mov	r0, r3
 80091a0:	f7ff fed4 	bl	8008f4c <ptr_to_mem>
 80091a4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	881b      	ldrh	r3, [r3, #0]
 80091aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80091ae:	d818      	bhi.n	80091e2 <mem_link_valid+0x66>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	885b      	ldrh	r3, [r3, #2]
 80091b4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80091b8:	d813      	bhi.n	80091e2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80091be:	8afa      	ldrh	r2, [r7, #22]
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d004      	beq.n	80091ce <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	881b      	ldrh	r3, [r3, #0]
 80091c8:	8afa      	ldrh	r2, [r7, #22]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d109      	bne.n	80091e2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80091ce:	4b08      	ldr	r3, [pc, #32]	; (80091f0 <mem_link_valid+0x74>)
 80091d0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d006      	beq.n	80091e6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	885b      	ldrh	r3, [r3, #2]
 80091dc:	8afa      	ldrh	r2, [r7, #22]
 80091de:	429a      	cmp	r2, r3
 80091e0:	d001      	beq.n	80091e6 <mem_link_valid+0x6a>
    return 0;
 80091e2:	2300      	movs	r3, #0
 80091e4:	e000      	b.n	80091e8 <mem_link_valid+0x6c>
  }
  return 1;
 80091e6:	2301      	movs	r3, #1
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3718      	adds	r7, #24
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	20007cb8 	.word	0x20007cb8

080091f4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b088      	sub	sp, #32
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d070      	beq.n	80092e4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f003 0303 	and.w	r3, r3, #3
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00d      	beq.n	8009228 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800920c:	4b37      	ldr	r3, [pc, #220]	; (80092ec <mem_free+0xf8>)
 800920e:	f240 2273 	movw	r2, #627	; 0x273
 8009212:	4937      	ldr	r1, [pc, #220]	; (80092f0 <mem_free+0xfc>)
 8009214:	4837      	ldr	r0, [pc, #220]	; (80092f4 <mem_free+0x100>)
 8009216:	f009 fe97 	bl	8012f48 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800921a:	f009 fcdb 	bl	8012bd4 <sys_arch_protect>
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	68f8      	ldr	r0, [r7, #12]
 8009222:	f009 fce5 	bl	8012bf0 <sys_arch_unprotect>
    return;
 8009226:	e05e      	b.n	80092e6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	3b08      	subs	r3, #8
 800922c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800922e:	4b32      	ldr	r3, [pc, #200]	; (80092f8 <mem_free+0x104>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	69fa      	ldr	r2, [r7, #28]
 8009234:	429a      	cmp	r2, r3
 8009236:	d306      	bcc.n	8009246 <mem_free+0x52>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f103 020c 	add.w	r2, r3, #12
 800923e:	4b2f      	ldr	r3, [pc, #188]	; (80092fc <mem_free+0x108>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	429a      	cmp	r2, r3
 8009244:	d90d      	bls.n	8009262 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8009246:	4b29      	ldr	r3, [pc, #164]	; (80092ec <mem_free+0xf8>)
 8009248:	f240 227f 	movw	r2, #639	; 0x27f
 800924c:	492c      	ldr	r1, [pc, #176]	; (8009300 <mem_free+0x10c>)
 800924e:	4829      	ldr	r0, [pc, #164]	; (80092f4 <mem_free+0x100>)
 8009250:	f009 fe7a 	bl	8012f48 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8009254:	f009 fcbe 	bl	8012bd4 <sys_arch_protect>
 8009258:	6138      	str	r0, [r7, #16]
 800925a:	6938      	ldr	r0, [r7, #16]
 800925c:	f009 fcc8 	bl	8012bf0 <sys_arch_unprotect>
    return;
 8009260:	e041      	b.n	80092e6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8009262:	4828      	ldr	r0, [pc, #160]	; (8009304 <mem_free+0x110>)
 8009264:	f009 fc74 	bl	8012b50 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	791b      	ldrb	r3, [r3, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d110      	bne.n	8009292 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8009270:	4b1e      	ldr	r3, [pc, #120]	; (80092ec <mem_free+0xf8>)
 8009272:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8009276:	4924      	ldr	r1, [pc, #144]	; (8009308 <mem_free+0x114>)
 8009278:	481e      	ldr	r0, [pc, #120]	; (80092f4 <mem_free+0x100>)
 800927a:	f009 fe65 	bl	8012f48 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800927e:	4821      	ldr	r0, [pc, #132]	; (8009304 <mem_free+0x110>)
 8009280:	f009 fc75 	bl	8012b6e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8009284:	f009 fca6 	bl	8012bd4 <sys_arch_protect>
 8009288:	6178      	str	r0, [r7, #20]
 800928a:	6978      	ldr	r0, [r7, #20]
 800928c:	f009 fcb0 	bl	8012bf0 <sys_arch_unprotect>
    return;
 8009290:	e029      	b.n	80092e6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8009292:	69f8      	ldr	r0, [r7, #28]
 8009294:	f7ff ff72 	bl	800917c <mem_link_valid>
 8009298:	4603      	mov	r3, r0
 800929a:	2b00      	cmp	r3, #0
 800929c:	d110      	bne.n	80092c0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800929e:	4b13      	ldr	r3, [pc, #76]	; (80092ec <mem_free+0xf8>)
 80092a0:	f240 2295 	movw	r2, #661	; 0x295
 80092a4:	4919      	ldr	r1, [pc, #100]	; (800930c <mem_free+0x118>)
 80092a6:	4813      	ldr	r0, [pc, #76]	; (80092f4 <mem_free+0x100>)
 80092a8:	f009 fe4e 	bl	8012f48 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80092ac:	4815      	ldr	r0, [pc, #84]	; (8009304 <mem_free+0x110>)
 80092ae:	f009 fc5e 	bl	8012b6e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80092b2:	f009 fc8f 	bl	8012bd4 <sys_arch_protect>
 80092b6:	61b8      	str	r0, [r7, #24]
 80092b8:	69b8      	ldr	r0, [r7, #24]
 80092ba:	f009 fc99 	bl	8012bf0 <sys_arch_unprotect>
    return;
 80092be:	e012      	b.n	80092e6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	2200      	movs	r2, #0
 80092c4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80092c6:	4b12      	ldr	r3, [pc, #72]	; (8009310 <mem_free+0x11c>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	69fa      	ldr	r2, [r7, #28]
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d202      	bcs.n	80092d6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80092d0:	4a0f      	ldr	r2, [pc, #60]	; (8009310 <mem_free+0x11c>)
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80092d6:	69f8      	ldr	r0, [r7, #28]
 80092d8:	f7ff fe5c 	bl	8008f94 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80092dc:	4809      	ldr	r0, [pc, #36]	; (8009304 <mem_free+0x110>)
 80092de:	f009 fc46 	bl	8012b6e <sys_mutex_unlock>
 80092e2:	e000      	b.n	80092e6 <mem_free+0xf2>
    return;
 80092e4:	bf00      	nop
}
 80092e6:	3720      	adds	r7, #32
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}
 80092ec:	08013f98 	.word	0x08013f98
 80092f0:	08014088 	.word	0x08014088
 80092f4:	08013fe0 	.word	0x08013fe0
 80092f8:	20007cb4 	.word	0x20007cb4
 80092fc:	20007cb8 	.word	0x20007cb8
 8009300:	080140ac 	.word	0x080140ac
 8009304:	20007cbc 	.word	0x20007cbc
 8009308:	080140c8 	.word	0x080140c8
 800930c:	080140f0 	.word	0x080140f0
 8009310:	20007cc0 	.word	0x20007cc0

08009314 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b088      	sub	sp, #32
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	460b      	mov	r3, r1
 800931e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8009320:	887b      	ldrh	r3, [r7, #2]
 8009322:	3303      	adds	r3, #3
 8009324:	b29b      	uxth	r3, r3
 8009326:	f023 0303 	bic.w	r3, r3, #3
 800932a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800932c:	8bfb      	ldrh	r3, [r7, #30]
 800932e:	2b0b      	cmp	r3, #11
 8009330:	d801      	bhi.n	8009336 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8009332:	230c      	movs	r3, #12
 8009334:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8009336:	8bfb      	ldrh	r3, [r7, #30]
 8009338:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800933c:	d803      	bhi.n	8009346 <mem_trim+0x32>
 800933e:	8bfa      	ldrh	r2, [r7, #30]
 8009340:	887b      	ldrh	r3, [r7, #2]
 8009342:	429a      	cmp	r2, r3
 8009344:	d201      	bcs.n	800934a <mem_trim+0x36>
    return NULL;
 8009346:	2300      	movs	r3, #0
 8009348:	e0d8      	b.n	80094fc <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800934a:	4b6e      	ldr	r3, [pc, #440]	; (8009504 <mem_trim+0x1f0>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	687a      	ldr	r2, [r7, #4]
 8009350:	429a      	cmp	r2, r3
 8009352:	d304      	bcc.n	800935e <mem_trim+0x4a>
 8009354:	4b6c      	ldr	r3, [pc, #432]	; (8009508 <mem_trim+0x1f4>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	429a      	cmp	r2, r3
 800935c:	d306      	bcc.n	800936c <mem_trim+0x58>
 800935e:	4b6b      	ldr	r3, [pc, #428]	; (800950c <mem_trim+0x1f8>)
 8009360:	f240 22d1 	movw	r2, #721	; 0x2d1
 8009364:	496a      	ldr	r1, [pc, #424]	; (8009510 <mem_trim+0x1fc>)
 8009366:	486b      	ldr	r0, [pc, #428]	; (8009514 <mem_trim+0x200>)
 8009368:	f009 fdee 	bl	8012f48 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800936c:	4b65      	ldr	r3, [pc, #404]	; (8009504 <mem_trim+0x1f0>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	429a      	cmp	r2, r3
 8009374:	d304      	bcc.n	8009380 <mem_trim+0x6c>
 8009376:	4b64      	ldr	r3, [pc, #400]	; (8009508 <mem_trim+0x1f4>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	429a      	cmp	r2, r3
 800937e:	d307      	bcc.n	8009390 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8009380:	f009 fc28 	bl	8012bd4 <sys_arch_protect>
 8009384:	60b8      	str	r0, [r7, #8]
 8009386:	68b8      	ldr	r0, [r7, #8]
 8009388:	f009 fc32 	bl	8012bf0 <sys_arch_unprotect>
    return rmem;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	e0b5      	b.n	80094fc <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	3b08      	subs	r3, #8
 8009394:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8009396:	69b8      	ldr	r0, [r7, #24]
 8009398:	f7ff fdea 	bl	8008f70 <mem_to_ptr>
 800939c:	4603      	mov	r3, r0
 800939e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	881a      	ldrh	r2, [r3, #0]
 80093a4:	8afb      	ldrh	r3, [r7, #22]
 80093a6:	1ad3      	subs	r3, r2, r3
 80093a8:	b29b      	uxth	r3, r3
 80093aa:	3b08      	subs	r3, #8
 80093ac:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80093ae:	8bfa      	ldrh	r2, [r7, #30]
 80093b0:	8abb      	ldrh	r3, [r7, #20]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d906      	bls.n	80093c4 <mem_trim+0xb0>
 80093b6:	4b55      	ldr	r3, [pc, #340]	; (800950c <mem_trim+0x1f8>)
 80093b8:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 80093bc:	4956      	ldr	r1, [pc, #344]	; (8009518 <mem_trim+0x204>)
 80093be:	4855      	ldr	r0, [pc, #340]	; (8009514 <mem_trim+0x200>)
 80093c0:	f009 fdc2 	bl	8012f48 <iprintf>
  if (newsize > size) {
 80093c4:	8bfa      	ldrh	r2, [r7, #30]
 80093c6:	8abb      	ldrh	r3, [r7, #20]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d901      	bls.n	80093d0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80093cc:	2300      	movs	r3, #0
 80093ce:	e095      	b.n	80094fc <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80093d0:	8bfa      	ldrh	r2, [r7, #30]
 80093d2:	8abb      	ldrh	r3, [r7, #20]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d101      	bne.n	80093dc <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	e08f      	b.n	80094fc <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80093dc:	484f      	ldr	r0, [pc, #316]	; (800951c <mem_trim+0x208>)
 80093de:	f009 fbb7 	bl	8012b50 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	881b      	ldrh	r3, [r3, #0]
 80093e6:	4618      	mov	r0, r3
 80093e8:	f7ff fdb0 	bl	8008f4c <ptr_to_mem>
 80093ec:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	791b      	ldrb	r3, [r3, #4]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d13f      	bne.n	8009476 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80093f6:	69bb      	ldr	r3, [r7, #24]
 80093f8:	881b      	ldrh	r3, [r3, #0]
 80093fa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80093fe:	d106      	bne.n	800940e <mem_trim+0xfa>
 8009400:	4b42      	ldr	r3, [pc, #264]	; (800950c <mem_trim+0x1f8>)
 8009402:	f240 22f5 	movw	r2, #757	; 0x2f5
 8009406:	4946      	ldr	r1, [pc, #280]	; (8009520 <mem_trim+0x20c>)
 8009408:	4842      	ldr	r0, [pc, #264]	; (8009514 <mem_trim+0x200>)
 800940a:	f009 fd9d 	bl	8012f48 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	881b      	ldrh	r3, [r3, #0]
 8009412:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8009414:	8afa      	ldrh	r2, [r7, #22]
 8009416:	8bfb      	ldrh	r3, [r7, #30]
 8009418:	4413      	add	r3, r2
 800941a:	b29b      	uxth	r3, r3
 800941c:	3308      	adds	r3, #8
 800941e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8009420:	4b40      	ldr	r3, [pc, #256]	; (8009524 <mem_trim+0x210>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	693a      	ldr	r2, [r7, #16]
 8009426:	429a      	cmp	r2, r3
 8009428:	d106      	bne.n	8009438 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800942a:	89fb      	ldrh	r3, [r7, #14]
 800942c:	4618      	mov	r0, r3
 800942e:	f7ff fd8d 	bl	8008f4c <ptr_to_mem>
 8009432:	4603      	mov	r3, r0
 8009434:	4a3b      	ldr	r2, [pc, #236]	; (8009524 <mem_trim+0x210>)
 8009436:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8009438:	89fb      	ldrh	r3, [r7, #14]
 800943a:	4618      	mov	r0, r3
 800943c:	f7ff fd86 	bl	8008f4c <ptr_to_mem>
 8009440:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	2200      	movs	r2, #0
 8009446:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	89ba      	ldrh	r2, [r7, #12]
 800944c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	8afa      	ldrh	r2, [r7, #22]
 8009452:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8009454:	69bb      	ldr	r3, [r7, #24]
 8009456:	89fa      	ldrh	r2, [r7, #14]
 8009458:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	881b      	ldrh	r3, [r3, #0]
 800945e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8009462:	d047      	beq.n	80094f4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	881b      	ldrh	r3, [r3, #0]
 8009468:	4618      	mov	r0, r3
 800946a:	f7ff fd6f 	bl	8008f4c <ptr_to_mem>
 800946e:	4602      	mov	r2, r0
 8009470:	89fb      	ldrh	r3, [r7, #14]
 8009472:	8053      	strh	r3, [r2, #2]
 8009474:	e03e      	b.n	80094f4 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8009476:	8bfb      	ldrh	r3, [r7, #30]
 8009478:	f103 0214 	add.w	r2, r3, #20
 800947c:	8abb      	ldrh	r3, [r7, #20]
 800947e:	429a      	cmp	r2, r3
 8009480:	d838      	bhi.n	80094f4 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8009482:	8afa      	ldrh	r2, [r7, #22]
 8009484:	8bfb      	ldrh	r3, [r7, #30]
 8009486:	4413      	add	r3, r2
 8009488:	b29b      	uxth	r3, r3
 800948a:	3308      	adds	r3, #8
 800948c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	881b      	ldrh	r3, [r3, #0]
 8009492:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8009496:	d106      	bne.n	80094a6 <mem_trim+0x192>
 8009498:	4b1c      	ldr	r3, [pc, #112]	; (800950c <mem_trim+0x1f8>)
 800949a:	f240 3216 	movw	r2, #790	; 0x316
 800949e:	4920      	ldr	r1, [pc, #128]	; (8009520 <mem_trim+0x20c>)
 80094a0:	481c      	ldr	r0, [pc, #112]	; (8009514 <mem_trim+0x200>)
 80094a2:	f009 fd51 	bl	8012f48 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80094a6:	89fb      	ldrh	r3, [r7, #14]
 80094a8:	4618      	mov	r0, r3
 80094aa:	f7ff fd4f 	bl	8008f4c <ptr_to_mem>
 80094ae:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80094b0:	4b1c      	ldr	r3, [pc, #112]	; (8009524 <mem_trim+0x210>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	693a      	ldr	r2, [r7, #16]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d202      	bcs.n	80094c0 <mem_trim+0x1ac>
      lfree = mem2;
 80094ba:	4a1a      	ldr	r2, [pc, #104]	; (8009524 <mem_trim+0x210>)
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	2200      	movs	r2, #0
 80094c4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80094c6:	69bb      	ldr	r3, [r7, #24]
 80094c8:	881a      	ldrh	r2, [r3, #0]
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	8afa      	ldrh	r2, [r7, #22]
 80094d2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80094d4:	69bb      	ldr	r3, [r7, #24]
 80094d6:	89fa      	ldrh	r2, [r7, #14]
 80094d8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	881b      	ldrh	r3, [r3, #0]
 80094de:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80094e2:	d007      	beq.n	80094f4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	881b      	ldrh	r3, [r3, #0]
 80094e8:	4618      	mov	r0, r3
 80094ea:	f7ff fd2f 	bl	8008f4c <ptr_to_mem>
 80094ee:	4602      	mov	r2, r0
 80094f0:	89fb      	ldrh	r3, [r7, #14]
 80094f2:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80094f4:	4809      	ldr	r0, [pc, #36]	; (800951c <mem_trim+0x208>)
 80094f6:	f009 fb3a 	bl	8012b6e <sys_mutex_unlock>
  return rmem;
 80094fa:	687b      	ldr	r3, [r7, #4]
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3720      	adds	r7, #32
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	20007cb4 	.word	0x20007cb4
 8009508:	20007cb8 	.word	0x20007cb8
 800950c:	08013f98 	.word	0x08013f98
 8009510:	08014124 	.word	0x08014124
 8009514:	08013fe0 	.word	0x08013fe0
 8009518:	0801413c 	.word	0x0801413c
 800951c:	20007cbc 	.word	0x20007cbc
 8009520:	0801415c 	.word	0x0801415c
 8009524:	20007cc0 	.word	0x20007cc0

08009528 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b088      	sub	sp, #32
 800952c:	af00      	add	r7, sp, #0
 800952e:	4603      	mov	r3, r0
 8009530:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8009532:	88fb      	ldrh	r3, [r7, #6]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d101      	bne.n	800953c <mem_malloc+0x14>
    return NULL;
 8009538:	2300      	movs	r3, #0
 800953a:	e0e2      	b.n	8009702 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800953c:	88fb      	ldrh	r3, [r7, #6]
 800953e:	3303      	adds	r3, #3
 8009540:	b29b      	uxth	r3, r3
 8009542:	f023 0303 	bic.w	r3, r3, #3
 8009546:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8009548:	8bbb      	ldrh	r3, [r7, #28]
 800954a:	2b0b      	cmp	r3, #11
 800954c:	d801      	bhi.n	8009552 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800954e:	230c      	movs	r3, #12
 8009550:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8009552:	8bbb      	ldrh	r3, [r7, #28]
 8009554:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8009558:	d803      	bhi.n	8009562 <mem_malloc+0x3a>
 800955a:	8bba      	ldrh	r2, [r7, #28]
 800955c:	88fb      	ldrh	r3, [r7, #6]
 800955e:	429a      	cmp	r2, r3
 8009560:	d201      	bcs.n	8009566 <mem_malloc+0x3e>
    return NULL;
 8009562:	2300      	movs	r3, #0
 8009564:	e0cd      	b.n	8009702 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8009566:	4869      	ldr	r0, [pc, #420]	; (800970c <mem_malloc+0x1e4>)
 8009568:	f009 faf2 	bl	8012b50 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800956c:	4b68      	ldr	r3, [pc, #416]	; (8009710 <mem_malloc+0x1e8>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4618      	mov	r0, r3
 8009572:	f7ff fcfd 	bl	8008f70 <mem_to_ptr>
 8009576:	4603      	mov	r3, r0
 8009578:	83fb      	strh	r3, [r7, #30]
 800957a:	e0b7      	b.n	80096ec <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800957c:	8bfb      	ldrh	r3, [r7, #30]
 800957e:	4618      	mov	r0, r3
 8009580:	f7ff fce4 	bl	8008f4c <ptr_to_mem>
 8009584:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	791b      	ldrb	r3, [r3, #4]
 800958a:	2b00      	cmp	r3, #0
 800958c:	f040 80a7 	bne.w	80096de <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	881b      	ldrh	r3, [r3, #0]
 8009594:	461a      	mov	r2, r3
 8009596:	8bfb      	ldrh	r3, [r7, #30]
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	f1a3 0208 	sub.w	r2, r3, #8
 800959e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80095a0:	429a      	cmp	r2, r3
 80095a2:	f0c0 809c 	bcc.w	80096de <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	881b      	ldrh	r3, [r3, #0]
 80095aa:	461a      	mov	r2, r3
 80095ac:	8bfb      	ldrh	r3, [r7, #30]
 80095ae:	1ad3      	subs	r3, r2, r3
 80095b0:	f1a3 0208 	sub.w	r2, r3, #8
 80095b4:	8bbb      	ldrh	r3, [r7, #28]
 80095b6:	3314      	adds	r3, #20
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d333      	bcc.n	8009624 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80095bc:	8bfa      	ldrh	r2, [r7, #30]
 80095be:	8bbb      	ldrh	r3, [r7, #28]
 80095c0:	4413      	add	r3, r2
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	3308      	adds	r3, #8
 80095c6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80095c8:	8a7b      	ldrh	r3, [r7, #18]
 80095ca:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80095ce:	d106      	bne.n	80095de <mem_malloc+0xb6>
 80095d0:	4b50      	ldr	r3, [pc, #320]	; (8009714 <mem_malloc+0x1ec>)
 80095d2:	f240 3287 	movw	r2, #903	; 0x387
 80095d6:	4950      	ldr	r1, [pc, #320]	; (8009718 <mem_malloc+0x1f0>)
 80095d8:	4850      	ldr	r0, [pc, #320]	; (800971c <mem_malloc+0x1f4>)
 80095da:	f009 fcb5 	bl	8012f48 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80095de:	8a7b      	ldrh	r3, [r7, #18]
 80095e0:	4618      	mov	r0, r3
 80095e2:	f7ff fcb3 	bl	8008f4c <ptr_to_mem>
 80095e6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2200      	movs	r2, #0
 80095ec:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	881a      	ldrh	r2, [r3, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	8bfa      	ldrh	r2, [r7, #30]
 80095fa:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	8a7a      	ldrh	r2, [r7, #18]
 8009600:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	2201      	movs	r2, #1
 8009606:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	881b      	ldrh	r3, [r3, #0]
 800960c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8009610:	d00b      	beq.n	800962a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	881b      	ldrh	r3, [r3, #0]
 8009616:	4618      	mov	r0, r3
 8009618:	f7ff fc98 	bl	8008f4c <ptr_to_mem>
 800961c:	4602      	mov	r2, r0
 800961e:	8a7b      	ldrh	r3, [r7, #18]
 8009620:	8053      	strh	r3, [r2, #2]
 8009622:	e002      	b.n	800962a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	2201      	movs	r2, #1
 8009628:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800962a:	4b39      	ldr	r3, [pc, #228]	; (8009710 <mem_malloc+0x1e8>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	697a      	ldr	r2, [r7, #20]
 8009630:	429a      	cmp	r2, r3
 8009632:	d127      	bne.n	8009684 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8009634:	4b36      	ldr	r3, [pc, #216]	; (8009710 <mem_malloc+0x1e8>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800963a:	e005      	b.n	8009648 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	881b      	ldrh	r3, [r3, #0]
 8009640:	4618      	mov	r0, r3
 8009642:	f7ff fc83 	bl	8008f4c <ptr_to_mem>
 8009646:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	791b      	ldrb	r3, [r3, #4]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d004      	beq.n	800965a <mem_malloc+0x132>
 8009650:	4b33      	ldr	r3, [pc, #204]	; (8009720 <mem_malloc+0x1f8>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	69ba      	ldr	r2, [r7, #24]
 8009656:	429a      	cmp	r2, r3
 8009658:	d1f0      	bne.n	800963c <mem_malloc+0x114>
          }
          lfree = cur;
 800965a:	4a2d      	ldr	r2, [pc, #180]	; (8009710 <mem_malloc+0x1e8>)
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8009660:	4b2b      	ldr	r3, [pc, #172]	; (8009710 <mem_malloc+0x1e8>)
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	4b2e      	ldr	r3, [pc, #184]	; (8009720 <mem_malloc+0x1f8>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	429a      	cmp	r2, r3
 800966a:	d00b      	beq.n	8009684 <mem_malloc+0x15c>
 800966c:	4b28      	ldr	r3, [pc, #160]	; (8009710 <mem_malloc+0x1e8>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	791b      	ldrb	r3, [r3, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d006      	beq.n	8009684 <mem_malloc+0x15c>
 8009676:	4b27      	ldr	r3, [pc, #156]	; (8009714 <mem_malloc+0x1ec>)
 8009678:	f240 32b5 	movw	r2, #949	; 0x3b5
 800967c:	4929      	ldr	r1, [pc, #164]	; (8009724 <mem_malloc+0x1fc>)
 800967e:	4827      	ldr	r0, [pc, #156]	; (800971c <mem_malloc+0x1f4>)
 8009680:	f009 fc62 	bl	8012f48 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8009684:	4821      	ldr	r0, [pc, #132]	; (800970c <mem_malloc+0x1e4>)
 8009686:	f009 fa72 	bl	8012b6e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800968a:	8bba      	ldrh	r2, [r7, #28]
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	4413      	add	r3, r2
 8009690:	3308      	adds	r3, #8
 8009692:	4a23      	ldr	r2, [pc, #140]	; (8009720 <mem_malloc+0x1f8>)
 8009694:	6812      	ldr	r2, [r2, #0]
 8009696:	4293      	cmp	r3, r2
 8009698:	d906      	bls.n	80096a8 <mem_malloc+0x180>
 800969a:	4b1e      	ldr	r3, [pc, #120]	; (8009714 <mem_malloc+0x1ec>)
 800969c:	f240 32b9 	movw	r2, #953	; 0x3b9
 80096a0:	4921      	ldr	r1, [pc, #132]	; (8009728 <mem_malloc+0x200>)
 80096a2:	481e      	ldr	r0, [pc, #120]	; (800971c <mem_malloc+0x1f4>)
 80096a4:	f009 fc50 	bl	8012f48 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	f003 0303 	and.w	r3, r3, #3
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d006      	beq.n	80096c0 <mem_malloc+0x198>
 80096b2:	4b18      	ldr	r3, [pc, #96]	; (8009714 <mem_malloc+0x1ec>)
 80096b4:	f240 32bb 	movw	r2, #955	; 0x3bb
 80096b8:	491c      	ldr	r1, [pc, #112]	; (800972c <mem_malloc+0x204>)
 80096ba:	4818      	ldr	r0, [pc, #96]	; (800971c <mem_malloc+0x1f4>)
 80096bc:	f009 fc44 	bl	8012f48 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f003 0303 	and.w	r3, r3, #3
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d006      	beq.n	80096d8 <mem_malloc+0x1b0>
 80096ca:	4b12      	ldr	r3, [pc, #72]	; (8009714 <mem_malloc+0x1ec>)
 80096cc:	f240 32bd 	movw	r2, #957	; 0x3bd
 80096d0:	4917      	ldr	r1, [pc, #92]	; (8009730 <mem_malloc+0x208>)
 80096d2:	4812      	ldr	r0, [pc, #72]	; (800971c <mem_malloc+0x1f4>)
 80096d4:	f009 fc38 	bl	8012f48 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	3308      	adds	r3, #8
 80096dc:	e011      	b.n	8009702 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80096de:	8bfb      	ldrh	r3, [r7, #30]
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7ff fc33 	bl	8008f4c <ptr_to_mem>
 80096e6:	4603      	mov	r3, r0
 80096e8:	881b      	ldrh	r3, [r3, #0]
 80096ea:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80096ec:	8bfa      	ldrh	r2, [r7, #30]
 80096ee:	8bbb      	ldrh	r3, [r7, #28]
 80096f0:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 80096f4:	429a      	cmp	r2, r3
 80096f6:	f4ff af41 	bcc.w	800957c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80096fa:	4804      	ldr	r0, [pc, #16]	; (800970c <mem_malloc+0x1e4>)
 80096fc:	f009 fa37 	bl	8012b6e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	3720      	adds	r7, #32
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	20007cbc 	.word	0x20007cbc
 8009710:	20007cc0 	.word	0x20007cc0
 8009714:	08013f98 	.word	0x08013f98
 8009718:	0801415c 	.word	0x0801415c
 800971c:	08013fe0 	.word	0x08013fe0
 8009720:	20007cb8 	.word	0x20007cb8
 8009724:	08014170 	.word	0x08014170
 8009728:	0801418c 	.word	0x0801418c
 800972c:	080141bc 	.word	0x080141bc
 8009730:	080141ec 	.word	0x080141ec

08009734 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8009734:	b480      	push	{r7}
 8009736:	b085      	sub	sp, #20
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	2200      	movs	r2, #0
 8009742:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	3303      	adds	r3, #3
 800974a:	f023 0303 	bic.w	r3, r3, #3
 800974e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8009750:	2300      	movs	r3, #0
 8009752:	60fb      	str	r3, [r7, #12]
 8009754:	e011      	b.n	800977a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	881b      	ldrh	r3, [r3, #0]
 800976c:	461a      	mov	r2, r3
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	4413      	add	r3, r2
 8009772:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	3301      	adds	r3, #1
 8009778:	60fb      	str	r3, [r7, #12]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	885b      	ldrh	r3, [r3, #2]
 800977e:	461a      	mov	r2, r3
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	4293      	cmp	r3, r2
 8009784:	dbe7      	blt.n	8009756 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8009786:	bf00      	nop
 8009788:	bf00      	nop
 800978a:	3714      	adds	r7, #20
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr

08009794 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b082      	sub	sp, #8
 8009798:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800979a:	2300      	movs	r3, #0
 800979c:	80fb      	strh	r3, [r7, #6]
 800979e:	e009      	b.n	80097b4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80097a0:	88fb      	ldrh	r3, [r7, #6]
 80097a2:	4a08      	ldr	r2, [pc, #32]	; (80097c4 <memp_init+0x30>)
 80097a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097a8:	4618      	mov	r0, r3
 80097aa:	f7ff ffc3 	bl	8009734 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80097ae:	88fb      	ldrh	r3, [r7, #6]
 80097b0:	3301      	adds	r3, #1
 80097b2:	80fb      	strh	r3, [r7, #6]
 80097b4:	88fb      	ldrh	r3, [r7, #6]
 80097b6:	2b0c      	cmp	r3, #12
 80097b8:	d9f2      	bls.n	80097a0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80097ba:	bf00      	nop
 80097bc:	bf00      	nop
 80097be:	3708      	adds	r7, #8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	080169f4 	.word	0x080169f4

080097c8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80097d0:	f009 fa00 	bl	8012bd4 <sys_arch_protect>
 80097d4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d015      	beq.n	8009810 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	68ba      	ldr	r2, [r7, #8]
 80097ea:	6812      	ldr	r2, [r2, #0]
 80097ec:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	f003 0303 	and.w	r3, r3, #3
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d006      	beq.n	8009806 <do_memp_malloc_pool+0x3e>
 80097f8:	4b09      	ldr	r3, [pc, #36]	; (8009820 <do_memp_malloc_pool+0x58>)
 80097fa:	f44f 728c 	mov.w	r2, #280	; 0x118
 80097fe:	4909      	ldr	r1, [pc, #36]	; (8009824 <do_memp_malloc_pool+0x5c>)
 8009800:	4809      	ldr	r0, [pc, #36]	; (8009828 <do_memp_malloc_pool+0x60>)
 8009802:	f009 fba1 	bl	8012f48 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8009806:	68f8      	ldr	r0, [r7, #12]
 8009808:	f009 f9f2 	bl	8012bf0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	e003      	b.n	8009818 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8009810:	68f8      	ldr	r0, [r7, #12]
 8009812:	f009 f9ed 	bl	8012bf0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8009816:	2300      	movs	r3, #0
}
 8009818:	4618      	mov	r0, r3
 800981a:	3710      	adds	r7, #16
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	08014210 	.word	0x08014210
 8009824:	08014240 	.word	0x08014240
 8009828:	08014264 	.word	0x08014264

0800982c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b084      	sub	sp, #16
 8009830:	af00      	add	r7, sp, #0
 8009832:	4603      	mov	r3, r0
 8009834:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8009836:	79fb      	ldrb	r3, [r7, #7]
 8009838:	2b0c      	cmp	r3, #12
 800983a:	d908      	bls.n	800984e <memp_malloc+0x22>
 800983c:	4b0a      	ldr	r3, [pc, #40]	; (8009868 <memp_malloc+0x3c>)
 800983e:	f240 1257 	movw	r2, #343	; 0x157
 8009842:	490a      	ldr	r1, [pc, #40]	; (800986c <memp_malloc+0x40>)
 8009844:	480a      	ldr	r0, [pc, #40]	; (8009870 <memp_malloc+0x44>)
 8009846:	f009 fb7f 	bl	8012f48 <iprintf>
 800984a:	2300      	movs	r3, #0
 800984c:	e008      	b.n	8009860 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800984e:	79fb      	ldrb	r3, [r7, #7]
 8009850:	4a08      	ldr	r2, [pc, #32]	; (8009874 <memp_malloc+0x48>)
 8009852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009856:	4618      	mov	r0, r3
 8009858:	f7ff ffb6 	bl	80097c8 <do_memp_malloc_pool>
 800985c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800985e:	68fb      	ldr	r3, [r7, #12]
}
 8009860:	4618      	mov	r0, r3
 8009862:	3710      	adds	r7, #16
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	08014210 	.word	0x08014210
 800986c:	080142a0 	.word	0x080142a0
 8009870:	08014264 	.word	0x08014264
 8009874:	080169f4 	.word	0x080169f4

08009878 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	f003 0303 	and.w	r3, r3, #3
 8009888:	2b00      	cmp	r3, #0
 800988a:	d006      	beq.n	800989a <do_memp_free_pool+0x22>
 800988c:	4b0d      	ldr	r3, [pc, #52]	; (80098c4 <do_memp_free_pool+0x4c>)
 800988e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8009892:	490d      	ldr	r1, [pc, #52]	; (80098c8 <do_memp_free_pool+0x50>)
 8009894:	480d      	ldr	r0, [pc, #52]	; (80098cc <do_memp_free_pool+0x54>)
 8009896:	f009 fb57 	bl	8012f48 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800989e:	f009 f999 	bl	8012bd4 <sys_arch_protect>
 80098a2:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	689b      	ldr	r3, [r3, #8]
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80098b6:	68b8      	ldr	r0, [r7, #8]
 80098b8:	f009 f99a 	bl	8012bf0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 80098bc:	bf00      	nop
 80098be:	3710      	adds	r7, #16
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	08014210 	.word	0x08014210
 80098c8:	080142c0 	.word	0x080142c0
 80098cc:	08014264 	.word	0x08014264

080098d0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b082      	sub	sp, #8
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	4603      	mov	r3, r0
 80098d8:	6039      	str	r1, [r7, #0]
 80098da:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80098dc:	79fb      	ldrb	r3, [r7, #7]
 80098de:	2b0c      	cmp	r3, #12
 80098e0:	d907      	bls.n	80098f2 <memp_free+0x22>
 80098e2:	4b0c      	ldr	r3, [pc, #48]	; (8009914 <memp_free+0x44>)
 80098e4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80098e8:	490b      	ldr	r1, [pc, #44]	; (8009918 <memp_free+0x48>)
 80098ea:	480c      	ldr	r0, [pc, #48]	; (800991c <memp_free+0x4c>)
 80098ec:	f009 fb2c 	bl	8012f48 <iprintf>
 80098f0:	e00c      	b.n	800990c <memp_free+0x3c>

  if (mem == NULL) {
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d008      	beq.n	800990a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80098f8:	79fb      	ldrb	r3, [r7, #7]
 80098fa:	4a09      	ldr	r2, [pc, #36]	; (8009920 <memp_free+0x50>)
 80098fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	4618      	mov	r0, r3
 8009904:	f7ff ffb8 	bl	8009878 <do_memp_free_pool>
 8009908:	e000      	b.n	800990c <memp_free+0x3c>
    return;
 800990a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800990c:	3708      	adds	r7, #8
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}
 8009912:	bf00      	nop
 8009914:	08014210 	.word	0x08014210
 8009918:	080142e0 	.word	0x080142e0
 800991c:	08014264 	.word	0x08014264
 8009920:	080169f4 	.word	0x080169f4

08009924 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8009924:	b480      	push	{r7}
 8009926:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8009928:	bf00      	nop
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr
	...

08009934 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b086      	sub	sp, #24
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	607a      	str	r2, [r7, #4]
 8009940:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d108      	bne.n	800995a <netif_add+0x26>
 8009948:	4b57      	ldr	r3, [pc, #348]	; (8009aa8 <netif_add+0x174>)
 800994a:	f240 1227 	movw	r2, #295	; 0x127
 800994e:	4957      	ldr	r1, [pc, #348]	; (8009aac <netif_add+0x178>)
 8009950:	4857      	ldr	r0, [pc, #348]	; (8009ab0 <netif_add+0x17c>)
 8009952:	f009 faf9 	bl	8012f48 <iprintf>
 8009956:	2300      	movs	r3, #0
 8009958:	e0a2      	b.n	8009aa0 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800995a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995c:	2b00      	cmp	r3, #0
 800995e:	d108      	bne.n	8009972 <netif_add+0x3e>
 8009960:	4b51      	ldr	r3, [pc, #324]	; (8009aa8 <netif_add+0x174>)
 8009962:	f44f 7294 	mov.w	r2, #296	; 0x128
 8009966:	4953      	ldr	r1, [pc, #332]	; (8009ab4 <netif_add+0x180>)
 8009968:	4851      	ldr	r0, [pc, #324]	; (8009ab0 <netif_add+0x17c>)
 800996a:	f009 faed 	bl	8012f48 <iprintf>
 800996e:	2300      	movs	r3, #0
 8009970:	e096      	b.n	8009aa0 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d101      	bne.n	800997c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8009978:	4b4f      	ldr	r3, [pc, #316]	; (8009ab8 <netif_add+0x184>)
 800997a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d101      	bne.n	8009986 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8009982:	4b4d      	ldr	r3, [pc, #308]	; (8009ab8 <netif_add+0x184>)
 8009984:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d101      	bne.n	8009990 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800998c:	4b4a      	ldr	r3, [pc, #296]	; (8009ab8 <netif_add+0x184>)
 800998e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2200      	movs	r2, #0
 8009994:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2200      	movs	r2, #0
 800999a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	4a45      	ldr	r2, [pc, #276]	; (8009abc <netif_add+0x188>)
 80099a6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2200      	movs	r2, #0
 80099ac:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2200      	movs	r2, #0
 80099b2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6a3a      	ldr	r2, [r7, #32]
 80099c0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80099c2:	4b3f      	ldr	r3, [pc, #252]	; (8009ac0 <netif_add+0x18c>)
 80099c4:	781a      	ldrb	r2, [r3, #0]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099d0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	68b9      	ldr	r1, [r7, #8]
 80099d8:	68f8      	ldr	r0, [r7, #12]
 80099da:	f000 f913 	bl	8009c04 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80099de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e0:	68f8      	ldr	r0, [r7, #12]
 80099e2:	4798      	blx	r3
 80099e4:	4603      	mov	r3, r0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d001      	beq.n	80099ee <netif_add+0xba>
    return NULL;
 80099ea:	2300      	movs	r3, #0
 80099ec:	e058      	b.n	8009aa0 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80099f4:	2bff      	cmp	r3, #255	; 0xff
 80099f6:	d103      	bne.n	8009a00 <netif_add+0xcc>
        netif->num = 0;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8009a00:	2300      	movs	r3, #0
 8009a02:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8009a04:	4b2f      	ldr	r3, [pc, #188]	; (8009ac4 <netif_add+0x190>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	617b      	str	r3, [r7, #20]
 8009a0a:	e02b      	b.n	8009a64 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8009a0c:	697a      	ldr	r2, [r7, #20]
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d106      	bne.n	8009a22 <netif_add+0xee>
 8009a14:	4b24      	ldr	r3, [pc, #144]	; (8009aa8 <netif_add+0x174>)
 8009a16:	f240 128b 	movw	r2, #395	; 0x18b
 8009a1a:	492b      	ldr	r1, [pc, #172]	; (8009ac8 <netif_add+0x194>)
 8009a1c:	4824      	ldr	r0, [pc, #144]	; (8009ab0 <netif_add+0x17c>)
 8009a1e:	f009 fa93 	bl	8012f48 <iprintf>
        num_netifs++;
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	3301      	adds	r3, #1
 8009a26:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	2bff      	cmp	r3, #255	; 0xff
 8009a2c:	dd06      	ble.n	8009a3c <netif_add+0x108>
 8009a2e:	4b1e      	ldr	r3, [pc, #120]	; (8009aa8 <netif_add+0x174>)
 8009a30:	f240 128d 	movw	r2, #397	; 0x18d
 8009a34:	4925      	ldr	r1, [pc, #148]	; (8009acc <netif_add+0x198>)
 8009a36:	481e      	ldr	r0, [pc, #120]	; (8009ab0 <netif_add+0x17c>)
 8009a38:	f009 fa86 	bl	8012f48 <iprintf>
        if (netif2->num == netif->num) {
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d108      	bne.n	8009a5e <netif_add+0x12a>
          netif->num++;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009a52:	3301      	adds	r3, #1
 8009a54:	b2da      	uxtb	r2, r3
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8009a5c:	e005      	b.n	8009a6a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	617b      	str	r3, [r7, #20]
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1d0      	bne.n	8009a0c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1be      	bne.n	80099ee <netif_add+0xba>
  }
  if (netif->num == 254) {
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009a76:	2bfe      	cmp	r3, #254	; 0xfe
 8009a78:	d103      	bne.n	8009a82 <netif_add+0x14e>
    netif_num = 0;
 8009a7a:	4b11      	ldr	r3, [pc, #68]	; (8009ac0 <netif_add+0x18c>)
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	701a      	strb	r2, [r3, #0]
 8009a80:	e006      	b.n	8009a90 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009a88:	3301      	adds	r3, #1
 8009a8a:	b2da      	uxtb	r2, r3
 8009a8c:	4b0c      	ldr	r3, [pc, #48]	; (8009ac0 <netif_add+0x18c>)
 8009a8e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8009a90:	4b0c      	ldr	r3, [pc, #48]	; (8009ac4 <netif_add+0x190>)
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8009a98:	4a0a      	ldr	r2, [pc, #40]	; (8009ac4 <netif_add+0x190>)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3718      	adds	r7, #24
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}
 8009aa8:	080142fc 	.word	0x080142fc
 8009aac:	08014390 	.word	0x08014390
 8009ab0:	0801434c 	.word	0x0801434c
 8009ab4:	080143ac 	.word	0x080143ac
 8009ab8:	08016a68 	.word	0x08016a68
 8009abc:	08009edf 	.word	0x08009edf
 8009ac0:	20007cf8 	.word	0x20007cf8
 8009ac4:	2000eb64 	.word	0x2000eb64
 8009ac8:	080143d0 	.word	0x080143d0
 8009acc:	080143e4 	.word	0x080143e4

08009ad0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b082      	sub	sp, #8
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
 8009ad8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8009ada:	6839      	ldr	r1, [r7, #0]
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f002 fb7d 	bl	800c1dc <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8009ae2:	6839      	ldr	r1, [r7, #0]
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f006 fc8d 	bl	8010404 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8009aea:	bf00      	nop
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
	...

08009af4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b086      	sub	sp, #24
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d106      	bne.n	8009b14 <netif_do_set_ipaddr+0x20>
 8009b06:	4b1d      	ldr	r3, [pc, #116]	; (8009b7c <netif_do_set_ipaddr+0x88>)
 8009b08:	f240 12cb 	movw	r2, #459	; 0x1cb
 8009b0c:	491c      	ldr	r1, [pc, #112]	; (8009b80 <netif_do_set_ipaddr+0x8c>)
 8009b0e:	481d      	ldr	r0, [pc, #116]	; (8009b84 <netif_do_set_ipaddr+0x90>)
 8009b10:	f009 fa1a 	bl	8012f48 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d106      	bne.n	8009b28 <netif_do_set_ipaddr+0x34>
 8009b1a:	4b18      	ldr	r3, [pc, #96]	; (8009b7c <netif_do_set_ipaddr+0x88>)
 8009b1c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8009b20:	4917      	ldr	r1, [pc, #92]	; (8009b80 <netif_do_set_ipaddr+0x8c>)
 8009b22:	4818      	ldr	r0, [pc, #96]	; (8009b84 <netif_do_set_ipaddr+0x90>)
 8009b24:	f009 fa10 	bl	8012f48 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	3304      	adds	r3, #4
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d01c      	beq.n	8009b70 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	3304      	adds	r3, #4
 8009b40:	681a      	ldr	r2, [r3, #0]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8009b46:	f107 0314 	add.w	r3, r7, #20
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f7ff ffbf 	bl	8009ad0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d002      	beq.n	8009b5e <netif_do_set_ipaddr+0x6a>
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	e000      	b.n	8009b60 <netif_do_set_ipaddr+0x6c>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	68fa      	ldr	r2, [r7, #12]
 8009b62:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8009b64:	2101      	movs	r1, #1
 8009b66:	68f8      	ldr	r0, [r7, #12]
 8009b68:	f000 f8d2 	bl	8009d10 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	e000      	b.n	8009b72 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3718      	adds	r7, #24
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
 8009b7a:	bf00      	nop
 8009b7c:	080142fc 	.word	0x080142fc
 8009b80:	08014414 	.word	0x08014414
 8009b84:	0801434c 	.word	0x0801434c

08009b88 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	3308      	adds	r3, #8
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d00a      	beq.n	8009bb8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d002      	beq.n	8009bae <netif_do_set_netmask+0x26>
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	e000      	b.n	8009bb0 <netif_do_set_netmask+0x28>
 8009bae:	2300      	movs	r3, #0
 8009bb0:	68fa      	ldr	r2, [r7, #12]
 8009bb2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	e000      	b.n	8009bba <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8009bb8:	2300      	movs	r3, #0
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr

08009bc6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8009bc6:	b480      	push	{r7}
 8009bc8:	b085      	sub	sp, #20
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	60f8      	str	r0, [r7, #12]
 8009bce:	60b9      	str	r1, [r7, #8]
 8009bd0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	681a      	ldr	r2, [r3, #0]
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	330c      	adds	r3, #12
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d00a      	beq.n	8009bf6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d002      	beq.n	8009bec <netif_do_set_gw+0x26>
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	e000      	b.n	8009bee <netif_do_set_gw+0x28>
 8009bec:	2300      	movs	r3, #0
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e000      	b.n	8009bf8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8009bf6:	2300      	movs	r3, #0
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3714      	adds	r7, #20
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b088      	sub	sp, #32
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	60b9      	str	r1, [r7, #8]
 8009c0e:	607a      	str	r2, [r7, #4]
 8009c10:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8009c12:	2300      	movs	r3, #0
 8009c14:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8009c16:	2300      	movs	r3, #0
 8009c18:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d101      	bne.n	8009c24 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8009c20:	4b1c      	ldr	r3, [pc, #112]	; (8009c94 <netif_set_addr+0x90>)
 8009c22:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d101      	bne.n	8009c2e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8009c2a:	4b1a      	ldr	r3, [pc, #104]	; (8009c94 <netif_set_addr+0x90>)
 8009c2c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d101      	bne.n	8009c38 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8009c34:	4b17      	ldr	r3, [pc, #92]	; (8009c94 <netif_set_addr+0x90>)
 8009c36:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d003      	beq.n	8009c46 <netif_set_addr+0x42>
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d101      	bne.n	8009c4a <netif_set_addr+0x46>
 8009c46:	2301      	movs	r3, #1
 8009c48:	e000      	b.n	8009c4c <netif_set_addr+0x48>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	617b      	str	r3, [r7, #20]
  if (remove) {
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d006      	beq.n	8009c62 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8009c54:	f107 0310 	add.w	r3, r7, #16
 8009c58:	461a      	mov	r2, r3
 8009c5a:	68b9      	ldr	r1, [r7, #8]
 8009c5c:	68f8      	ldr	r0, [r7, #12]
 8009c5e:	f7ff ff49 	bl	8009af4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8009c62:	69fa      	ldr	r2, [r7, #28]
 8009c64:	6879      	ldr	r1, [r7, #4]
 8009c66:	68f8      	ldr	r0, [r7, #12]
 8009c68:	f7ff ff8e 	bl	8009b88 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8009c6c:	69ba      	ldr	r2, [r7, #24]
 8009c6e:	6839      	ldr	r1, [r7, #0]
 8009c70:	68f8      	ldr	r0, [r7, #12]
 8009c72:	f7ff ffa8 	bl	8009bc6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d106      	bne.n	8009c8a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8009c7c:	f107 0310 	add.w	r3, r7, #16
 8009c80:	461a      	mov	r2, r3
 8009c82:	68b9      	ldr	r1, [r7, #8]
 8009c84:	68f8      	ldr	r0, [r7, #12]
 8009c86:	f7ff ff35 	bl	8009af4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8009c8a:	bf00      	nop
 8009c8c:	3720      	adds	r7, #32
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	08016a68 	.word	0x08016a68

08009c98 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8009ca0:	4a04      	ldr	r2, [pc, #16]	; (8009cb4 <netif_set_default+0x1c>)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8009ca6:	bf00      	nop
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr
 8009cb2:	bf00      	nop
 8009cb4:	2000eb68 	.word	0x2000eb68

08009cb8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d107      	bne.n	8009cd6 <netif_set_up+0x1e>
 8009cc6:	4b0f      	ldr	r3, [pc, #60]	; (8009d04 <netif_set_up+0x4c>)
 8009cc8:	f44f 7254 	mov.w	r2, #848	; 0x350
 8009ccc:	490e      	ldr	r1, [pc, #56]	; (8009d08 <netif_set_up+0x50>)
 8009cce:	480f      	ldr	r0, [pc, #60]	; (8009d0c <netif_set_up+0x54>)
 8009cd0:	f009 f93a 	bl	8012f48 <iprintf>
 8009cd4:	e013      	b.n	8009cfe <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009cdc:	f003 0301 	and.w	r3, r3, #1
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d10c      	bne.n	8009cfe <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009cea:	f043 0301 	orr.w	r3, r3, #1
 8009cee:	b2da      	uxtb	r2, r3
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8009cf6:	2103      	movs	r1, #3
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 f809 	bl	8009d10 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8009cfe:	3708      	adds	r7, #8
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	080142fc 	.word	0x080142fc
 8009d08:	08014484 	.word	0x08014484
 8009d0c:	0801434c 	.word	0x0801434c

08009d10 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	460b      	mov	r3, r1
 8009d1a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d106      	bne.n	8009d30 <netif_issue_reports+0x20>
 8009d22:	4b18      	ldr	r3, [pc, #96]	; (8009d84 <netif_issue_reports+0x74>)
 8009d24:	f240 326d 	movw	r2, #877	; 0x36d
 8009d28:	4917      	ldr	r1, [pc, #92]	; (8009d88 <netif_issue_reports+0x78>)
 8009d2a:	4818      	ldr	r0, [pc, #96]	; (8009d8c <netif_issue_reports+0x7c>)
 8009d2c:	f009 f90c 	bl	8012f48 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009d36:	f003 0304 	and.w	r3, r3, #4
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d01e      	beq.n	8009d7c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009d44:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d017      	beq.n	8009d7c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009d4c:	78fb      	ldrb	r3, [r7, #3]
 8009d4e:	f003 0301 	and.w	r3, r3, #1
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d013      	beq.n	8009d7e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	3304      	adds	r3, #4
 8009d5a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d00e      	beq.n	8009d7e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009d66:	f003 0308 	and.w	r3, r3, #8
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d007      	beq.n	8009d7e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	3304      	adds	r3, #4
 8009d72:	4619      	mov	r1, r3
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f007 faaf 	bl	80112d8 <etharp_request>
 8009d7a:	e000      	b.n	8009d7e <netif_issue_reports+0x6e>
    return;
 8009d7c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8009d7e:	3708      	adds	r7, #8
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}
 8009d84:	080142fc 	.word	0x080142fc
 8009d88:	080144a0 	.word	0x080144a0
 8009d8c:	0801434c 	.word	0x0801434c

08009d90 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d107      	bne.n	8009dae <netif_set_down+0x1e>
 8009d9e:	4b12      	ldr	r3, [pc, #72]	; (8009de8 <netif_set_down+0x58>)
 8009da0:	f240 329b 	movw	r2, #923	; 0x39b
 8009da4:	4911      	ldr	r1, [pc, #68]	; (8009dec <netif_set_down+0x5c>)
 8009da6:	4812      	ldr	r0, [pc, #72]	; (8009df0 <netif_set_down+0x60>)
 8009da8:	f009 f8ce 	bl	8012f48 <iprintf>
 8009dac:	e019      	b.n	8009de2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009db4:	f003 0301 	and.w	r3, r3, #1
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d012      	beq.n	8009de2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009dc2:	f023 0301 	bic.w	r3, r3, #1
 8009dc6:	b2da      	uxtb	r2, r3
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009dd4:	f003 0308 	and.w	r3, r3, #8
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d002      	beq.n	8009de2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f006 fe39 	bl	8010a54 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8009de2:	3708      	adds	r7, #8
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	080142fc 	.word	0x080142fc
 8009dec:	080144c4 	.word	0x080144c4
 8009df0:	0801434c 	.word	0x0801434c

08009df4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b082      	sub	sp, #8
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d107      	bne.n	8009e12 <netif_set_link_up+0x1e>
 8009e02:	4b13      	ldr	r3, [pc, #76]	; (8009e50 <netif_set_link_up+0x5c>)
 8009e04:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8009e08:	4912      	ldr	r1, [pc, #72]	; (8009e54 <netif_set_link_up+0x60>)
 8009e0a:	4813      	ldr	r0, [pc, #76]	; (8009e58 <netif_set_link_up+0x64>)
 8009e0c:	f009 f89c 	bl	8012f48 <iprintf>
 8009e10:	e01b      	b.n	8009e4a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009e18:	f003 0304 	and.w	r3, r3, #4
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d114      	bne.n	8009e4a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009e26:	f043 0304 	orr.w	r3, r3, #4
 8009e2a:	b2da      	uxtb	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8009e32:	2103      	movs	r1, #3
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f7ff ff6b 	bl	8009d10 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	69db      	ldr	r3, [r3, #28]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d003      	beq.n	8009e4a <netif_set_link_up+0x56>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	69db      	ldr	r3, [r3, #28]
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8009e4a:	3708      	adds	r7, #8
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	080142fc 	.word	0x080142fc
 8009e54:	080144e4 	.word	0x080144e4
 8009e58:	0801434c 	.word	0x0801434c

08009e5c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b082      	sub	sp, #8
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d107      	bne.n	8009e7a <netif_set_link_down+0x1e>
 8009e6a:	4b11      	ldr	r3, [pc, #68]	; (8009eb0 <netif_set_link_down+0x54>)
 8009e6c:	f240 4206 	movw	r2, #1030	; 0x406
 8009e70:	4910      	ldr	r1, [pc, #64]	; (8009eb4 <netif_set_link_down+0x58>)
 8009e72:	4811      	ldr	r0, [pc, #68]	; (8009eb8 <netif_set_link_down+0x5c>)
 8009e74:	f009 f868 	bl	8012f48 <iprintf>
 8009e78:	e017      	b.n	8009eaa <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009e80:	f003 0304 	and.w	r3, r3, #4
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d010      	beq.n	8009eaa <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009e8e:	f023 0304 	bic.w	r3, r3, #4
 8009e92:	b2da      	uxtb	r2, r3
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	69db      	ldr	r3, [r3, #28]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <netif_set_link_down+0x4e>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	69db      	ldr	r3, [r3, #28]
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8009eaa:	3708      	adds	r7, #8
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}
 8009eb0:	080142fc 	.word	0x080142fc
 8009eb4:	08014508 	.word	0x08014508
 8009eb8:	0801434c 	.word	0x0801434c

08009ebc <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b083      	sub	sp, #12
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d002      	beq.n	8009ed2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	61da      	str	r2, [r3, #28]
  }
}
 8009ed2:	bf00      	nop
 8009ed4:	370c      	adds	r7, #12
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr

08009ede <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8009ede:	b480      	push	{r7}
 8009ee0:	b085      	sub	sp, #20
 8009ee2:	af00      	add	r7, sp, #0
 8009ee4:	60f8      	str	r0, [r7, #12]
 8009ee6:	60b9      	str	r1, [r7, #8]
 8009ee8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8009eea:	f06f 030b 	mvn.w	r3, #11
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3714      	adds	r7, #20
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr
	...

08009efc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	4603      	mov	r3, r0
 8009f04:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8009f06:	79fb      	ldrb	r3, [r7, #7]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d013      	beq.n	8009f34 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8009f0c:	4b0d      	ldr	r3, [pc, #52]	; (8009f44 <netif_get_by_index+0x48>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	60fb      	str	r3, [r7, #12]
 8009f12:	e00c      	b.n	8009f2e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	b2db      	uxtb	r3, r3
 8009f1e:	79fa      	ldrb	r2, [r7, #7]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d101      	bne.n	8009f28 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	e006      	b.n	8009f36 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	60fb      	str	r3, [r7, #12]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d1ef      	bne.n	8009f14 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3714      	adds	r7, #20
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	2000eb64 	.word	0x2000eb64

08009f48 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8009f4e:	f008 fe41 	bl	8012bd4 <sys_arch_protect>
 8009f52:	6038      	str	r0, [r7, #0]
 8009f54:	4b0d      	ldr	r3, [pc, #52]	; (8009f8c <pbuf_free_ooseq+0x44>)
 8009f56:	2200      	movs	r2, #0
 8009f58:	701a      	strb	r2, [r3, #0]
 8009f5a:	6838      	ldr	r0, [r7, #0]
 8009f5c:	f008 fe48 	bl	8012bf0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8009f60:	4b0b      	ldr	r3, [pc, #44]	; (8009f90 <pbuf_free_ooseq+0x48>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	607b      	str	r3, [r7, #4]
 8009f66:	e00a      	b.n	8009f7e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d003      	beq.n	8009f78 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f002 f971 	bl	800c258 <tcp_free_ooseq>
      return;
 8009f76:	e005      	b.n	8009f84 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	607b      	str	r3, [r7, #4]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d1f1      	bne.n	8009f68 <pbuf_free_ooseq+0x20>
    }
  }
}
 8009f84:	3708      	adds	r7, #8
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	2000eb6c 	.word	0x2000eb6c
 8009f90:	2000eb74 	.word	0x2000eb74

08009f94 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8009f9c:	f7ff ffd4 	bl	8009f48 <pbuf_free_ooseq>
}
 8009fa0:	bf00      	nop
 8009fa2:	3708      	adds	r7, #8
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b082      	sub	sp, #8
 8009fac:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8009fae:	f008 fe11 	bl	8012bd4 <sys_arch_protect>
 8009fb2:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8009fb4:	4b0f      	ldr	r3, [pc, #60]	; (8009ff4 <pbuf_pool_is_empty+0x4c>)
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8009fba:	4b0e      	ldr	r3, [pc, #56]	; (8009ff4 <pbuf_pool_is_empty+0x4c>)
 8009fbc:	2201      	movs	r2, #1
 8009fbe:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f008 fe15 	bl	8012bf0 <sys_arch_unprotect>

  if (!queued) {
 8009fc6:	78fb      	ldrb	r3, [r7, #3]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d10f      	bne.n	8009fec <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8009fcc:	2100      	movs	r1, #0
 8009fce:	480a      	ldr	r0, [pc, #40]	; (8009ff8 <pbuf_pool_is_empty+0x50>)
 8009fd0:	f7fe feec 	bl	8008dac <tcpip_try_callback>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d008      	beq.n	8009fec <pbuf_pool_is_empty+0x44>
 8009fda:	f008 fdfb 	bl	8012bd4 <sys_arch_protect>
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	4b04      	ldr	r3, [pc, #16]	; (8009ff4 <pbuf_pool_is_empty+0x4c>)
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	701a      	strb	r2, [r3, #0]
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f008 fe02 	bl	8012bf0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8009fec:	bf00      	nop
 8009fee:	3708      	adds	r7, #8
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}
 8009ff4:	2000eb6c 	.word	0x2000eb6c
 8009ff8:	08009f95 	.word	0x08009f95

08009ffc <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b085      	sub	sp, #20
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	4611      	mov	r1, r2
 800a008:	461a      	mov	r2, r3
 800a00a:	460b      	mov	r3, r1
 800a00c:	80fb      	strh	r3, [r7, #6]
 800a00e:	4613      	mov	r3, r2
 800a010:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2200      	movs	r2, #0
 800a016:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	68ba      	ldr	r2, [r7, #8]
 800a01c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	88fa      	ldrh	r2, [r7, #6]
 800a022:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	88ba      	ldrh	r2, [r7, #4]
 800a028:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800a02a:	8b3b      	ldrh	r3, [r7, #24]
 800a02c:	b2da      	uxtb	r2, r3
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	7f3a      	ldrb	r2, [r7, #28]
 800a036:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2201      	movs	r2, #1
 800a03c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2200      	movs	r2, #0
 800a042:	73da      	strb	r2, [r3, #15]
}
 800a044:	bf00      	nop
 800a046:	3714      	adds	r7, #20
 800a048:	46bd      	mov	sp, r7
 800a04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04e:	4770      	bx	lr

0800a050 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b08c      	sub	sp, #48	; 0x30
 800a054:	af02      	add	r7, sp, #8
 800a056:	4603      	mov	r3, r0
 800a058:	71fb      	strb	r3, [r7, #7]
 800a05a:	460b      	mov	r3, r1
 800a05c:	80bb      	strh	r3, [r7, #4]
 800a05e:	4613      	mov	r3, r2
 800a060:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800a062:	79fb      	ldrb	r3, [r7, #7]
 800a064:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800a066:	887b      	ldrh	r3, [r7, #2]
 800a068:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800a06c:	d07f      	beq.n	800a16e <pbuf_alloc+0x11e>
 800a06e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800a072:	f300 80c8 	bgt.w	800a206 <pbuf_alloc+0x1b6>
 800a076:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800a07a:	d010      	beq.n	800a09e <pbuf_alloc+0x4e>
 800a07c:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800a080:	f300 80c1 	bgt.w	800a206 <pbuf_alloc+0x1b6>
 800a084:	2b01      	cmp	r3, #1
 800a086:	d002      	beq.n	800a08e <pbuf_alloc+0x3e>
 800a088:	2b41      	cmp	r3, #65	; 0x41
 800a08a:	f040 80bc 	bne.w	800a206 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800a08e:	887a      	ldrh	r2, [r7, #2]
 800a090:	88bb      	ldrh	r3, [r7, #4]
 800a092:	4619      	mov	r1, r3
 800a094:	2000      	movs	r0, #0
 800a096:	f000 f8d1 	bl	800a23c <pbuf_alloc_reference>
 800a09a:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800a09c:	e0bd      	b.n	800a21a <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800a0a6:	88bb      	ldrh	r3, [r7, #4]
 800a0a8:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800a0aa:	200c      	movs	r0, #12
 800a0ac:	f7ff fbbe 	bl	800982c <memp_malloc>
 800a0b0:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d109      	bne.n	800a0cc <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800a0b8:	f7ff ff76 	bl	8009fa8 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800a0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d002      	beq.n	800a0c8 <pbuf_alloc+0x78>
            pbuf_free(p);
 800a0c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a0c4:	f000 faa8 	bl	800a618 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	e0a7      	b.n	800a21c <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800a0cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a0ce:	3303      	adds	r3, #3
 800a0d0:	b29b      	uxth	r3, r3
 800a0d2:	f023 0303 	bic.w	r3, r3, #3
 800a0d6:	b29b      	uxth	r3, r3
 800a0d8:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800a0dc:	b29b      	uxth	r3, r3
 800a0de:	8b7a      	ldrh	r2, [r7, #26]
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	bf28      	it	cs
 800a0e4:	4613      	movcs	r3, r2
 800a0e6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800a0e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a0ea:	3310      	adds	r3, #16
 800a0ec:	693a      	ldr	r2, [r7, #16]
 800a0ee:	4413      	add	r3, r2
 800a0f0:	3303      	adds	r3, #3
 800a0f2:	f023 0303 	bic.w	r3, r3, #3
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	89f9      	ldrh	r1, [r7, #14]
 800a0fa:	8b7a      	ldrh	r2, [r7, #26]
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	9301      	str	r3, [sp, #4]
 800a100:	887b      	ldrh	r3, [r7, #2]
 800a102:	9300      	str	r3, [sp, #0]
 800a104:	460b      	mov	r3, r1
 800a106:	4601      	mov	r1, r0
 800a108:	6938      	ldr	r0, [r7, #16]
 800a10a:	f7ff ff77 	bl	8009ffc <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	f003 0303 	and.w	r3, r3, #3
 800a116:	2b00      	cmp	r3, #0
 800a118:	d006      	beq.n	800a128 <pbuf_alloc+0xd8>
 800a11a:	4b42      	ldr	r3, [pc, #264]	; (800a224 <pbuf_alloc+0x1d4>)
 800a11c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a120:	4941      	ldr	r1, [pc, #260]	; (800a228 <pbuf_alloc+0x1d8>)
 800a122:	4842      	ldr	r0, [pc, #264]	; (800a22c <pbuf_alloc+0x1dc>)
 800a124:	f008 ff10 	bl	8012f48 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800a128:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a12a:	3303      	adds	r3, #3
 800a12c:	f023 0303 	bic.w	r3, r3, #3
 800a130:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800a134:	d106      	bne.n	800a144 <pbuf_alloc+0xf4>
 800a136:	4b3b      	ldr	r3, [pc, #236]	; (800a224 <pbuf_alloc+0x1d4>)
 800a138:	f44f 7281 	mov.w	r2, #258	; 0x102
 800a13c:	493c      	ldr	r1, [pc, #240]	; (800a230 <pbuf_alloc+0x1e0>)
 800a13e:	483b      	ldr	r0, [pc, #236]	; (800a22c <pbuf_alloc+0x1dc>)
 800a140:	f008 ff02 	bl	8012f48 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800a144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a146:	2b00      	cmp	r3, #0
 800a148:	d102      	bne.n	800a150 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	627b      	str	r3, [r7, #36]	; 0x24
 800a14e:	e002      	b.n	800a156 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	693a      	ldr	r2, [r7, #16]
 800a154:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800a15a:	8b7a      	ldrh	r2, [r7, #26]
 800a15c:	89fb      	ldrh	r3, [r7, #14]
 800a15e:	1ad3      	subs	r3, r2, r3
 800a160:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800a162:	2300      	movs	r3, #0
 800a164:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800a166:	8b7b      	ldrh	r3, [r7, #26]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d19e      	bne.n	800a0aa <pbuf_alloc+0x5a>
      break;
 800a16c:	e055      	b.n	800a21a <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800a16e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a170:	3303      	adds	r3, #3
 800a172:	b29b      	uxth	r3, r3
 800a174:	f023 0303 	bic.w	r3, r3, #3
 800a178:	b29a      	uxth	r2, r3
 800a17a:	88bb      	ldrh	r3, [r7, #4]
 800a17c:	3303      	adds	r3, #3
 800a17e:	b29b      	uxth	r3, r3
 800a180:	f023 0303 	bic.w	r3, r3, #3
 800a184:	b29b      	uxth	r3, r3
 800a186:	4413      	add	r3, r2
 800a188:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800a18a:	8b3b      	ldrh	r3, [r7, #24]
 800a18c:	3310      	adds	r3, #16
 800a18e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800a190:	8b3a      	ldrh	r2, [r7, #24]
 800a192:	88bb      	ldrh	r3, [r7, #4]
 800a194:	3303      	adds	r3, #3
 800a196:	f023 0303 	bic.w	r3, r3, #3
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d306      	bcc.n	800a1ac <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800a19e:	8afa      	ldrh	r2, [r7, #22]
 800a1a0:	88bb      	ldrh	r3, [r7, #4]
 800a1a2:	3303      	adds	r3, #3
 800a1a4:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d201      	bcs.n	800a1b0 <pbuf_alloc+0x160>
        return NULL;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	e035      	b.n	800a21c <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800a1b0:	8afb      	ldrh	r3, [r7, #22]
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f7ff f9b8 	bl	8009528 <mem_malloc>
 800a1b8:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800a1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d101      	bne.n	800a1c4 <pbuf_alloc+0x174>
        return NULL;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	e02b      	b.n	800a21c <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800a1c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1c6:	3310      	adds	r3, #16
 800a1c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1ca:	4413      	add	r3, r2
 800a1cc:	3303      	adds	r3, #3
 800a1ce:	f023 0303 	bic.w	r3, r3, #3
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	88b9      	ldrh	r1, [r7, #4]
 800a1d6:	88ba      	ldrh	r2, [r7, #4]
 800a1d8:	2300      	movs	r3, #0
 800a1da:	9301      	str	r3, [sp, #4]
 800a1dc:	887b      	ldrh	r3, [r7, #2]
 800a1de:	9300      	str	r3, [sp, #0]
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	4601      	mov	r1, r0
 800a1e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a1e6:	f7ff ff09 	bl	8009ffc <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800a1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	f003 0303 	and.w	r3, r3, #3
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d010      	beq.n	800a218 <pbuf_alloc+0x1c8>
 800a1f6:	4b0b      	ldr	r3, [pc, #44]	; (800a224 <pbuf_alloc+0x1d4>)
 800a1f8:	f44f 7291 	mov.w	r2, #290	; 0x122
 800a1fc:	490d      	ldr	r1, [pc, #52]	; (800a234 <pbuf_alloc+0x1e4>)
 800a1fe:	480b      	ldr	r0, [pc, #44]	; (800a22c <pbuf_alloc+0x1dc>)
 800a200:	f008 fea2 	bl	8012f48 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800a204:	e008      	b.n	800a218 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800a206:	4b07      	ldr	r3, [pc, #28]	; (800a224 <pbuf_alloc+0x1d4>)
 800a208:	f240 1227 	movw	r2, #295	; 0x127
 800a20c:	490a      	ldr	r1, [pc, #40]	; (800a238 <pbuf_alloc+0x1e8>)
 800a20e:	4807      	ldr	r0, [pc, #28]	; (800a22c <pbuf_alloc+0x1dc>)
 800a210:	f008 fe9a 	bl	8012f48 <iprintf>
      return NULL;
 800a214:	2300      	movs	r3, #0
 800a216:	e001      	b.n	800a21c <pbuf_alloc+0x1cc>
      break;
 800a218:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800a21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3728      	adds	r7, #40	; 0x28
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}
 800a224:	0801452c 	.word	0x0801452c
 800a228:	0801455c 	.word	0x0801455c
 800a22c:	0801458c 	.word	0x0801458c
 800a230:	080145b4 	.word	0x080145b4
 800a234:	080145e8 	.word	0x080145e8
 800a238:	08014614 	.word	0x08014614

0800a23c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b086      	sub	sp, #24
 800a240:	af02      	add	r7, sp, #8
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	460b      	mov	r3, r1
 800a246:	807b      	strh	r3, [r7, #2]
 800a248:	4613      	mov	r3, r2
 800a24a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800a24c:	883b      	ldrh	r3, [r7, #0]
 800a24e:	2b41      	cmp	r3, #65	; 0x41
 800a250:	d009      	beq.n	800a266 <pbuf_alloc_reference+0x2a>
 800a252:	883b      	ldrh	r3, [r7, #0]
 800a254:	2b01      	cmp	r3, #1
 800a256:	d006      	beq.n	800a266 <pbuf_alloc_reference+0x2a>
 800a258:	4b0f      	ldr	r3, [pc, #60]	; (800a298 <pbuf_alloc_reference+0x5c>)
 800a25a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800a25e:	490f      	ldr	r1, [pc, #60]	; (800a29c <pbuf_alloc_reference+0x60>)
 800a260:	480f      	ldr	r0, [pc, #60]	; (800a2a0 <pbuf_alloc_reference+0x64>)
 800a262:	f008 fe71 	bl	8012f48 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800a266:	200b      	movs	r0, #11
 800a268:	f7ff fae0 	bl	800982c <memp_malloc>
 800a26c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d101      	bne.n	800a278 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800a274:	2300      	movs	r3, #0
 800a276:	e00b      	b.n	800a290 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800a278:	8879      	ldrh	r1, [r7, #2]
 800a27a:	887a      	ldrh	r2, [r7, #2]
 800a27c:	2300      	movs	r3, #0
 800a27e:	9301      	str	r3, [sp, #4]
 800a280:	883b      	ldrh	r3, [r7, #0]
 800a282:	9300      	str	r3, [sp, #0]
 800a284:	460b      	mov	r3, r1
 800a286:	6879      	ldr	r1, [r7, #4]
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f7ff feb7 	bl	8009ffc <pbuf_init_alloced_pbuf>
  return p;
 800a28e:	68fb      	ldr	r3, [r7, #12]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3710      	adds	r7, #16
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}
 800a298:	0801452c 	.word	0x0801452c
 800a29c:	08014630 	.word	0x08014630
 800a2a0:	0801458c 	.word	0x0801458c

0800a2a4 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b088      	sub	sp, #32
 800a2a8:	af02      	add	r7, sp, #8
 800a2aa:	607b      	str	r3, [r7, #4]
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	73fb      	strb	r3, [r7, #15]
 800a2b0:	460b      	mov	r3, r1
 800a2b2:	81bb      	strh	r3, [r7, #12]
 800a2b4:	4613      	mov	r3, r2
 800a2b6:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800a2b8:	7bfb      	ldrb	r3, [r7, #15]
 800a2ba:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800a2bc:	8a7b      	ldrh	r3, [r7, #18]
 800a2be:	3303      	adds	r3, #3
 800a2c0:	f023 0203 	bic.w	r2, r3, #3
 800a2c4:	89bb      	ldrh	r3, [r7, #12]
 800a2c6:	441a      	add	r2, r3
 800a2c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d901      	bls.n	800a2d2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	e018      	b.n	800a304 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800a2d2:	6a3b      	ldr	r3, [r7, #32]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d007      	beq.n	800a2e8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800a2d8:	8a7b      	ldrh	r3, [r7, #18]
 800a2da:	3303      	adds	r3, #3
 800a2dc:	f023 0303 	bic.w	r3, r3, #3
 800a2e0:	6a3a      	ldr	r2, [r7, #32]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	617b      	str	r3, [r7, #20]
 800a2e6:	e001      	b.n	800a2ec <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	89b9      	ldrh	r1, [r7, #12]
 800a2f0:	89ba      	ldrh	r2, [r7, #12]
 800a2f2:	2302      	movs	r3, #2
 800a2f4:	9301      	str	r3, [sp, #4]
 800a2f6:	897b      	ldrh	r3, [r7, #10]
 800a2f8:	9300      	str	r3, [sp, #0]
 800a2fa:	460b      	mov	r3, r1
 800a2fc:	6979      	ldr	r1, [r7, #20]
 800a2fe:	f7ff fe7d 	bl	8009ffc <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800a302:	687b      	ldr	r3, [r7, #4]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3718      	adds	r7, #24
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}

0800a30c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b084      	sub	sp, #16
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	460b      	mov	r3, r1
 800a316:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d106      	bne.n	800a32c <pbuf_realloc+0x20>
 800a31e:	4b3a      	ldr	r3, [pc, #232]	; (800a408 <pbuf_realloc+0xfc>)
 800a320:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800a324:	4939      	ldr	r1, [pc, #228]	; (800a40c <pbuf_realloc+0x100>)
 800a326:	483a      	ldr	r0, [pc, #232]	; (800a410 <pbuf_realloc+0x104>)
 800a328:	f008 fe0e 	bl	8012f48 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	891b      	ldrh	r3, [r3, #8]
 800a330:	887a      	ldrh	r2, [r7, #2]
 800a332:	429a      	cmp	r2, r3
 800a334:	d263      	bcs.n	800a3fe <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	891a      	ldrh	r2, [r3, #8]
 800a33a:	887b      	ldrh	r3, [r7, #2]
 800a33c:	1ad3      	subs	r3, r2, r3
 800a33e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800a340:	887b      	ldrh	r3, [r7, #2]
 800a342:	817b      	strh	r3, [r7, #10]
  q = p;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800a348:	e018      	b.n	800a37c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	895b      	ldrh	r3, [r3, #10]
 800a34e:	897a      	ldrh	r2, [r7, #10]
 800a350:	1ad3      	subs	r3, r2, r3
 800a352:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	891a      	ldrh	r2, [r3, #8]
 800a358:	893b      	ldrh	r3, [r7, #8]
 800a35a:	1ad3      	subs	r3, r2, r3
 800a35c:	b29a      	uxth	r2, r3
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d106      	bne.n	800a37c <pbuf_realloc+0x70>
 800a36e:	4b26      	ldr	r3, [pc, #152]	; (800a408 <pbuf_realloc+0xfc>)
 800a370:	f240 12af 	movw	r2, #431	; 0x1af
 800a374:	4927      	ldr	r1, [pc, #156]	; (800a414 <pbuf_realloc+0x108>)
 800a376:	4826      	ldr	r0, [pc, #152]	; (800a410 <pbuf_realloc+0x104>)
 800a378:	f008 fde6 	bl	8012f48 <iprintf>
  while (rem_len > q->len) {
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	895b      	ldrh	r3, [r3, #10]
 800a380:	897a      	ldrh	r2, [r7, #10]
 800a382:	429a      	cmp	r2, r3
 800a384:	d8e1      	bhi.n	800a34a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	7b1b      	ldrb	r3, [r3, #12]
 800a38a:	f003 030f 	and.w	r3, r3, #15
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d121      	bne.n	800a3d6 <pbuf_realloc+0xca>
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	895b      	ldrh	r3, [r3, #10]
 800a396:	897a      	ldrh	r2, [r7, #10]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d01c      	beq.n	800a3d6 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	7b5b      	ldrb	r3, [r3, #13]
 800a3a0:	f003 0302 	and.w	r3, r3, #2
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d116      	bne.n	800a3d6 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	685a      	ldr	r2, [r3, #4]
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	1ad3      	subs	r3, r2, r3
 800a3b0:	b29a      	uxth	r2, r3
 800a3b2:	897b      	ldrh	r3, [r7, #10]
 800a3b4:	4413      	add	r3, r2
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	4619      	mov	r1, r3
 800a3ba:	68f8      	ldr	r0, [r7, #12]
 800a3bc:	f7fe ffaa 	bl	8009314 <mem_trim>
 800a3c0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d106      	bne.n	800a3d6 <pbuf_realloc+0xca>
 800a3c8:	4b0f      	ldr	r3, [pc, #60]	; (800a408 <pbuf_realloc+0xfc>)
 800a3ca:	f240 12bd 	movw	r2, #445	; 0x1bd
 800a3ce:	4912      	ldr	r1, [pc, #72]	; (800a418 <pbuf_realloc+0x10c>)
 800a3d0:	480f      	ldr	r0, [pc, #60]	; (800a410 <pbuf_realloc+0x104>)
 800a3d2:	f008 fdb9 	bl	8012f48 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	897a      	ldrh	r2, [r7, #10]
 800a3da:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	895a      	ldrh	r2, [r3, #10]
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d004      	beq.n	800a3f6 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f000 f911 	bl	800a618 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	601a      	str	r2, [r3, #0]
 800a3fc:	e000      	b.n	800a400 <pbuf_realloc+0xf4>
    return;
 800a3fe:	bf00      	nop

}
 800a400:	3710      	adds	r7, #16
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
 800a406:	bf00      	nop
 800a408:	0801452c 	.word	0x0801452c
 800a40c:	08014644 	.word	0x08014644
 800a410:	0801458c 	.word	0x0801458c
 800a414:	0801465c 	.word	0x0801465c
 800a418:	08014674 	.word	0x08014674

0800a41c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b086      	sub	sp, #24
 800a420:	af00      	add	r7, sp, #0
 800a422:	60f8      	str	r0, [r7, #12]
 800a424:	60b9      	str	r1, [r7, #8]
 800a426:	4613      	mov	r3, r2
 800a428:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d106      	bne.n	800a43e <pbuf_add_header_impl+0x22>
 800a430:	4b2b      	ldr	r3, [pc, #172]	; (800a4e0 <pbuf_add_header_impl+0xc4>)
 800a432:	f240 12df 	movw	r2, #479	; 0x1df
 800a436:	492b      	ldr	r1, [pc, #172]	; (800a4e4 <pbuf_add_header_impl+0xc8>)
 800a438:	482b      	ldr	r0, [pc, #172]	; (800a4e8 <pbuf_add_header_impl+0xcc>)
 800a43a:	f008 fd85 	bl	8012f48 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d003      	beq.n	800a44c <pbuf_add_header_impl+0x30>
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a44a:	d301      	bcc.n	800a450 <pbuf_add_header_impl+0x34>
    return 1;
 800a44c:	2301      	movs	r3, #1
 800a44e:	e043      	b.n	800a4d8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <pbuf_add_header_impl+0x3e>
    return 0;
 800a456:	2300      	movs	r3, #0
 800a458:	e03e      	b.n	800a4d8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	891a      	ldrh	r2, [r3, #8]
 800a462:	8a7b      	ldrh	r3, [r7, #18]
 800a464:	4413      	add	r3, r2
 800a466:	b29b      	uxth	r3, r3
 800a468:	8a7a      	ldrh	r2, [r7, #18]
 800a46a:	429a      	cmp	r2, r3
 800a46c:	d901      	bls.n	800a472 <pbuf_add_header_impl+0x56>
    return 1;
 800a46e:	2301      	movs	r3, #1
 800a470:	e032      	b.n	800a4d8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	7b1b      	ldrb	r3, [r3, #12]
 800a476:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800a478:	8a3b      	ldrh	r3, [r7, #16]
 800a47a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d00c      	beq.n	800a49c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	685a      	ldr	r2, [r3, #4]
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	425b      	negs	r3, r3
 800a48a:	4413      	add	r3, r2
 800a48c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	3310      	adds	r3, #16
 800a492:	697a      	ldr	r2, [r7, #20]
 800a494:	429a      	cmp	r2, r3
 800a496:	d20d      	bcs.n	800a4b4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800a498:	2301      	movs	r3, #1
 800a49a:	e01d      	b.n	800a4d8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800a49c:	79fb      	ldrb	r3, [r7, #7]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d006      	beq.n	800a4b0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	685a      	ldr	r2, [r3, #4]
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	425b      	negs	r3, r3
 800a4aa:	4413      	add	r3, r2
 800a4ac:	617b      	str	r3, [r7, #20]
 800a4ae:	e001      	b.n	800a4b4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e011      	b.n	800a4d8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	697a      	ldr	r2, [r7, #20]
 800a4b8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	895a      	ldrh	r2, [r3, #10]
 800a4be:	8a7b      	ldrh	r3, [r7, #18]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	b29a      	uxth	r2, r3
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	891a      	ldrh	r2, [r3, #8]
 800a4cc:	8a7b      	ldrh	r3, [r7, #18]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	b29a      	uxth	r2, r3
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	811a      	strh	r2, [r3, #8]


  return 0;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3718      	adds	r7, #24
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}
 800a4e0:	0801452c 	.word	0x0801452c
 800a4e4:	08014690 	.word	0x08014690
 800a4e8:	0801458c 	.word	0x0801458c

0800a4ec <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	6839      	ldr	r1, [r7, #0]
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f7ff ff8e 	bl	800a41c <pbuf_add_header_impl>
 800a500:	4603      	mov	r3, r0
}
 800a502:	4618      	mov	r0, r3
 800a504:	3708      	adds	r7, #8
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
	...

0800a50c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d106      	bne.n	800a52a <pbuf_remove_header+0x1e>
 800a51c:	4b20      	ldr	r3, [pc, #128]	; (800a5a0 <pbuf_remove_header+0x94>)
 800a51e:	f240 224b 	movw	r2, #587	; 0x24b
 800a522:	4920      	ldr	r1, [pc, #128]	; (800a5a4 <pbuf_remove_header+0x98>)
 800a524:	4820      	ldr	r0, [pc, #128]	; (800a5a8 <pbuf_remove_header+0x9c>)
 800a526:	f008 fd0f 	bl	8012f48 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d003      	beq.n	800a538 <pbuf_remove_header+0x2c>
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a536:	d301      	bcc.n	800a53c <pbuf_remove_header+0x30>
    return 1;
 800a538:	2301      	movs	r3, #1
 800a53a:	e02c      	b.n	800a596 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d101      	bne.n	800a546 <pbuf_remove_header+0x3a>
    return 0;
 800a542:	2300      	movs	r3, #0
 800a544:	e027      	b.n	800a596 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	895b      	ldrh	r3, [r3, #10]
 800a54e:	89fa      	ldrh	r2, [r7, #14]
 800a550:	429a      	cmp	r2, r3
 800a552:	d908      	bls.n	800a566 <pbuf_remove_header+0x5a>
 800a554:	4b12      	ldr	r3, [pc, #72]	; (800a5a0 <pbuf_remove_header+0x94>)
 800a556:	f240 2255 	movw	r2, #597	; 0x255
 800a55a:	4914      	ldr	r1, [pc, #80]	; (800a5ac <pbuf_remove_header+0xa0>)
 800a55c:	4812      	ldr	r0, [pc, #72]	; (800a5a8 <pbuf_remove_header+0x9c>)
 800a55e:	f008 fcf3 	bl	8012f48 <iprintf>
 800a562:	2301      	movs	r3, #1
 800a564:	e017      	b.n	800a596 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	685a      	ldr	r2, [r3, #4]
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	441a      	add	r2, r3
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	895a      	ldrh	r2, [r3, #10]
 800a57c:	89fb      	ldrh	r3, [r7, #14]
 800a57e:	1ad3      	subs	r3, r2, r3
 800a580:	b29a      	uxth	r2, r3
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	891a      	ldrh	r2, [r3, #8]
 800a58a:	89fb      	ldrh	r3, [r7, #14]
 800a58c:	1ad3      	subs	r3, r2, r3
 800a58e:	b29a      	uxth	r2, r3
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800a594:	2300      	movs	r3, #0
}
 800a596:	4618      	mov	r0, r3
 800a598:	3710      	adds	r7, #16
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	0801452c 	.word	0x0801452c
 800a5a4:	08014690 	.word	0x08014690
 800a5a8:	0801458c 	.word	0x0801458c
 800a5ac:	0801469c 	.word	0x0801469c

0800a5b0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b082      	sub	sp, #8
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	807b      	strh	r3, [r7, #2]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800a5c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	da08      	bge.n	800a5da <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800a5c8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a5cc:	425b      	negs	r3, r3
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f7ff ff9b 	bl	800a50c <pbuf_remove_header>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	e007      	b.n	800a5ea <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800a5da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a5de:	787a      	ldrb	r2, [r7, #1]
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f7ff ff1a 	bl	800a41c <pbuf_add_header_impl>
 800a5e8:	4603      	mov	r3, r0
  }
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3708      	adds	r7, #8
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}

0800a5f2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800a5f2:	b580      	push	{r7, lr}
 800a5f4:	b082      	sub	sp, #8
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	6078      	str	r0, [r7, #4]
 800a5fa:	460b      	mov	r3, r1
 800a5fc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800a5fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a602:	2201      	movs	r2, #1
 800a604:	4619      	mov	r1, r3
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f7ff ffd2 	bl	800a5b0 <pbuf_header_impl>
 800a60c:	4603      	mov	r3, r0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3708      	adds	r7, #8
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
	...

0800a618 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b088      	sub	sp, #32
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d10b      	bne.n	800a63e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d106      	bne.n	800a63a <pbuf_free+0x22>
 800a62c:	4b3b      	ldr	r3, [pc, #236]	; (800a71c <pbuf_free+0x104>)
 800a62e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800a632:	493b      	ldr	r1, [pc, #236]	; (800a720 <pbuf_free+0x108>)
 800a634:	483b      	ldr	r0, [pc, #236]	; (800a724 <pbuf_free+0x10c>)
 800a636:	f008 fc87 	bl	8012f48 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800a63a:	2300      	movs	r3, #0
 800a63c:	e069      	b.n	800a712 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800a63e:	2300      	movs	r3, #0
 800a640:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800a642:	e062      	b.n	800a70a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800a644:	f008 fac6 	bl	8012bd4 <sys_arch_protect>
 800a648:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	7b9b      	ldrb	r3, [r3, #14]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d106      	bne.n	800a660 <pbuf_free+0x48>
 800a652:	4b32      	ldr	r3, [pc, #200]	; (800a71c <pbuf_free+0x104>)
 800a654:	f240 22f1 	movw	r2, #753	; 0x2f1
 800a658:	4933      	ldr	r1, [pc, #204]	; (800a728 <pbuf_free+0x110>)
 800a65a:	4832      	ldr	r0, [pc, #200]	; (800a724 <pbuf_free+0x10c>)
 800a65c:	f008 fc74 	bl	8012f48 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	7b9b      	ldrb	r3, [r3, #14]
 800a664:	3b01      	subs	r3, #1
 800a666:	b2da      	uxtb	r2, r3
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	739a      	strb	r2, [r3, #14]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	7b9b      	ldrb	r3, [r3, #14]
 800a670:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800a672:	69b8      	ldr	r0, [r7, #24]
 800a674:	f008 fabc 	bl	8012bf0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800a678:	7dfb      	ldrb	r3, [r7, #23]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d143      	bne.n	800a706 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	7b1b      	ldrb	r3, [r3, #12]
 800a688:	f003 030f 	and.w	r3, r3, #15
 800a68c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	7b5b      	ldrb	r3, [r3, #13]
 800a692:	f003 0302 	and.w	r3, r3, #2
 800a696:	2b00      	cmp	r3, #0
 800a698:	d011      	beq.n	800a6be <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	691b      	ldr	r3, [r3, #16]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d106      	bne.n	800a6b4 <pbuf_free+0x9c>
 800a6a6:	4b1d      	ldr	r3, [pc, #116]	; (800a71c <pbuf_free+0x104>)
 800a6a8:	f240 22ff 	movw	r2, #767	; 0x2ff
 800a6ac:	491f      	ldr	r1, [pc, #124]	; (800a72c <pbuf_free+0x114>)
 800a6ae:	481d      	ldr	r0, [pc, #116]	; (800a724 <pbuf_free+0x10c>)
 800a6b0:	f008 fc4a 	bl	8012f48 <iprintf>
        pc->custom_free_function(p);
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	691b      	ldr	r3, [r3, #16]
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	4798      	blx	r3
 800a6bc:	e01d      	b.n	800a6fa <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800a6be:	7bfb      	ldrb	r3, [r7, #15]
 800a6c0:	2b02      	cmp	r3, #2
 800a6c2:	d104      	bne.n	800a6ce <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800a6c4:	6879      	ldr	r1, [r7, #4]
 800a6c6:	200c      	movs	r0, #12
 800a6c8:	f7ff f902 	bl	80098d0 <memp_free>
 800a6cc:	e015      	b.n	800a6fa <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800a6ce:	7bfb      	ldrb	r3, [r7, #15]
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	d104      	bne.n	800a6de <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800a6d4:	6879      	ldr	r1, [r7, #4]
 800a6d6:	200b      	movs	r0, #11
 800a6d8:	f7ff f8fa 	bl	80098d0 <memp_free>
 800a6dc:	e00d      	b.n	800a6fa <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800a6de:	7bfb      	ldrb	r3, [r7, #15]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d103      	bne.n	800a6ec <pbuf_free+0xd4>
          mem_free(p);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7fe fd85 	bl	80091f4 <mem_free>
 800a6ea:	e006      	b.n	800a6fa <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800a6ec:	4b0b      	ldr	r3, [pc, #44]	; (800a71c <pbuf_free+0x104>)
 800a6ee:	f240 320f 	movw	r2, #783	; 0x30f
 800a6f2:	490f      	ldr	r1, [pc, #60]	; (800a730 <pbuf_free+0x118>)
 800a6f4:	480b      	ldr	r0, [pc, #44]	; (800a724 <pbuf_free+0x10c>)
 800a6f6:	f008 fc27 	bl	8012f48 <iprintf>
        }
      }
      count++;
 800a6fa:	7ffb      	ldrb	r3, [r7, #31]
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	607b      	str	r3, [r7, #4]
 800a704:	e001      	b.n	800a70a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800a706:	2300      	movs	r3, #0
 800a708:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d199      	bne.n	800a644 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800a710:	7ffb      	ldrb	r3, [r7, #31]
}
 800a712:	4618      	mov	r0, r3
 800a714:	3720      	adds	r7, #32
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}
 800a71a:	bf00      	nop
 800a71c:	0801452c 	.word	0x0801452c
 800a720:	08014690 	.word	0x08014690
 800a724:	0801458c 	.word	0x0801458c
 800a728:	080146bc 	.word	0x080146bc
 800a72c:	080146d4 	.word	0x080146d4
 800a730:	080146f8 	.word	0x080146f8

0800a734 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800a734:	b480      	push	{r7}
 800a736:	b085      	sub	sp, #20
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800a73c:	2300      	movs	r3, #0
 800a73e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800a740:	e005      	b.n	800a74e <pbuf_clen+0x1a>
    ++len;
 800a742:	89fb      	ldrh	r3, [r7, #14]
 800a744:	3301      	adds	r3, #1
 800a746:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1f6      	bne.n	800a742 <pbuf_clen+0xe>
  }
  return len;
 800a754:	89fb      	ldrh	r3, [r7, #14]
}
 800a756:	4618      	mov	r0, r3
 800a758:	3714      	adds	r7, #20
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr
	...

0800a764 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d016      	beq.n	800a7a0 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800a772:	f008 fa2f 	bl	8012bd4 <sys_arch_protect>
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	7b9b      	ldrb	r3, [r3, #14]
 800a77c:	3301      	adds	r3, #1
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	739a      	strb	r2, [r3, #14]
 800a784:	68f8      	ldr	r0, [r7, #12]
 800a786:	f008 fa33 	bl	8012bf0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	7b9b      	ldrb	r3, [r3, #14]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d106      	bne.n	800a7a0 <pbuf_ref+0x3c>
 800a792:	4b05      	ldr	r3, [pc, #20]	; (800a7a8 <pbuf_ref+0x44>)
 800a794:	f240 3242 	movw	r2, #834	; 0x342
 800a798:	4904      	ldr	r1, [pc, #16]	; (800a7ac <pbuf_ref+0x48>)
 800a79a:	4805      	ldr	r0, [pc, #20]	; (800a7b0 <pbuf_ref+0x4c>)
 800a79c:	f008 fbd4 	bl	8012f48 <iprintf>
  }
}
 800a7a0:	bf00      	nop
 800a7a2:	3710      	adds	r7, #16
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	0801452c 	.word	0x0801452c
 800a7ac:	0801470c 	.word	0x0801470c
 800a7b0:	0801458c 	.word	0x0801458c

0800a7b4 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b084      	sub	sp, #16
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d002      	beq.n	800a7ca <pbuf_cat+0x16>
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d107      	bne.n	800a7da <pbuf_cat+0x26>
 800a7ca:	4b20      	ldr	r3, [pc, #128]	; (800a84c <pbuf_cat+0x98>)
 800a7cc:	f240 3259 	movw	r2, #857	; 0x359
 800a7d0:	491f      	ldr	r1, [pc, #124]	; (800a850 <pbuf_cat+0x9c>)
 800a7d2:	4820      	ldr	r0, [pc, #128]	; (800a854 <pbuf_cat+0xa0>)
 800a7d4:	f008 fbb8 	bl	8012f48 <iprintf>
 800a7d8:	e034      	b.n	800a844 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	60fb      	str	r3, [r7, #12]
 800a7de:	e00a      	b.n	800a7f6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	891a      	ldrh	r2, [r3, #8]
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	891b      	ldrh	r3, [r3, #8]
 800a7e8:	4413      	add	r3, r2
 800a7ea:	b29a      	uxth	r2, r3
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	60fb      	str	r3, [r7, #12]
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d1f0      	bne.n	800a7e0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	891a      	ldrh	r2, [r3, #8]
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	895b      	ldrh	r3, [r3, #10]
 800a806:	429a      	cmp	r2, r3
 800a808:	d006      	beq.n	800a818 <pbuf_cat+0x64>
 800a80a:	4b10      	ldr	r3, [pc, #64]	; (800a84c <pbuf_cat+0x98>)
 800a80c:	f240 3262 	movw	r2, #866	; 0x362
 800a810:	4911      	ldr	r1, [pc, #68]	; (800a858 <pbuf_cat+0xa4>)
 800a812:	4810      	ldr	r0, [pc, #64]	; (800a854 <pbuf_cat+0xa0>)
 800a814:	f008 fb98 	bl	8012f48 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d006      	beq.n	800a82e <pbuf_cat+0x7a>
 800a820:	4b0a      	ldr	r3, [pc, #40]	; (800a84c <pbuf_cat+0x98>)
 800a822:	f240 3263 	movw	r2, #867	; 0x363
 800a826:	490d      	ldr	r1, [pc, #52]	; (800a85c <pbuf_cat+0xa8>)
 800a828:	480a      	ldr	r0, [pc, #40]	; (800a854 <pbuf_cat+0xa0>)
 800a82a:	f008 fb8d 	bl	8012f48 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	891a      	ldrh	r2, [r3, #8]
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	891b      	ldrh	r3, [r3, #8]
 800a836:	4413      	add	r3, r2
 800a838:	b29a      	uxth	r2, r3
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	683a      	ldr	r2, [r7, #0]
 800a842:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800a844:	3710      	adds	r7, #16
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	0801452c 	.word	0x0801452c
 800a850:	08014720 	.word	0x08014720
 800a854:	0801458c 	.word	0x0801458c
 800a858:	08014758 	.word	0x08014758
 800a85c:	08014788 	.word	0x08014788

0800a860 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b086      	sub	sp, #24
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800a86a:	2300      	movs	r3, #0
 800a86c:	617b      	str	r3, [r7, #20]
 800a86e:	2300      	movs	r3, #0
 800a870:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d008      	beq.n	800a88a <pbuf_copy+0x2a>
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d005      	beq.n	800a88a <pbuf_copy+0x2a>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	891a      	ldrh	r2, [r3, #8]
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	891b      	ldrh	r3, [r3, #8]
 800a886:	429a      	cmp	r2, r3
 800a888:	d209      	bcs.n	800a89e <pbuf_copy+0x3e>
 800a88a:	4b57      	ldr	r3, [pc, #348]	; (800a9e8 <pbuf_copy+0x188>)
 800a88c:	f240 32c9 	movw	r2, #969	; 0x3c9
 800a890:	4956      	ldr	r1, [pc, #344]	; (800a9ec <pbuf_copy+0x18c>)
 800a892:	4857      	ldr	r0, [pc, #348]	; (800a9f0 <pbuf_copy+0x190>)
 800a894:	f008 fb58 	bl	8012f48 <iprintf>
 800a898:	f06f 030f 	mvn.w	r3, #15
 800a89c:	e09f      	b.n	800a9de <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	895b      	ldrh	r3, [r3, #10]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	1ad2      	subs	r2, r2, r3
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	895b      	ldrh	r3, [r3, #10]
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	1acb      	subs	r3, r1, r3
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d306      	bcc.n	800a8c4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	895b      	ldrh	r3, [r3, #10]
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	1ad3      	subs	r3, r2, r3
 800a8c0:	60fb      	str	r3, [r7, #12]
 800a8c2:	e005      	b.n	800a8d0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	895b      	ldrh	r3, [r3, #10]
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	697b      	ldr	r3, [r7, #20]
 800a8cc:	1ad3      	subs	r3, r2, r3
 800a8ce:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	685a      	ldr	r2, [r3, #4]
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	18d0      	adds	r0, r2, r3
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	685a      	ldr	r2, [r3, #4]
 800a8dc:	693b      	ldr	r3, [r7, #16]
 800a8de:	4413      	add	r3, r2
 800a8e0:	68fa      	ldr	r2, [r7, #12]
 800a8e2:	4619      	mov	r1, r3
 800a8e4:	f008 fabf 	bl	8012e66 <memcpy>
    offset_to += len;
 800a8e8:	697a      	ldr	r2, [r7, #20]
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	4413      	add	r3, r2
 800a8ee:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800a8f0:	693a      	ldr	r2, [r7, #16]
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	4413      	add	r3, r2
 800a8f6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	895b      	ldrh	r3, [r3, #10]
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	4293      	cmp	r3, r2
 800a902:	d906      	bls.n	800a912 <pbuf_copy+0xb2>
 800a904:	4b38      	ldr	r3, [pc, #224]	; (800a9e8 <pbuf_copy+0x188>)
 800a906:	f240 32d9 	movw	r2, #985	; 0x3d9
 800a90a:	493a      	ldr	r1, [pc, #232]	; (800a9f4 <pbuf_copy+0x194>)
 800a90c:	4838      	ldr	r0, [pc, #224]	; (800a9f0 <pbuf_copy+0x190>)
 800a90e:	f008 fb1b 	bl	8012f48 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	895b      	ldrh	r3, [r3, #10]
 800a916:	461a      	mov	r2, r3
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d906      	bls.n	800a92c <pbuf_copy+0xcc>
 800a91e:	4b32      	ldr	r3, [pc, #200]	; (800a9e8 <pbuf_copy+0x188>)
 800a920:	f240 32da 	movw	r2, #986	; 0x3da
 800a924:	4934      	ldr	r1, [pc, #208]	; (800a9f8 <pbuf_copy+0x198>)
 800a926:	4832      	ldr	r0, [pc, #200]	; (800a9f0 <pbuf_copy+0x190>)
 800a928:	f008 fb0e 	bl	8012f48 <iprintf>
    if (offset_from >= p_from->len) {
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	895b      	ldrh	r3, [r3, #10]
 800a930:	461a      	mov	r2, r3
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	4293      	cmp	r3, r2
 800a936:	d304      	bcc.n	800a942 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800a938:	2300      	movs	r3, #0
 800a93a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	895b      	ldrh	r3, [r3, #10]
 800a946:	461a      	mov	r2, r3
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d114      	bne.n	800a978 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800a94e:	2300      	movs	r3, #0
 800a950:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d10c      	bne.n	800a978 <pbuf_copy+0x118>
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d009      	beq.n	800a978 <pbuf_copy+0x118>
 800a964:	4b20      	ldr	r3, [pc, #128]	; (800a9e8 <pbuf_copy+0x188>)
 800a966:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800a96a:	4924      	ldr	r1, [pc, #144]	; (800a9fc <pbuf_copy+0x19c>)
 800a96c:	4820      	ldr	r0, [pc, #128]	; (800a9f0 <pbuf_copy+0x190>)
 800a96e:	f008 faeb 	bl	8012f48 <iprintf>
 800a972:	f06f 030f 	mvn.w	r3, #15
 800a976:	e032      	b.n	800a9de <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d013      	beq.n	800a9a6 <pbuf_copy+0x146>
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	895a      	ldrh	r2, [r3, #10]
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	891b      	ldrh	r3, [r3, #8]
 800a986:	429a      	cmp	r2, r3
 800a988:	d10d      	bne.n	800a9a6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d009      	beq.n	800a9a6 <pbuf_copy+0x146>
 800a992:	4b15      	ldr	r3, [pc, #84]	; (800a9e8 <pbuf_copy+0x188>)
 800a994:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800a998:	4919      	ldr	r1, [pc, #100]	; (800aa00 <pbuf_copy+0x1a0>)
 800a99a:	4815      	ldr	r0, [pc, #84]	; (800a9f0 <pbuf_copy+0x190>)
 800a99c:	f008 fad4 	bl	8012f48 <iprintf>
 800a9a0:	f06f 0305 	mvn.w	r3, #5
 800a9a4:	e01b      	b.n	800a9de <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d013      	beq.n	800a9d4 <pbuf_copy+0x174>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	895a      	ldrh	r2, [r3, #10]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	891b      	ldrh	r3, [r3, #8]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d10d      	bne.n	800a9d4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d009      	beq.n	800a9d4 <pbuf_copy+0x174>
 800a9c0:	4b09      	ldr	r3, [pc, #36]	; (800a9e8 <pbuf_copy+0x188>)
 800a9c2:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800a9c6:	490e      	ldr	r1, [pc, #56]	; (800aa00 <pbuf_copy+0x1a0>)
 800a9c8:	4809      	ldr	r0, [pc, #36]	; (800a9f0 <pbuf_copy+0x190>)
 800a9ca:	f008 fabd 	bl	8012f48 <iprintf>
 800a9ce:	f06f 0305 	mvn.w	r3, #5
 800a9d2:	e004      	b.n	800a9de <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	f47f af61 	bne.w	800a89e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800a9dc:	2300      	movs	r3, #0
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3718      	adds	r7, #24
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
 800a9e6:	bf00      	nop
 800a9e8:	0801452c 	.word	0x0801452c
 800a9ec:	080147d4 	.word	0x080147d4
 800a9f0:	0801458c 	.word	0x0801458c
 800a9f4:	08014804 	.word	0x08014804
 800a9f8:	0801481c 	.word	0x0801481c
 800a9fc:	08014838 	.word	0x08014838
 800aa00:	08014848 	.word	0x08014848

0800aa04 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b088      	sub	sp, #32
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	60f8      	str	r0, [r7, #12]
 800aa0c:	60b9      	str	r1, [r7, #8]
 800aa0e:	4611      	mov	r1, r2
 800aa10:	461a      	mov	r2, r3
 800aa12:	460b      	mov	r3, r1
 800aa14:	80fb      	strh	r3, [r7, #6]
 800aa16:	4613      	mov	r3, r2
 800aa18:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d108      	bne.n	800aa3a <pbuf_copy_partial+0x36>
 800aa28:	4b2b      	ldr	r3, [pc, #172]	; (800aad8 <pbuf_copy_partial+0xd4>)
 800aa2a:	f240 420a 	movw	r2, #1034	; 0x40a
 800aa2e:	492b      	ldr	r1, [pc, #172]	; (800aadc <pbuf_copy_partial+0xd8>)
 800aa30:	482b      	ldr	r0, [pc, #172]	; (800aae0 <pbuf_copy_partial+0xdc>)
 800aa32:	f008 fa89 	bl	8012f48 <iprintf>
 800aa36:	2300      	movs	r3, #0
 800aa38:	e04a      	b.n	800aad0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d108      	bne.n	800aa52 <pbuf_copy_partial+0x4e>
 800aa40:	4b25      	ldr	r3, [pc, #148]	; (800aad8 <pbuf_copy_partial+0xd4>)
 800aa42:	f240 420b 	movw	r2, #1035	; 0x40b
 800aa46:	4927      	ldr	r1, [pc, #156]	; (800aae4 <pbuf_copy_partial+0xe0>)
 800aa48:	4825      	ldr	r0, [pc, #148]	; (800aae0 <pbuf_copy_partial+0xdc>)
 800aa4a:	f008 fa7d 	bl	8012f48 <iprintf>
 800aa4e:	2300      	movs	r3, #0
 800aa50:	e03e      	b.n	800aad0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	61fb      	str	r3, [r7, #28]
 800aa56:	e034      	b.n	800aac2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800aa58:	88bb      	ldrh	r3, [r7, #4]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00a      	beq.n	800aa74 <pbuf_copy_partial+0x70>
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	895b      	ldrh	r3, [r3, #10]
 800aa62:	88ba      	ldrh	r2, [r7, #4]
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d305      	bcc.n	800aa74 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	895b      	ldrh	r3, [r3, #10]
 800aa6c:	88ba      	ldrh	r2, [r7, #4]
 800aa6e:	1ad3      	subs	r3, r2, r3
 800aa70:	80bb      	strh	r3, [r7, #4]
 800aa72:	e023      	b.n	800aabc <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800aa74:	69fb      	ldr	r3, [r7, #28]
 800aa76:	895a      	ldrh	r2, [r3, #10]
 800aa78:	88bb      	ldrh	r3, [r7, #4]
 800aa7a:	1ad3      	subs	r3, r2, r3
 800aa7c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800aa7e:	8b3a      	ldrh	r2, [r7, #24]
 800aa80:	88fb      	ldrh	r3, [r7, #6]
 800aa82:	429a      	cmp	r2, r3
 800aa84:	d901      	bls.n	800aa8a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800aa86:	88fb      	ldrh	r3, [r7, #6]
 800aa88:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800aa8a:	8b7b      	ldrh	r3, [r7, #26]
 800aa8c:	68ba      	ldr	r2, [r7, #8]
 800aa8e:	18d0      	adds	r0, r2, r3
 800aa90:	69fb      	ldr	r3, [r7, #28]
 800aa92:	685a      	ldr	r2, [r3, #4]
 800aa94:	88bb      	ldrh	r3, [r7, #4]
 800aa96:	4413      	add	r3, r2
 800aa98:	8b3a      	ldrh	r2, [r7, #24]
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	f008 f9e3 	bl	8012e66 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800aaa0:	8afa      	ldrh	r2, [r7, #22]
 800aaa2:	8b3b      	ldrh	r3, [r7, #24]
 800aaa4:	4413      	add	r3, r2
 800aaa6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800aaa8:	8b7a      	ldrh	r2, [r7, #26]
 800aaaa:	8b3b      	ldrh	r3, [r7, #24]
 800aaac:	4413      	add	r3, r2
 800aaae:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800aab0:	88fa      	ldrh	r2, [r7, #6]
 800aab2:	8b3b      	ldrh	r3, [r7, #24]
 800aab4:	1ad3      	subs	r3, r2, r3
 800aab6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800aab8:	2300      	movs	r3, #0
 800aaba:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800aabc:	69fb      	ldr	r3, [r7, #28]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	61fb      	str	r3, [r7, #28]
 800aac2:	88fb      	ldrh	r3, [r7, #6]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d002      	beq.n	800aace <pbuf_copy_partial+0xca>
 800aac8:	69fb      	ldr	r3, [r7, #28]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1c4      	bne.n	800aa58 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800aace:	8afb      	ldrh	r3, [r7, #22]
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3720      	adds	r7, #32
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	0801452c 	.word	0x0801452c
 800aadc:	08014874 	.word	0x08014874
 800aae0:	0801458c 	.word	0x0801458c
 800aae4:	08014894 	.word	0x08014894

0800aae8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b084      	sub	sp, #16
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	4603      	mov	r3, r0
 800aaf0:	603a      	str	r2, [r7, #0]
 800aaf2:	71fb      	strb	r3, [r7, #7]
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	8919      	ldrh	r1, [r3, #8]
 800aafc:	88ba      	ldrh	r2, [r7, #4]
 800aafe:	79fb      	ldrb	r3, [r7, #7]
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7ff faa5 	bl	800a050 <pbuf_alloc>
 800ab06:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d101      	bne.n	800ab12 <pbuf_clone+0x2a>
    return NULL;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	e011      	b.n	800ab36 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800ab12:	6839      	ldr	r1, [r7, #0]
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	f7ff fea3 	bl	800a860 <pbuf_copy>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ab1e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d006      	beq.n	800ab34 <pbuf_clone+0x4c>
 800ab26:	4b06      	ldr	r3, [pc, #24]	; (800ab40 <pbuf_clone+0x58>)
 800ab28:	f240 5224 	movw	r2, #1316	; 0x524
 800ab2c:	4905      	ldr	r1, [pc, #20]	; (800ab44 <pbuf_clone+0x5c>)
 800ab2e:	4806      	ldr	r0, [pc, #24]	; (800ab48 <pbuf_clone+0x60>)
 800ab30:	f008 fa0a 	bl	8012f48 <iprintf>
  return q;
 800ab34:	68fb      	ldr	r3, [r7, #12]
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	0801452c 	.word	0x0801452c
 800ab44:	080149a0 	.word	0x080149a0
 800ab48:	0801458c 	.word	0x0801458c

0800ab4c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800ab50:	f008 fa12 	bl	8012f78 <rand>
 800ab54:	4603      	mov	r3, r0
 800ab56:	b29b      	uxth	r3, r3
 800ab58:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ab5c:	b29b      	uxth	r3, r3
 800ab5e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800ab62:	b29a      	uxth	r2, r3
 800ab64:	4b01      	ldr	r3, [pc, #4]	; (800ab6c <tcp_init+0x20>)
 800ab66:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800ab68:	bf00      	nop
 800ab6a:	bd80      	pop	{r7, pc}
 800ab6c:	20000010 	.word	0x20000010

0800ab70 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b082      	sub	sp, #8
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	7d1b      	ldrb	r3, [r3, #20]
 800ab7c:	2b01      	cmp	r3, #1
 800ab7e:	d105      	bne.n	800ab8c <tcp_free+0x1c>
 800ab80:	4b06      	ldr	r3, [pc, #24]	; (800ab9c <tcp_free+0x2c>)
 800ab82:	22d4      	movs	r2, #212	; 0xd4
 800ab84:	4906      	ldr	r1, [pc, #24]	; (800aba0 <tcp_free+0x30>)
 800ab86:	4807      	ldr	r0, [pc, #28]	; (800aba4 <tcp_free+0x34>)
 800ab88:	f008 f9de 	bl	8012f48 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800ab8c:	6879      	ldr	r1, [r7, #4]
 800ab8e:	2001      	movs	r0, #1
 800ab90:	f7fe fe9e 	bl	80098d0 <memp_free>
}
 800ab94:	bf00      	nop
 800ab96:	3708      	adds	r7, #8
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}
 800ab9c:	08014a2c 	.word	0x08014a2c
 800aba0:	08014a5c 	.word	0x08014a5c
 800aba4:	08014a70 	.word	0x08014a70

0800aba8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	7d1b      	ldrb	r3, [r3, #20]
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d105      	bne.n	800abc4 <tcp_free_listen+0x1c>
 800abb8:	4b06      	ldr	r3, [pc, #24]	; (800abd4 <tcp_free_listen+0x2c>)
 800abba:	22df      	movs	r2, #223	; 0xdf
 800abbc:	4906      	ldr	r1, [pc, #24]	; (800abd8 <tcp_free_listen+0x30>)
 800abbe:	4807      	ldr	r0, [pc, #28]	; (800abdc <tcp_free_listen+0x34>)
 800abc0:	f008 f9c2 	bl	8012f48 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800abc4:	6879      	ldr	r1, [r7, #4]
 800abc6:	2002      	movs	r0, #2
 800abc8:	f7fe fe82 	bl	80098d0 <memp_free>
}
 800abcc:	bf00      	nop
 800abce:	3708      	adds	r7, #8
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	08014a2c 	.word	0x08014a2c
 800abd8:	08014a98 	.word	0x08014a98
 800abdc:	08014a70 	.word	0x08014a70

0800abe0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800abe4:	f000 fea2 	bl	800b92c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800abe8:	4b07      	ldr	r3, [pc, #28]	; (800ac08 <tcp_tmr+0x28>)
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	3301      	adds	r3, #1
 800abee:	b2da      	uxtb	r2, r3
 800abf0:	4b05      	ldr	r3, [pc, #20]	; (800ac08 <tcp_tmr+0x28>)
 800abf2:	701a      	strb	r2, [r3, #0]
 800abf4:	4b04      	ldr	r3, [pc, #16]	; (800ac08 <tcp_tmr+0x28>)
 800abf6:	781b      	ldrb	r3, [r3, #0]
 800abf8:	f003 0301 	and.w	r3, r3, #1
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d001      	beq.n	800ac04 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800ac00:	f000 fb54 	bl	800b2ac <tcp_slowtmr>
  }
}
 800ac04:	bf00      	nop
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	20007cf9 	.word	0x20007cf9

0800ac0c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b084      	sub	sp, #16
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d105      	bne.n	800ac28 <tcp_remove_listener+0x1c>
 800ac1c:	4b0d      	ldr	r3, [pc, #52]	; (800ac54 <tcp_remove_listener+0x48>)
 800ac1e:	22ff      	movs	r2, #255	; 0xff
 800ac20:	490d      	ldr	r1, [pc, #52]	; (800ac58 <tcp_remove_listener+0x4c>)
 800ac22:	480e      	ldr	r0, [pc, #56]	; (800ac5c <tcp_remove_listener+0x50>)
 800ac24:	f008 f990 	bl	8012f48 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	60fb      	str	r3, [r7, #12]
 800ac2c:	e00a      	b.n	800ac44 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac32:	683a      	ldr	r2, [r7, #0]
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d102      	bne.n	800ac3e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	68db      	ldr	r3, [r3, #12]
 800ac42:	60fb      	str	r3, [r7, #12]
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1f1      	bne.n	800ac2e <tcp_remove_listener+0x22>
    }
  }
}
 800ac4a:	bf00      	nop
 800ac4c:	bf00      	nop
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}
 800ac54:	08014a2c 	.word	0x08014a2c
 800ac58:	08014ab4 	.word	0x08014ab4
 800ac5c:	08014a70 	.word	0x08014a70

0800ac60 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d106      	bne.n	800ac7c <tcp_listen_closed+0x1c>
 800ac6e:	4b14      	ldr	r3, [pc, #80]	; (800acc0 <tcp_listen_closed+0x60>)
 800ac70:	f240 1211 	movw	r2, #273	; 0x111
 800ac74:	4913      	ldr	r1, [pc, #76]	; (800acc4 <tcp_listen_closed+0x64>)
 800ac76:	4814      	ldr	r0, [pc, #80]	; (800acc8 <tcp_listen_closed+0x68>)
 800ac78:	f008 f966 	bl	8012f48 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	7d1b      	ldrb	r3, [r3, #20]
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d006      	beq.n	800ac92 <tcp_listen_closed+0x32>
 800ac84:	4b0e      	ldr	r3, [pc, #56]	; (800acc0 <tcp_listen_closed+0x60>)
 800ac86:	f44f 7289 	mov.w	r2, #274	; 0x112
 800ac8a:	4910      	ldr	r1, [pc, #64]	; (800accc <tcp_listen_closed+0x6c>)
 800ac8c:	480e      	ldr	r0, [pc, #56]	; (800acc8 <tcp_listen_closed+0x68>)
 800ac8e:	f008 f95b 	bl	8012f48 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ac92:	2301      	movs	r3, #1
 800ac94:	60fb      	str	r3, [r7, #12]
 800ac96:	e00b      	b.n	800acb0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800ac98:	4a0d      	ldr	r2, [pc, #52]	; (800acd0 <tcp_listen_closed+0x70>)
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	6879      	ldr	r1, [r7, #4]
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7ff ffb1 	bl	800ac0c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	3301      	adds	r3, #1
 800acae:	60fb      	str	r3, [r7, #12]
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	2b03      	cmp	r3, #3
 800acb4:	d9f0      	bls.n	800ac98 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800acb6:	bf00      	nop
 800acb8:	bf00      	nop
 800acba:	3710      	adds	r7, #16
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	08014a2c 	.word	0x08014a2c
 800acc4:	08014adc 	.word	0x08014adc
 800acc8:	08014a70 	.word	0x08014a70
 800accc:	08014ae8 	.word	0x08014ae8
 800acd0:	08016a40 	.word	0x08016a40

0800acd4 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800acd4:	b5b0      	push	{r4, r5, r7, lr}
 800acd6:	b088      	sub	sp, #32
 800acd8:	af04      	add	r7, sp, #16
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	460b      	mov	r3, r1
 800acde:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d106      	bne.n	800acf4 <tcp_close_shutdown+0x20>
 800ace6:	4b63      	ldr	r3, [pc, #396]	; (800ae74 <tcp_close_shutdown+0x1a0>)
 800ace8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800acec:	4962      	ldr	r1, [pc, #392]	; (800ae78 <tcp_close_shutdown+0x1a4>)
 800acee:	4863      	ldr	r0, [pc, #396]	; (800ae7c <tcp_close_shutdown+0x1a8>)
 800acf0:	f008 f92a 	bl	8012f48 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800acf4:	78fb      	ldrb	r3, [r7, #3]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d066      	beq.n	800adc8 <tcp_close_shutdown+0xf4>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	7d1b      	ldrb	r3, [r3, #20]
 800acfe:	2b04      	cmp	r3, #4
 800ad00:	d003      	beq.n	800ad0a <tcp_close_shutdown+0x36>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	7d1b      	ldrb	r3, [r3, #20]
 800ad06:	2b07      	cmp	r3, #7
 800ad08:	d15e      	bne.n	800adc8 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d104      	bne.n	800ad1c <tcp_close_shutdown+0x48>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ad16:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800ad1a:	d055      	beq.n	800adc8 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	8b5b      	ldrh	r3, [r3, #26]
 800ad20:	f003 0310 	and.w	r3, r3, #16
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d106      	bne.n	800ad36 <tcp_close_shutdown+0x62>
 800ad28:	4b52      	ldr	r3, [pc, #328]	; (800ae74 <tcp_close_shutdown+0x1a0>)
 800ad2a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800ad2e:	4954      	ldr	r1, [pc, #336]	; (800ae80 <tcp_close_shutdown+0x1ac>)
 800ad30:	4852      	ldr	r0, [pc, #328]	; (800ae7c <tcp_close_shutdown+0x1a8>)
 800ad32:	f008 f909 	bl	8012f48 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800ad3e:	687d      	ldr	r5, [r7, #4]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	3304      	adds	r3, #4
 800ad44:	687a      	ldr	r2, [r7, #4]
 800ad46:	8ad2      	ldrh	r2, [r2, #22]
 800ad48:	6879      	ldr	r1, [r7, #4]
 800ad4a:	8b09      	ldrh	r1, [r1, #24]
 800ad4c:	9102      	str	r1, [sp, #8]
 800ad4e:	9201      	str	r2, [sp, #4]
 800ad50:	9300      	str	r3, [sp, #0]
 800ad52:	462b      	mov	r3, r5
 800ad54:	4622      	mov	r2, r4
 800ad56:	4601      	mov	r1, r0
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f004 fe8d 	bl	800fa78 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f001 f8c6 	bl	800bef0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800ad64:	4b47      	ldr	r3, [pc, #284]	; (800ae84 <tcp_close_shutdown+0x1b0>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d105      	bne.n	800ad7a <tcp_close_shutdown+0xa6>
 800ad6e:	4b45      	ldr	r3, [pc, #276]	; (800ae84 <tcp_close_shutdown+0x1b0>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	4a43      	ldr	r2, [pc, #268]	; (800ae84 <tcp_close_shutdown+0x1b0>)
 800ad76:	6013      	str	r3, [r2, #0]
 800ad78:	e013      	b.n	800ada2 <tcp_close_shutdown+0xce>
 800ad7a:	4b42      	ldr	r3, [pc, #264]	; (800ae84 <tcp_close_shutdown+0x1b0>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	60fb      	str	r3, [r7, #12]
 800ad80:	e00c      	b.n	800ad9c <tcp_close_shutdown+0xc8>
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d104      	bne.n	800ad96 <tcp_close_shutdown+0xc2>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	68da      	ldr	r2, [r3, #12]
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	60da      	str	r2, [r3, #12]
 800ad94:	e005      	b.n	800ada2 <tcp_close_shutdown+0xce>
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	68db      	ldr	r3, [r3, #12]
 800ad9a:	60fb      	str	r3, [r7, #12]
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d1ef      	bne.n	800ad82 <tcp_close_shutdown+0xae>
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2200      	movs	r2, #0
 800ada6:	60da      	str	r2, [r3, #12]
 800ada8:	4b37      	ldr	r3, [pc, #220]	; (800ae88 <tcp_close_shutdown+0x1b4>)
 800adaa:	2201      	movs	r2, #1
 800adac:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800adae:	4b37      	ldr	r3, [pc, #220]	; (800ae8c <tcp_close_shutdown+0x1b8>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d102      	bne.n	800adbe <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800adb8:	f003 fd5a 	bl	800e870 <tcp_trigger_input_pcb_close>
 800adbc:	e002      	b.n	800adc4 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f7ff fed6 	bl	800ab70 <tcp_free>
      }
      return ERR_OK;
 800adc4:	2300      	movs	r3, #0
 800adc6:	e050      	b.n	800ae6a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	7d1b      	ldrb	r3, [r3, #20]
 800adcc:	2b02      	cmp	r3, #2
 800adce:	d03b      	beq.n	800ae48 <tcp_close_shutdown+0x174>
 800add0:	2b02      	cmp	r3, #2
 800add2:	dc44      	bgt.n	800ae5e <tcp_close_shutdown+0x18a>
 800add4:	2b00      	cmp	r3, #0
 800add6:	d002      	beq.n	800adde <tcp_close_shutdown+0x10a>
 800add8:	2b01      	cmp	r3, #1
 800adda:	d02a      	beq.n	800ae32 <tcp_close_shutdown+0x15e>
 800addc:	e03f      	b.n	800ae5e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	8adb      	ldrh	r3, [r3, #22]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d021      	beq.n	800ae2a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ade6:	4b2a      	ldr	r3, [pc, #168]	; (800ae90 <tcp_close_shutdown+0x1bc>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	687a      	ldr	r2, [r7, #4]
 800adec:	429a      	cmp	r2, r3
 800adee:	d105      	bne.n	800adfc <tcp_close_shutdown+0x128>
 800adf0:	4b27      	ldr	r3, [pc, #156]	; (800ae90 <tcp_close_shutdown+0x1bc>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	4a26      	ldr	r2, [pc, #152]	; (800ae90 <tcp_close_shutdown+0x1bc>)
 800adf8:	6013      	str	r3, [r2, #0]
 800adfa:	e013      	b.n	800ae24 <tcp_close_shutdown+0x150>
 800adfc:	4b24      	ldr	r3, [pc, #144]	; (800ae90 <tcp_close_shutdown+0x1bc>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	60bb      	str	r3, [r7, #8]
 800ae02:	e00c      	b.n	800ae1e <tcp_close_shutdown+0x14a>
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	687a      	ldr	r2, [r7, #4]
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d104      	bne.n	800ae18 <tcp_close_shutdown+0x144>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	68da      	ldr	r2, [r3, #12]
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	60da      	str	r2, [r3, #12]
 800ae16:	e005      	b.n	800ae24 <tcp_close_shutdown+0x150>
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	68db      	ldr	r3, [r3, #12]
 800ae1c:	60bb      	str	r3, [r7, #8]
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d1ef      	bne.n	800ae04 <tcp_close_shutdown+0x130>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2200      	movs	r2, #0
 800ae28:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f7ff fea0 	bl	800ab70 <tcp_free>
      break;
 800ae30:	e01a      	b.n	800ae68 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f7ff ff14 	bl	800ac60 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800ae38:	6879      	ldr	r1, [r7, #4]
 800ae3a:	4816      	ldr	r0, [pc, #88]	; (800ae94 <tcp_close_shutdown+0x1c0>)
 800ae3c:	f001 f8a8 	bl	800bf90 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f7ff feb1 	bl	800aba8 <tcp_free_listen>
      break;
 800ae46:	e00f      	b.n	800ae68 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800ae48:	6879      	ldr	r1, [r7, #4]
 800ae4a:	480e      	ldr	r0, [pc, #56]	; (800ae84 <tcp_close_shutdown+0x1b0>)
 800ae4c:	f001 f8a0 	bl	800bf90 <tcp_pcb_remove>
 800ae50:	4b0d      	ldr	r3, [pc, #52]	; (800ae88 <tcp_close_shutdown+0x1b4>)
 800ae52:	2201      	movs	r2, #1
 800ae54:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f7ff fe8a 	bl	800ab70 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800ae5c:	e004      	b.n	800ae68 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f000 f81a 	bl	800ae98 <tcp_close_shutdown_fin>
 800ae64:	4603      	mov	r3, r0
 800ae66:	e000      	b.n	800ae6a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800ae68:	2300      	movs	r3, #0
}
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	3710      	adds	r7, #16
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bdb0      	pop	{r4, r5, r7, pc}
 800ae72:	bf00      	nop
 800ae74:	08014a2c 	.word	0x08014a2c
 800ae78:	08014b00 	.word	0x08014b00
 800ae7c:	08014a70 	.word	0x08014a70
 800ae80:	08014b20 	.word	0x08014b20
 800ae84:	2000eb74 	.word	0x2000eb74
 800ae88:	2000eb70 	.word	0x2000eb70
 800ae8c:	2000eb88 	.word	0x2000eb88
 800ae90:	2000eb80 	.word	0x2000eb80
 800ae94:	2000eb7c 	.word	0x2000eb7c

0800ae98 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b084      	sub	sp, #16
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d106      	bne.n	800aeb4 <tcp_close_shutdown_fin+0x1c>
 800aea6:	4b2e      	ldr	r3, [pc, #184]	; (800af60 <tcp_close_shutdown_fin+0xc8>)
 800aea8:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800aeac:	492d      	ldr	r1, [pc, #180]	; (800af64 <tcp_close_shutdown_fin+0xcc>)
 800aeae:	482e      	ldr	r0, [pc, #184]	; (800af68 <tcp_close_shutdown_fin+0xd0>)
 800aeb0:	f008 f84a 	bl	8012f48 <iprintf>

  switch (pcb->state) {
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	7d1b      	ldrb	r3, [r3, #20]
 800aeb8:	2b07      	cmp	r3, #7
 800aeba:	d020      	beq.n	800aefe <tcp_close_shutdown_fin+0x66>
 800aebc:	2b07      	cmp	r3, #7
 800aebe:	dc2b      	bgt.n	800af18 <tcp_close_shutdown_fin+0x80>
 800aec0:	2b03      	cmp	r3, #3
 800aec2:	d002      	beq.n	800aeca <tcp_close_shutdown_fin+0x32>
 800aec4:	2b04      	cmp	r3, #4
 800aec6:	d00d      	beq.n	800aee4 <tcp_close_shutdown_fin+0x4c>
 800aec8:	e026      	b.n	800af18 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f003 fee2 	bl	800ec94 <tcp_send_fin>
 800aed0:	4603      	mov	r3, r0
 800aed2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800aed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d11f      	bne.n	800af1c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2205      	movs	r2, #5
 800aee0:	751a      	strb	r2, [r3, #20]
      }
      break;
 800aee2:	e01b      	b.n	800af1c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f003 fed5 	bl	800ec94 <tcp_send_fin>
 800aeea:	4603      	mov	r3, r0
 800aeec:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800aeee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d114      	bne.n	800af20 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2205      	movs	r2, #5
 800aefa:	751a      	strb	r2, [r3, #20]
      }
      break;
 800aefc:	e010      	b.n	800af20 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f003 fec8 	bl	800ec94 <tcp_send_fin>
 800af04:	4603      	mov	r3, r0
 800af06:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800af08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d109      	bne.n	800af24 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2209      	movs	r2, #9
 800af14:	751a      	strb	r2, [r3, #20]
      }
      break;
 800af16:	e005      	b.n	800af24 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	e01c      	b.n	800af56 <tcp_close_shutdown_fin+0xbe>
      break;
 800af1c:	bf00      	nop
 800af1e:	e002      	b.n	800af26 <tcp_close_shutdown_fin+0x8e>
      break;
 800af20:	bf00      	nop
 800af22:	e000      	b.n	800af26 <tcp_close_shutdown_fin+0x8e>
      break;
 800af24:	bf00      	nop
  }

  if (err == ERR_OK) {
 800af26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d103      	bne.n	800af36 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f003 ffee 	bl	800ef10 <tcp_output>
 800af34:	e00d      	b.n	800af52 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800af36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af3e:	d108      	bne.n	800af52 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	8b5b      	ldrh	r3, [r3, #26]
 800af44:	f043 0308 	orr.w	r3, r3, #8
 800af48:	b29a      	uxth	r2, r3
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800af4e:	2300      	movs	r3, #0
 800af50:	e001      	b.n	800af56 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800af52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	08014a2c 	.word	0x08014a2c
 800af64:	08014adc 	.word	0x08014adc
 800af68:	08014a70 	.word	0x08014a70

0800af6c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b082      	sub	sp, #8
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d109      	bne.n	800af8e <tcp_close+0x22>
 800af7a:	4b0f      	ldr	r3, [pc, #60]	; (800afb8 <tcp_close+0x4c>)
 800af7c:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800af80:	490e      	ldr	r1, [pc, #56]	; (800afbc <tcp_close+0x50>)
 800af82:	480f      	ldr	r0, [pc, #60]	; (800afc0 <tcp_close+0x54>)
 800af84:	f007 ffe0 	bl	8012f48 <iprintf>
 800af88:	f06f 030f 	mvn.w	r3, #15
 800af8c:	e00f      	b.n	800afae <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	7d1b      	ldrb	r3, [r3, #20]
 800af92:	2b01      	cmp	r3, #1
 800af94:	d006      	beq.n	800afa4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	8b5b      	ldrh	r3, [r3, #26]
 800af9a:	f043 0310 	orr.w	r3, r3, #16
 800af9e:	b29a      	uxth	r2, r3
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800afa4:	2101      	movs	r1, #1
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f7ff fe94 	bl	800acd4 <tcp_close_shutdown>
 800afac:	4603      	mov	r3, r0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3708      	adds	r7, #8
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
 800afb6:	bf00      	nop
 800afb8:	08014a2c 	.word	0x08014a2c
 800afbc:	08014b3c 	.word	0x08014b3c
 800afc0:	08014a70 	.word	0x08014a70

0800afc4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b08e      	sub	sp, #56	; 0x38
 800afc8:	af04      	add	r7, sp, #16
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d107      	bne.n	800afe4 <tcp_abandon+0x20>
 800afd4:	4b52      	ldr	r3, [pc, #328]	; (800b120 <tcp_abandon+0x15c>)
 800afd6:	f240 223d 	movw	r2, #573	; 0x23d
 800afda:	4952      	ldr	r1, [pc, #328]	; (800b124 <tcp_abandon+0x160>)
 800afdc:	4852      	ldr	r0, [pc, #328]	; (800b128 <tcp_abandon+0x164>)
 800afde:	f007 ffb3 	bl	8012f48 <iprintf>
 800afe2:	e099      	b.n	800b118 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	7d1b      	ldrb	r3, [r3, #20]
 800afe8:	2b01      	cmp	r3, #1
 800afea:	d106      	bne.n	800affa <tcp_abandon+0x36>
 800afec:	4b4c      	ldr	r3, [pc, #304]	; (800b120 <tcp_abandon+0x15c>)
 800afee:	f44f 7210 	mov.w	r2, #576	; 0x240
 800aff2:	494e      	ldr	r1, [pc, #312]	; (800b12c <tcp_abandon+0x168>)
 800aff4:	484c      	ldr	r0, [pc, #304]	; (800b128 <tcp_abandon+0x164>)
 800aff6:	f007 ffa7 	bl	8012f48 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	7d1b      	ldrb	r3, [r3, #20]
 800affe:	2b0a      	cmp	r3, #10
 800b000:	d107      	bne.n	800b012 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800b002:	6879      	ldr	r1, [r7, #4]
 800b004:	484a      	ldr	r0, [pc, #296]	; (800b130 <tcp_abandon+0x16c>)
 800b006:	f000 ffc3 	bl	800bf90 <tcp_pcb_remove>
    tcp_free(pcb);
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f7ff fdb0 	bl	800ab70 <tcp_free>
 800b010:	e082      	b.n	800b118 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800b012:	2300      	movs	r3, #0
 800b014:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800b016:	2300      	movs	r3, #0
 800b018:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b01e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b024:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b02c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	691b      	ldr	r3, [r3, #16]
 800b032:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	7d1b      	ldrb	r3, [r3, #20]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d126      	bne.n	800b08a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	8adb      	ldrh	r3, [r3, #22]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d02e      	beq.n	800b0a2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800b044:	4b3b      	ldr	r3, [pc, #236]	; (800b134 <tcp_abandon+0x170>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d105      	bne.n	800b05a <tcp_abandon+0x96>
 800b04e:	4b39      	ldr	r3, [pc, #228]	; (800b134 <tcp_abandon+0x170>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	4a37      	ldr	r2, [pc, #220]	; (800b134 <tcp_abandon+0x170>)
 800b056:	6013      	str	r3, [r2, #0]
 800b058:	e013      	b.n	800b082 <tcp_abandon+0xbe>
 800b05a:	4b36      	ldr	r3, [pc, #216]	; (800b134 <tcp_abandon+0x170>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	61fb      	str	r3, [r7, #28]
 800b060:	e00c      	b.n	800b07c <tcp_abandon+0xb8>
 800b062:	69fb      	ldr	r3, [r7, #28]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d104      	bne.n	800b076 <tcp_abandon+0xb2>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	68da      	ldr	r2, [r3, #12]
 800b070:	69fb      	ldr	r3, [r7, #28]
 800b072:	60da      	str	r2, [r3, #12]
 800b074:	e005      	b.n	800b082 <tcp_abandon+0xbe>
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	68db      	ldr	r3, [r3, #12]
 800b07a:	61fb      	str	r3, [r7, #28]
 800b07c:	69fb      	ldr	r3, [r7, #28]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d1ef      	bne.n	800b062 <tcp_abandon+0x9e>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2200      	movs	r2, #0
 800b086:	60da      	str	r2, [r3, #12]
 800b088:	e00b      	b.n	800b0a2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	8adb      	ldrh	r3, [r3, #22]
 800b092:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800b094:	6879      	ldr	r1, [r7, #4]
 800b096:	4828      	ldr	r0, [pc, #160]	; (800b138 <tcp_abandon+0x174>)
 800b098:	f000 ff7a 	bl	800bf90 <tcp_pcb_remove>
 800b09c:	4b27      	ldr	r3, [pc, #156]	; (800b13c <tcp_abandon+0x178>)
 800b09e:	2201      	movs	r2, #1
 800b0a0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d004      	beq.n	800b0b4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f000 fd1c 	bl	800baec <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d004      	beq.n	800b0c6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f000 fd13 	bl	800baec <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d004      	beq.n	800b0d8 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f000 fd0a 	bl	800baec <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800b0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d00e      	beq.n	800b0fc <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800b0de:	6879      	ldr	r1, [r7, #4]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	687a      	ldr	r2, [r7, #4]
 800b0e6:	8b12      	ldrh	r2, [r2, #24]
 800b0e8:	9202      	str	r2, [sp, #8]
 800b0ea:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b0ec:	9201      	str	r2, [sp, #4]
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	460b      	mov	r3, r1
 800b0f2:	697a      	ldr	r2, [r7, #20]
 800b0f4:	69b9      	ldr	r1, [r7, #24]
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f004 fcbe 	bl	800fa78 <tcp_rst>
    }
    last_state = pcb->state;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	7d1b      	ldrb	r3, [r3, #20]
 800b100:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f7ff fd34 	bl	800ab70 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d004      	beq.n	800b118 <tcp_abandon+0x154>
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	f06f 010c 	mvn.w	r1, #12
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	4798      	blx	r3
  }
}
 800b118:	3728      	adds	r7, #40	; 0x28
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
 800b11e:	bf00      	nop
 800b120:	08014a2c 	.word	0x08014a2c
 800b124:	08014b70 	.word	0x08014b70
 800b128:	08014a70 	.word	0x08014a70
 800b12c:	08014b8c 	.word	0x08014b8c
 800b130:	2000eb84 	.word	0x2000eb84
 800b134:	2000eb80 	.word	0x2000eb80
 800b138:	2000eb74 	.word	0x2000eb74
 800b13c:	2000eb70 	.word	0x2000eb70

0800b140 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b082      	sub	sp, #8
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800b148:	2101      	movs	r1, #1
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f7ff ff3a 	bl	800afc4 <tcp_abandon>
}
 800b150:	bf00      	nop
 800b152:	3708      	adds	r7, #8
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}

0800b158 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b084      	sub	sp, #16
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d106      	bne.n	800b174 <tcp_update_rcv_ann_wnd+0x1c>
 800b166:	4b25      	ldr	r3, [pc, #148]	; (800b1fc <tcp_update_rcv_ann_wnd+0xa4>)
 800b168:	f240 32a6 	movw	r2, #934	; 0x3a6
 800b16c:	4924      	ldr	r1, [pc, #144]	; (800b200 <tcp_update_rcv_ann_wnd+0xa8>)
 800b16e:	4825      	ldr	r0, [pc, #148]	; (800b204 <tcp_update_rcv_ann_wnd+0xac>)
 800b170:	f007 feea 	bl	8012f48 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800b17c:	4413      	add	r3, r2
 800b17e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b184:	687a      	ldr	r2, [r7, #4]
 800b186:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800b188:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800b18c:	bf28      	it	cs
 800b18e:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800b192:	b292      	uxth	r2, r2
 800b194:	4413      	add	r3, r2
 800b196:	68fa      	ldr	r2, [r7, #12]
 800b198:	1ad3      	subs	r3, r2, r3
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	db08      	blt.n	800b1b0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1aa:	68fa      	ldr	r2, [r7, #12]
 800b1ac:	1ad3      	subs	r3, r2, r3
 800b1ae:	e020      	b.n	800b1f2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b8:	1ad3      	subs	r3, r2, r3
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	dd03      	ble.n	800b1c6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b1c4:	e014      	b.n	800b1f0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1ce:	1ad3      	subs	r3, r2, r3
 800b1d0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1d8:	d306      	bcc.n	800b1e8 <tcp_update_rcv_ann_wnd+0x90>
 800b1da:	4b08      	ldr	r3, [pc, #32]	; (800b1fc <tcp_update_rcv_ann_wnd+0xa4>)
 800b1dc:	f240 32b6 	movw	r2, #950	; 0x3b6
 800b1e0:	4909      	ldr	r1, [pc, #36]	; (800b208 <tcp_update_rcv_ann_wnd+0xb0>)
 800b1e2:	4808      	ldr	r0, [pc, #32]	; (800b204 <tcp_update_rcv_ann_wnd+0xac>)
 800b1e4:	f007 feb0 	bl	8012f48 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	b29a      	uxth	r2, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800b1f0:	2300      	movs	r3, #0
  }
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3710      	adds	r7, #16
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	08014a2c 	.word	0x08014a2c
 800b200:	08014c88 	.word	0x08014c88
 800b204:	08014a70 	.word	0x08014a70
 800b208:	08014cac 	.word	0x08014cac

0800b20c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	460b      	mov	r3, r1
 800b216:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d107      	bne.n	800b22e <tcp_recved+0x22>
 800b21e:	4b1f      	ldr	r3, [pc, #124]	; (800b29c <tcp_recved+0x90>)
 800b220:	f240 32cf 	movw	r2, #975	; 0x3cf
 800b224:	491e      	ldr	r1, [pc, #120]	; (800b2a0 <tcp_recved+0x94>)
 800b226:	481f      	ldr	r0, [pc, #124]	; (800b2a4 <tcp_recved+0x98>)
 800b228:	f007 fe8e 	bl	8012f48 <iprintf>
 800b22c:	e032      	b.n	800b294 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	7d1b      	ldrb	r3, [r3, #20]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d106      	bne.n	800b244 <tcp_recved+0x38>
 800b236:	4b19      	ldr	r3, [pc, #100]	; (800b29c <tcp_recved+0x90>)
 800b238:	f240 32d2 	movw	r2, #978	; 0x3d2
 800b23c:	491a      	ldr	r1, [pc, #104]	; (800b2a8 <tcp_recved+0x9c>)
 800b23e:	4819      	ldr	r0, [pc, #100]	; (800b2a4 <tcp_recved+0x98>)
 800b240:	f007 fe82 	bl	8012f48 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b248:	887b      	ldrh	r3, [r7, #2]
 800b24a:	4413      	add	r3, r2
 800b24c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800b24e:	89fb      	ldrh	r3, [r7, #14]
 800b250:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800b254:	d804      	bhi.n	800b260 <tcp_recved+0x54>
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b25a:	89fa      	ldrh	r2, [r7, #14]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d204      	bcs.n	800b26a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800b266:	851a      	strh	r2, [r3, #40]	; 0x28
 800b268:	e002      	b.n	800b270 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	89fa      	ldrh	r2, [r7, #14]
 800b26e:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f7ff ff71 	bl	800b158 <tcp_update_rcv_ann_wnd>
 800b276:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800b27e:	d309      	bcc.n	800b294 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	8b5b      	ldrh	r3, [r3, #26]
 800b284:	f043 0302 	orr.w	r3, r3, #2
 800b288:	b29a      	uxth	r2, r3
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f003 fe3e 	bl	800ef10 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800b294:	3710      	adds	r7, #16
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	08014a2c 	.word	0x08014a2c
 800b2a0:	08014cc8 	.word	0x08014cc8
 800b2a4:	08014a70 	.word	0x08014a70
 800b2a8:	08014ce0 	.word	0x08014ce0

0800b2ac <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800b2ac:	b5b0      	push	{r4, r5, r7, lr}
 800b2ae:	b090      	sub	sp, #64	; 0x40
 800b2b0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800b2b8:	4b94      	ldr	r3, [pc, #592]	; (800b50c <tcp_slowtmr+0x260>)
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	3301      	adds	r3, #1
 800b2be:	4a93      	ldr	r2, [pc, #588]	; (800b50c <tcp_slowtmr+0x260>)
 800b2c0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800b2c2:	4b93      	ldr	r3, [pc, #588]	; (800b510 <tcp_slowtmr+0x264>)
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	b2da      	uxtb	r2, r3
 800b2ca:	4b91      	ldr	r3, [pc, #580]	; (800b510 <tcp_slowtmr+0x264>)
 800b2cc:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800b2d2:	4b90      	ldr	r3, [pc, #576]	; (800b514 <tcp_slowtmr+0x268>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800b2d8:	e29d      	b.n	800b816 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800b2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2dc:	7d1b      	ldrb	r3, [r3, #20]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d106      	bne.n	800b2f0 <tcp_slowtmr+0x44>
 800b2e2:	4b8d      	ldr	r3, [pc, #564]	; (800b518 <tcp_slowtmr+0x26c>)
 800b2e4:	f240 42be 	movw	r2, #1214	; 0x4be
 800b2e8:	498c      	ldr	r1, [pc, #560]	; (800b51c <tcp_slowtmr+0x270>)
 800b2ea:	488d      	ldr	r0, [pc, #564]	; (800b520 <tcp_slowtmr+0x274>)
 800b2ec:	f007 fe2c 	bl	8012f48 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800b2f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2f2:	7d1b      	ldrb	r3, [r3, #20]
 800b2f4:	2b01      	cmp	r3, #1
 800b2f6:	d106      	bne.n	800b306 <tcp_slowtmr+0x5a>
 800b2f8:	4b87      	ldr	r3, [pc, #540]	; (800b518 <tcp_slowtmr+0x26c>)
 800b2fa:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800b2fe:	4989      	ldr	r1, [pc, #548]	; (800b524 <tcp_slowtmr+0x278>)
 800b300:	4887      	ldr	r0, [pc, #540]	; (800b520 <tcp_slowtmr+0x274>)
 800b302:	f007 fe21 	bl	8012f48 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800b306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b308:	7d1b      	ldrb	r3, [r3, #20]
 800b30a:	2b0a      	cmp	r3, #10
 800b30c:	d106      	bne.n	800b31c <tcp_slowtmr+0x70>
 800b30e:	4b82      	ldr	r3, [pc, #520]	; (800b518 <tcp_slowtmr+0x26c>)
 800b310:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800b314:	4984      	ldr	r1, [pc, #528]	; (800b528 <tcp_slowtmr+0x27c>)
 800b316:	4882      	ldr	r0, [pc, #520]	; (800b520 <tcp_slowtmr+0x274>)
 800b318:	f007 fe16 	bl	8012f48 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800b31c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b31e:	7f9a      	ldrb	r2, [r3, #30]
 800b320:	4b7b      	ldr	r3, [pc, #492]	; (800b510 <tcp_slowtmr+0x264>)
 800b322:	781b      	ldrb	r3, [r3, #0]
 800b324:	429a      	cmp	r2, r3
 800b326:	d105      	bne.n	800b334 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800b328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b32a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800b32c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b32e:	68db      	ldr	r3, [r3, #12]
 800b330:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800b332:	e270      	b.n	800b816 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 800b334:	4b76      	ldr	r3, [pc, #472]	; (800b510 <tcp_slowtmr+0x264>)
 800b336:	781a      	ldrb	r2, [r3, #0]
 800b338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b33a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800b33c:	2300      	movs	r3, #0
 800b33e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800b342:	2300      	movs	r3, #0
 800b344:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800b348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b34a:	7d1b      	ldrb	r3, [r3, #20]
 800b34c:	2b02      	cmp	r3, #2
 800b34e:	d10a      	bne.n	800b366 <tcp_slowtmr+0xba>
 800b350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b352:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b356:	2b05      	cmp	r3, #5
 800b358:	d905      	bls.n	800b366 <tcp_slowtmr+0xba>
      ++pcb_remove;
 800b35a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b35e:	3301      	adds	r3, #1
 800b360:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b364:	e11e      	b.n	800b5a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800b366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b368:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b36c:	2b0b      	cmp	r3, #11
 800b36e:	d905      	bls.n	800b37c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800b370:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b374:	3301      	adds	r3, #1
 800b376:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b37a:	e113      	b.n	800b5a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800b37c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b37e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b382:	2b00      	cmp	r3, #0
 800b384:	d075      	beq.n	800b472 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800b386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d006      	beq.n	800b39c <tcp_slowtmr+0xf0>
 800b38e:	4b62      	ldr	r3, [pc, #392]	; (800b518 <tcp_slowtmr+0x26c>)
 800b390:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800b394:	4965      	ldr	r1, [pc, #404]	; (800b52c <tcp_slowtmr+0x280>)
 800b396:	4862      	ldr	r0, [pc, #392]	; (800b520 <tcp_slowtmr+0x274>)
 800b398:	f007 fdd6 	bl	8012f48 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800b39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b39e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d106      	bne.n	800b3b2 <tcp_slowtmr+0x106>
 800b3a4:	4b5c      	ldr	r3, [pc, #368]	; (800b518 <tcp_slowtmr+0x26c>)
 800b3a6:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800b3aa:	4961      	ldr	r1, [pc, #388]	; (800b530 <tcp_slowtmr+0x284>)
 800b3ac:	485c      	ldr	r0, [pc, #368]	; (800b520 <tcp_slowtmr+0x274>)
 800b3ae:	f007 fdcb 	bl	8012f48 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800b3b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3b4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800b3b8:	2b0b      	cmp	r3, #11
 800b3ba:	d905      	bls.n	800b3c8 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800b3bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b3c6:	e0ed      	b.n	800b5a4 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800b3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ca:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b3ce:	3b01      	subs	r3, #1
 800b3d0:	4a58      	ldr	r2, [pc, #352]	; (800b534 <tcp_slowtmr+0x288>)
 800b3d2:	5cd3      	ldrb	r3, [r2, r3]
 800b3d4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800b3d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b3dc:	7c7a      	ldrb	r2, [r7, #17]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d907      	bls.n	800b3f2 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800b3e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	b2da      	uxtb	r2, r3
 800b3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ee:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800b3f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3f4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b3f8:	7c7a      	ldrb	r2, [r7, #17]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	f200 80d2 	bhi.w	800b5a4 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800b400:	2301      	movs	r3, #1
 800b402:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800b404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b406:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d108      	bne.n	800b420 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800b40e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b410:	f004 fc26 	bl	800fc60 <tcp_zero_window_probe>
 800b414:	4603      	mov	r3, r0
 800b416:	2b00      	cmp	r3, #0
 800b418:	d014      	beq.n	800b444 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800b41a:	2300      	movs	r3, #0
 800b41c:	623b      	str	r3, [r7, #32]
 800b41e:	e011      	b.n	800b444 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800b420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b422:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b426:	4619      	mov	r1, r3
 800b428:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b42a:	f003 faeb 	bl	800ea04 <tcp_split_unsent_seg>
 800b42e:	4603      	mov	r3, r0
 800b430:	2b00      	cmp	r3, #0
 800b432:	d107      	bne.n	800b444 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800b434:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b436:	f003 fd6b 	bl	800ef10 <tcp_output>
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800b440:	2300      	movs	r3, #0
 800b442:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800b444:	6a3b      	ldr	r3, [r7, #32]
 800b446:	2b00      	cmp	r3, #0
 800b448:	f000 80ac 	beq.w	800b5a4 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800b44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b44e:	2200      	movs	r2, #0
 800b450:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800b454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b456:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b45a:	2b06      	cmp	r3, #6
 800b45c:	f200 80a2 	bhi.w	800b5a4 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800b460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b462:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b466:	3301      	adds	r3, #1
 800b468:	b2da      	uxtb	r2, r3
 800b46a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b46c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800b470:	e098      	b.n	800b5a4 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800b472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b474:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b478:	2b00      	cmp	r3, #0
 800b47a:	db0f      	blt.n	800b49c <tcp_slowtmr+0x1f0>
 800b47c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b47e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b482:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800b486:	4293      	cmp	r3, r2
 800b488:	d008      	beq.n	800b49c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800b48a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b48c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b490:	b29b      	uxth	r3, r3
 800b492:	3301      	adds	r3, #1
 800b494:	b29b      	uxth	r3, r3
 800b496:	b21a      	sxth	r2, r3
 800b498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b49a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800b49c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b49e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800b4a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4a4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	db7b      	blt.n	800b5a4 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800b4ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b4ae:	f004 f821 	bl	800f4f4 <tcp_rexmit_rto_prepare>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d007      	beq.n	800b4c8 <tcp_slowtmr+0x21c>
 800b4b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d171      	bne.n	800b5a4 <tcp_slowtmr+0x2f8>
 800b4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d06d      	beq.n	800b5a4 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800b4c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4ca:	7d1b      	ldrb	r3, [r3, #20]
 800b4cc:	2b02      	cmp	r3, #2
 800b4ce:	d03a      	beq.n	800b546 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800b4d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b4d6:	2b0c      	cmp	r3, #12
 800b4d8:	bf28      	it	cs
 800b4da:	230c      	movcs	r3, #12
 800b4dc:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800b4de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4e0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b4e4:	10db      	asrs	r3, r3, #3
 800b4e6:	b21b      	sxth	r3, r3
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4ec:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800b4f0:	4413      	add	r3, r2
 800b4f2:	7efa      	ldrb	r2, [r7, #27]
 800b4f4:	4910      	ldr	r1, [pc, #64]	; (800b538 <tcp_slowtmr+0x28c>)
 800b4f6:	5c8a      	ldrb	r2, [r1, r2]
 800b4f8:	4093      	lsls	r3, r2
 800b4fa:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800b502:	4293      	cmp	r3, r2
 800b504:	dc1a      	bgt.n	800b53c <tcp_slowtmr+0x290>
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	b21a      	sxth	r2, r3
 800b50a:	e019      	b.n	800b540 <tcp_slowtmr+0x294>
 800b50c:	2000eb78 	.word	0x2000eb78
 800b510:	20007cfa 	.word	0x20007cfa
 800b514:	2000eb74 	.word	0x2000eb74
 800b518:	08014a2c 	.word	0x08014a2c
 800b51c:	08014d70 	.word	0x08014d70
 800b520:	08014a70 	.word	0x08014a70
 800b524:	08014d9c 	.word	0x08014d9c
 800b528:	08014dc8 	.word	0x08014dc8
 800b52c:	08014df8 	.word	0x08014df8
 800b530:	08014e2c 	.word	0x08014e2c
 800b534:	08016a38 	.word	0x08016a38
 800b538:	08016a28 	.word	0x08016a28
 800b53c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800b540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b542:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800b546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b548:	2200      	movs	r2, #0
 800b54a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800b54c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b54e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800b552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b554:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800b558:	4293      	cmp	r3, r2
 800b55a:	bf28      	it	cs
 800b55c:	4613      	movcs	r3, r2
 800b55e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800b560:	8a7b      	ldrh	r3, [r7, #18]
 800b562:	085b      	lsrs	r3, r3, #1
 800b564:	b29a      	uxth	r2, r3
 800b566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b568:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800b56c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b56e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800b572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b574:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b576:	005b      	lsls	r3, r3, #1
 800b578:	b29b      	uxth	r3, r3
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d206      	bcs.n	800b58c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800b57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b580:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b582:	005b      	lsls	r3, r3, #1
 800b584:	b29a      	uxth	r2, r3
 800b586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b588:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800b58c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b58e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800b590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b592:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800b596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b598:	2200      	movs	r2, #0
 800b59a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800b59e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b5a0:	f004 f818 	bl	800f5d4 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800b5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5a6:	7d1b      	ldrb	r3, [r3, #20]
 800b5a8:	2b06      	cmp	r3, #6
 800b5aa:	d111      	bne.n	800b5d0 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800b5ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5ae:	8b5b      	ldrh	r3, [r3, #26]
 800b5b0:	f003 0310 	and.w	r3, r3, #16
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d00b      	beq.n	800b5d0 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b5b8:	4b9c      	ldr	r3, [pc, #624]	; (800b82c <tcp_slowtmr+0x580>)
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5be:	6a1b      	ldr	r3, [r3, #32]
 800b5c0:	1ad3      	subs	r3, r2, r3
 800b5c2:	2b28      	cmp	r3, #40	; 0x28
 800b5c4:	d904      	bls.n	800b5d0 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800b5c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b5d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5d2:	7a5b      	ldrb	r3, [r3, #9]
 800b5d4:	f003 0308 	and.w	r3, r3, #8
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d04a      	beq.n	800b672 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 800b5dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5de:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b5e0:	2b04      	cmp	r3, #4
 800b5e2:	d003      	beq.n	800b5ec <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800b5e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5e6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800b5e8:	2b07      	cmp	r3, #7
 800b5ea:	d142      	bne.n	800b672 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b5ec:	4b8f      	ldr	r3, [pc, #572]	; (800b82c <tcp_slowtmr+0x580>)
 800b5ee:	681a      	ldr	r2, [r3, #0]
 800b5f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5f2:	6a1b      	ldr	r3, [r3, #32]
 800b5f4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800b5f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5f8:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800b5fc:	4b8c      	ldr	r3, [pc, #560]	; (800b830 <tcp_slowtmr+0x584>)
 800b5fe:	440b      	add	r3, r1
 800b600:	498c      	ldr	r1, [pc, #560]	; (800b834 <tcp_slowtmr+0x588>)
 800b602:	fba1 1303 	umull	r1, r3, r1, r3
 800b606:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b608:	429a      	cmp	r2, r3
 800b60a:	d90a      	bls.n	800b622 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800b60c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b610:	3301      	adds	r3, #1
 800b612:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800b616:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b61a:	3301      	adds	r3, #1
 800b61c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b620:	e027      	b.n	800b672 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b622:	4b82      	ldr	r3, [pc, #520]	; (800b82c <tcp_slowtmr+0x580>)
 800b624:	681a      	ldr	r2, [r3, #0]
 800b626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b628:	6a1b      	ldr	r3, [r3, #32]
 800b62a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800b62c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b62e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800b632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b634:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800b638:	4618      	mov	r0, r3
 800b63a:	4b7f      	ldr	r3, [pc, #508]	; (800b838 <tcp_slowtmr+0x58c>)
 800b63c:	fb03 f300 	mul.w	r3, r3, r0
 800b640:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800b642:	497c      	ldr	r1, [pc, #496]	; (800b834 <tcp_slowtmr+0x588>)
 800b644:	fba1 1303 	umull	r1, r3, r1, r3
 800b648:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b64a:	429a      	cmp	r2, r3
 800b64c:	d911      	bls.n	800b672 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 800b64e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b650:	f004 fac6 	bl	800fbe0 <tcp_keepalive>
 800b654:	4603      	mov	r3, r0
 800b656:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800b65a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d107      	bne.n	800b672 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 800b662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b664:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800b668:	3301      	adds	r3, #1
 800b66a:	b2da      	uxtb	r2, r3
 800b66c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b66e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800b672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b674:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b676:	2b00      	cmp	r3, #0
 800b678:	d011      	beq.n	800b69e <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800b67a:	4b6c      	ldr	r3, [pc, #432]	; (800b82c <tcp_slowtmr+0x580>)
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b680:	6a1b      	ldr	r3, [r3, #32]
 800b682:	1ad2      	subs	r2, r2, r3
 800b684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b686:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800b68a:	4619      	mov	r1, r3
 800b68c:	460b      	mov	r3, r1
 800b68e:	005b      	lsls	r3, r3, #1
 800b690:	440b      	add	r3, r1
 800b692:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800b694:	429a      	cmp	r2, r3
 800b696:	d302      	bcc.n	800b69e <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800b698:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b69a:	f000 fddd 	bl	800c258 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800b69e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a0:	7d1b      	ldrb	r3, [r3, #20]
 800b6a2:	2b03      	cmp	r3, #3
 800b6a4:	d10b      	bne.n	800b6be <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b6a6:	4b61      	ldr	r3, [pc, #388]	; (800b82c <tcp_slowtmr+0x580>)
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ac:	6a1b      	ldr	r3, [r3, #32]
 800b6ae:	1ad3      	subs	r3, r2, r3
 800b6b0:	2b28      	cmp	r3, #40	; 0x28
 800b6b2:	d904      	bls.n	800b6be <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800b6b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800b6be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6c0:	7d1b      	ldrb	r3, [r3, #20]
 800b6c2:	2b09      	cmp	r3, #9
 800b6c4:	d10b      	bne.n	800b6de <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800b6c6:	4b59      	ldr	r3, [pc, #356]	; (800b82c <tcp_slowtmr+0x580>)
 800b6c8:	681a      	ldr	r2, [r3, #0]
 800b6ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6cc:	6a1b      	ldr	r3, [r3, #32]
 800b6ce:	1ad3      	subs	r3, r2, r3
 800b6d0:	2bf0      	cmp	r3, #240	; 0xf0
 800b6d2:	d904      	bls.n	800b6de <tcp_slowtmr+0x432>
        ++pcb_remove;
 800b6d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6d8:	3301      	adds	r3, #1
 800b6da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800b6de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d060      	beq.n	800b7a8 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800b6e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6ec:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800b6ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b6f0:	f000 fbfe 	bl	800bef0 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800b6f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d010      	beq.n	800b71c <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800b6fa:	4b50      	ldr	r3, [pc, #320]	; (800b83c <tcp_slowtmr+0x590>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b700:	429a      	cmp	r2, r3
 800b702:	d106      	bne.n	800b712 <tcp_slowtmr+0x466>
 800b704:	4b4e      	ldr	r3, [pc, #312]	; (800b840 <tcp_slowtmr+0x594>)
 800b706:	f240 526d 	movw	r2, #1389	; 0x56d
 800b70a:	494e      	ldr	r1, [pc, #312]	; (800b844 <tcp_slowtmr+0x598>)
 800b70c:	484e      	ldr	r0, [pc, #312]	; (800b848 <tcp_slowtmr+0x59c>)
 800b70e:	f007 fc1b 	bl	8012f48 <iprintf>
        prev->next = pcb->next;
 800b712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b714:	68da      	ldr	r2, [r3, #12]
 800b716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b718:	60da      	str	r2, [r3, #12]
 800b71a:	e00f      	b.n	800b73c <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800b71c:	4b47      	ldr	r3, [pc, #284]	; (800b83c <tcp_slowtmr+0x590>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b722:	429a      	cmp	r2, r3
 800b724:	d006      	beq.n	800b734 <tcp_slowtmr+0x488>
 800b726:	4b46      	ldr	r3, [pc, #280]	; (800b840 <tcp_slowtmr+0x594>)
 800b728:	f240 5271 	movw	r2, #1393	; 0x571
 800b72c:	4947      	ldr	r1, [pc, #284]	; (800b84c <tcp_slowtmr+0x5a0>)
 800b72e:	4846      	ldr	r0, [pc, #280]	; (800b848 <tcp_slowtmr+0x59c>)
 800b730:	f007 fc0a 	bl	8012f48 <iprintf>
        tcp_active_pcbs = pcb->next;
 800b734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b736:	68db      	ldr	r3, [r3, #12]
 800b738:	4a40      	ldr	r2, [pc, #256]	; (800b83c <tcp_slowtmr+0x590>)
 800b73a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800b73c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b740:	2b00      	cmp	r3, #0
 800b742:	d013      	beq.n	800b76c <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800b744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b746:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800b748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b74a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b74c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800b74e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b750:	3304      	adds	r3, #4
 800b752:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b754:	8ad2      	ldrh	r2, [r2, #22]
 800b756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b758:	8b09      	ldrh	r1, [r1, #24]
 800b75a:	9102      	str	r1, [sp, #8]
 800b75c:	9201      	str	r2, [sp, #4]
 800b75e:	9300      	str	r3, [sp, #0]
 800b760:	462b      	mov	r3, r5
 800b762:	4622      	mov	r2, r4
 800b764:	4601      	mov	r1, r0
 800b766:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b768:	f004 f986 	bl	800fa78 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800b76c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b76e:	691b      	ldr	r3, [r3, #16]
 800b770:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800b772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b774:	7d1b      	ldrb	r3, [r3, #20]
 800b776:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800b778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b77a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800b77c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800b782:	6838      	ldr	r0, [r7, #0]
 800b784:	f7ff f9f4 	bl	800ab70 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800b788:	4b31      	ldr	r3, [pc, #196]	; (800b850 <tcp_slowtmr+0x5a4>)
 800b78a:	2200      	movs	r2, #0
 800b78c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d004      	beq.n	800b79e <tcp_slowtmr+0x4f2>
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f06f 010c 	mvn.w	r1, #12
 800b79a:	68b8      	ldr	r0, [r7, #8]
 800b79c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800b79e:	4b2c      	ldr	r3, [pc, #176]	; (800b850 <tcp_slowtmr+0x5a4>)
 800b7a0:	781b      	ldrb	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d037      	beq.n	800b816 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 800b7a6:	e592      	b.n	800b2ce <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800b7a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7aa:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800b7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ae:	68db      	ldr	r3, [r3, #12]
 800b7b0:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800b7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b4:	7f1b      	ldrb	r3, [r3, #28]
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	b2da      	uxtb	r2, r3
 800b7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7bc:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800b7be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c0:	7f1a      	ldrb	r2, [r3, #28]
 800b7c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c4:	7f5b      	ldrb	r3, [r3, #29]
 800b7c6:	429a      	cmp	r2, r3
 800b7c8:	d325      	bcc.n	800b816 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 800b7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800b7d0:	4b1f      	ldr	r3, [pc, #124]	; (800b850 <tcp_slowtmr+0x5a4>)
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800b7d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d00b      	beq.n	800b7f8 <tcp_slowtmr+0x54c>
 800b7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b7e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7e8:	6912      	ldr	r2, [r2, #16]
 800b7ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b7ec:	4610      	mov	r0, r2
 800b7ee:	4798      	blx	r3
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b7f6:	e002      	b.n	800b7fe <tcp_slowtmr+0x552>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800b7fe:	4b14      	ldr	r3, [pc, #80]	; (800b850 <tcp_slowtmr+0x5a4>)
 800b800:	781b      	ldrb	r3, [r3, #0]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d000      	beq.n	800b808 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 800b806:	e562      	b.n	800b2ce <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800b808:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d102      	bne.n	800b816 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 800b810:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b812:	f003 fb7d 	bl	800ef10 <tcp_output>
  while (pcb != NULL) {
 800b816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b818:	2b00      	cmp	r3, #0
 800b81a:	f47f ad5e 	bne.w	800b2da <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800b81e:	2300      	movs	r3, #0
 800b820:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800b822:	4b0c      	ldr	r3, [pc, #48]	; (800b854 <tcp_slowtmr+0x5a8>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800b828:	e069      	b.n	800b8fe <tcp_slowtmr+0x652>
 800b82a:	bf00      	nop
 800b82c:	2000eb78 	.word	0x2000eb78
 800b830:	000a4cb8 	.word	0x000a4cb8
 800b834:	10624dd3 	.word	0x10624dd3
 800b838:	000124f8 	.word	0x000124f8
 800b83c:	2000eb74 	.word	0x2000eb74
 800b840:	08014a2c 	.word	0x08014a2c
 800b844:	08014e64 	.word	0x08014e64
 800b848:	08014a70 	.word	0x08014a70
 800b84c:	08014e90 	.word	0x08014e90
 800b850:	2000eb70 	.word	0x2000eb70
 800b854:	2000eb84 	.word	0x2000eb84
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800b858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b85a:	7d1b      	ldrb	r3, [r3, #20]
 800b85c:	2b0a      	cmp	r3, #10
 800b85e:	d006      	beq.n	800b86e <tcp_slowtmr+0x5c2>
 800b860:	4b2b      	ldr	r3, [pc, #172]	; (800b910 <tcp_slowtmr+0x664>)
 800b862:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800b866:	492b      	ldr	r1, [pc, #172]	; (800b914 <tcp_slowtmr+0x668>)
 800b868:	482b      	ldr	r0, [pc, #172]	; (800b918 <tcp_slowtmr+0x66c>)
 800b86a:	f007 fb6d 	bl	8012f48 <iprintf>
    pcb_remove = 0;
 800b86e:	2300      	movs	r3, #0
 800b870:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800b874:	4b29      	ldr	r3, [pc, #164]	; (800b91c <tcp_slowtmr+0x670>)
 800b876:	681a      	ldr	r2, [r3, #0]
 800b878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b87a:	6a1b      	ldr	r3, [r3, #32]
 800b87c:	1ad3      	subs	r3, r2, r3
 800b87e:	2bf0      	cmp	r3, #240	; 0xf0
 800b880:	d904      	bls.n	800b88c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800b882:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b886:	3301      	adds	r3, #1
 800b888:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800b88c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b890:	2b00      	cmp	r3, #0
 800b892:	d02f      	beq.n	800b8f4 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800b894:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b896:	f000 fb2b 	bl	800bef0 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800b89a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d010      	beq.n	800b8c2 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800b8a0:	4b1f      	ldr	r3, [pc, #124]	; (800b920 <tcp_slowtmr+0x674>)
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	d106      	bne.n	800b8b8 <tcp_slowtmr+0x60c>
 800b8aa:	4b19      	ldr	r3, [pc, #100]	; (800b910 <tcp_slowtmr+0x664>)
 800b8ac:	f240 52af 	movw	r2, #1455	; 0x5af
 800b8b0:	491c      	ldr	r1, [pc, #112]	; (800b924 <tcp_slowtmr+0x678>)
 800b8b2:	4819      	ldr	r0, [pc, #100]	; (800b918 <tcp_slowtmr+0x66c>)
 800b8b4:	f007 fb48 	bl	8012f48 <iprintf>
        prev->next = pcb->next;
 800b8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ba:	68da      	ldr	r2, [r3, #12]
 800b8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8be:	60da      	str	r2, [r3, #12]
 800b8c0:	e00f      	b.n	800b8e2 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800b8c2:	4b17      	ldr	r3, [pc, #92]	; (800b920 <tcp_slowtmr+0x674>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d006      	beq.n	800b8da <tcp_slowtmr+0x62e>
 800b8cc:	4b10      	ldr	r3, [pc, #64]	; (800b910 <tcp_slowtmr+0x664>)
 800b8ce:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800b8d2:	4915      	ldr	r1, [pc, #84]	; (800b928 <tcp_slowtmr+0x67c>)
 800b8d4:	4810      	ldr	r0, [pc, #64]	; (800b918 <tcp_slowtmr+0x66c>)
 800b8d6:	f007 fb37 	bl	8012f48 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800b8da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8dc:	68db      	ldr	r3, [r3, #12]
 800b8de:	4a10      	ldr	r2, [pc, #64]	; (800b920 <tcp_slowtmr+0x674>)
 800b8e0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800b8e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8e4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800b8e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8e8:	68db      	ldr	r3, [r3, #12]
 800b8ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800b8ec:	69f8      	ldr	r0, [r7, #28]
 800b8ee:	f7ff f93f 	bl	800ab70 <tcp_free>
 800b8f2:	e004      	b.n	800b8fe <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800b8f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8f6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800b8f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800b8fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b900:	2b00      	cmp	r3, #0
 800b902:	d1a9      	bne.n	800b858 <tcp_slowtmr+0x5ac>
    }
  }
}
 800b904:	bf00      	nop
 800b906:	bf00      	nop
 800b908:	3730      	adds	r7, #48	; 0x30
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bdb0      	pop	{r4, r5, r7, pc}
 800b90e:	bf00      	nop
 800b910:	08014a2c 	.word	0x08014a2c
 800b914:	08014ebc 	.word	0x08014ebc
 800b918:	08014a70 	.word	0x08014a70
 800b91c:	2000eb78 	.word	0x2000eb78
 800b920:	2000eb84 	.word	0x2000eb84
 800b924:	08014eec 	.word	0x08014eec
 800b928:	08014f14 	.word	0x08014f14

0800b92c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b082      	sub	sp, #8
 800b930:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800b932:	4b2d      	ldr	r3, [pc, #180]	; (800b9e8 <tcp_fasttmr+0xbc>)
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	3301      	adds	r3, #1
 800b938:	b2da      	uxtb	r2, r3
 800b93a:	4b2b      	ldr	r3, [pc, #172]	; (800b9e8 <tcp_fasttmr+0xbc>)
 800b93c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800b93e:	4b2b      	ldr	r3, [pc, #172]	; (800b9ec <tcp_fasttmr+0xc0>)
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800b944:	e048      	b.n	800b9d8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	7f9a      	ldrb	r2, [r3, #30]
 800b94a:	4b27      	ldr	r3, [pc, #156]	; (800b9e8 <tcp_fasttmr+0xbc>)
 800b94c:	781b      	ldrb	r3, [r3, #0]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d03f      	beq.n	800b9d2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800b952:	4b25      	ldr	r3, [pc, #148]	; (800b9e8 <tcp_fasttmr+0xbc>)
 800b954:	781a      	ldrb	r2, [r3, #0]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	8b5b      	ldrh	r3, [r3, #26]
 800b95e:	f003 0301 	and.w	r3, r3, #1
 800b962:	2b00      	cmp	r3, #0
 800b964:	d010      	beq.n	800b988 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	8b5b      	ldrh	r3, [r3, #26]
 800b96a:	f043 0302 	orr.w	r3, r3, #2
 800b96e:	b29a      	uxth	r2, r3
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f003 facb 	bl	800ef10 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	8b5b      	ldrh	r3, [r3, #26]
 800b97e:	f023 0303 	bic.w	r3, r3, #3
 800b982:	b29a      	uxth	r2, r3
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	8b5b      	ldrh	r3, [r3, #26]
 800b98c:	f003 0308 	and.w	r3, r3, #8
 800b990:	2b00      	cmp	r3, #0
 800b992:	d009      	beq.n	800b9a8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	8b5b      	ldrh	r3, [r3, #26]
 800b998:	f023 0308 	bic.w	r3, r3, #8
 800b99c:	b29a      	uxth	r2, r3
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f7ff fa78 	bl	800ae98 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	68db      	ldr	r3, [r3, #12]
 800b9ac:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d00a      	beq.n	800b9cc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800b9b6:	4b0e      	ldr	r3, [pc, #56]	; (800b9f0 <tcp_fasttmr+0xc4>)
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 f819 	bl	800b9f4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800b9c2:	4b0b      	ldr	r3, [pc, #44]	; (800b9f0 <tcp_fasttmr+0xc4>)
 800b9c4:	781b      	ldrb	r3, [r3, #0]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d000      	beq.n	800b9cc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800b9ca:	e7b8      	b.n	800b93e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	607b      	str	r3, [r7, #4]
 800b9d0:	e002      	b.n	800b9d8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	68db      	ldr	r3, [r3, #12]
 800b9d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1b3      	bne.n	800b946 <tcp_fasttmr+0x1a>
    }
  }
}
 800b9de:	bf00      	nop
 800b9e0:	bf00      	nop
 800b9e2:	3708      	adds	r7, #8
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}
 800b9e8:	20007cfa 	.word	0x20007cfa
 800b9ec:	2000eb74 	.word	0x2000eb74
 800b9f0:	2000eb70 	.word	0x2000eb70

0800b9f4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800b9f4:	b590      	push	{r4, r7, lr}
 800b9f6:	b085      	sub	sp, #20
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d109      	bne.n	800ba16 <tcp_process_refused_data+0x22>
 800ba02:	4b37      	ldr	r3, [pc, #220]	; (800bae0 <tcp_process_refused_data+0xec>)
 800ba04:	f240 6209 	movw	r2, #1545	; 0x609
 800ba08:	4936      	ldr	r1, [pc, #216]	; (800bae4 <tcp_process_refused_data+0xf0>)
 800ba0a:	4837      	ldr	r0, [pc, #220]	; (800bae8 <tcp_process_refused_data+0xf4>)
 800ba0c:	f007 fa9c 	bl	8012f48 <iprintf>
 800ba10:	f06f 030f 	mvn.w	r3, #15
 800ba14:	e060      	b.n	800bad8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ba1a:	7b5b      	ldrb	r3, [r3, #13]
 800ba1c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ba22:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2200      	movs	r2, #0
 800ba28:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d00b      	beq.n	800ba4c <tcp_process_refused_data+0x58>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6918      	ldr	r0, [r3, #16]
 800ba3e:	2300      	movs	r3, #0
 800ba40:	68ba      	ldr	r2, [r7, #8]
 800ba42:	6879      	ldr	r1, [r7, #4]
 800ba44:	47a0      	blx	r4
 800ba46:	4603      	mov	r3, r0
 800ba48:	73fb      	strb	r3, [r7, #15]
 800ba4a:	e007      	b.n	800ba5c <tcp_process_refused_data+0x68>
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	68ba      	ldr	r2, [r7, #8]
 800ba50:	6879      	ldr	r1, [r7, #4]
 800ba52:	2000      	movs	r0, #0
 800ba54:	f000 f8a4 	bl	800bba0 <tcp_recv_null>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800ba5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d12a      	bne.n	800baba <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800ba64:	7bbb      	ldrb	r3, [r7, #14]
 800ba66:	f003 0320 	and.w	r3, r3, #32
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d033      	beq.n	800bad6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba72:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800ba76:	d005      	beq.n	800ba84 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba7c:	3301      	adds	r3, #1
 800ba7e:	b29a      	uxth	r2, r3
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00b      	beq.n	800baa6 <tcp_process_refused_data+0xb2>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	6918      	ldr	r0, [r3, #16]
 800ba98:	2300      	movs	r3, #0
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	6879      	ldr	r1, [r7, #4]
 800ba9e:	47a0      	blx	r4
 800baa0:	4603      	mov	r3, r0
 800baa2:	73fb      	strb	r3, [r7, #15]
 800baa4:	e001      	b.n	800baaa <tcp_process_refused_data+0xb6>
 800baa6:	2300      	movs	r3, #0
 800baa8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800baaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800baae:	f113 0f0d 	cmn.w	r3, #13
 800bab2:	d110      	bne.n	800bad6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800bab4:	f06f 030c 	mvn.w	r3, #12
 800bab8:	e00e      	b.n	800bad8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800baba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800babe:	f113 0f0d 	cmn.w	r3, #13
 800bac2:	d102      	bne.n	800baca <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800bac4:	f06f 030c 	mvn.w	r3, #12
 800bac8:	e006      	b.n	800bad8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	68ba      	ldr	r2, [r7, #8]
 800bace:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800bad0:	f06f 0304 	mvn.w	r3, #4
 800bad4:	e000      	b.n	800bad8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800bad6:	2300      	movs	r3, #0
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3714      	adds	r7, #20
 800badc:	46bd      	mov	sp, r7
 800bade:	bd90      	pop	{r4, r7, pc}
 800bae0:	08014a2c 	.word	0x08014a2c
 800bae4:	08014f3c 	.word	0x08014f3c
 800bae8:	08014a70 	.word	0x08014a70

0800baec <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800baf4:	e007      	b.n	800bb06 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f000 f80a 	bl	800bb16 <tcp_seg_free>
    seg = next;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d1f4      	bne.n	800baf6 <tcp_segs_free+0xa>
  }
}
 800bb0c:	bf00      	nop
 800bb0e:	bf00      	nop
 800bb10:	3710      	adds	r7, #16
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b082      	sub	sp, #8
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d00c      	beq.n	800bb3e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d004      	beq.n	800bb36 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	685b      	ldr	r3, [r3, #4]
 800bb30:	4618      	mov	r0, r3
 800bb32:	f7fe fd71 	bl	800a618 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800bb36:	6879      	ldr	r1, [r7, #4]
 800bb38:	2003      	movs	r0, #3
 800bb3a:	f7fd fec9 	bl	80098d0 <memp_free>
  }
}
 800bb3e:	bf00      	nop
 800bb40:	3708      	adds	r7, #8
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}
	...

0800bb48 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d106      	bne.n	800bb64 <tcp_seg_copy+0x1c>
 800bb56:	4b0f      	ldr	r3, [pc, #60]	; (800bb94 <tcp_seg_copy+0x4c>)
 800bb58:	f240 6282 	movw	r2, #1666	; 0x682
 800bb5c:	490e      	ldr	r1, [pc, #56]	; (800bb98 <tcp_seg_copy+0x50>)
 800bb5e:	480f      	ldr	r0, [pc, #60]	; (800bb9c <tcp_seg_copy+0x54>)
 800bb60:	f007 f9f2 	bl	8012f48 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800bb64:	2003      	movs	r0, #3
 800bb66:	f7fd fe61 	bl	800982c <memp_malloc>
 800bb6a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d101      	bne.n	800bb76 <tcp_seg_copy+0x2e>
    return NULL;
 800bb72:	2300      	movs	r3, #0
 800bb74:	e00a      	b.n	800bb8c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800bb76:	2210      	movs	r2, #16
 800bb78:	6879      	ldr	r1, [r7, #4]
 800bb7a:	68f8      	ldr	r0, [r7, #12]
 800bb7c:	f007 f973 	bl	8012e66 <memcpy>
  pbuf_ref(cseg->p);
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	4618      	mov	r0, r3
 800bb86:	f7fe fded 	bl	800a764 <pbuf_ref>
  return cseg;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3710      	adds	r7, #16
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}
 800bb94:	08014a2c 	.word	0x08014a2c
 800bb98:	08014f80 	.word	0x08014f80
 800bb9c:	08014a70 	.word	0x08014a70

0800bba0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b084      	sub	sp, #16
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	60f8      	str	r0, [r7, #12]
 800bba8:	60b9      	str	r1, [r7, #8]
 800bbaa:	607a      	str	r2, [r7, #4]
 800bbac:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d109      	bne.n	800bbc8 <tcp_recv_null+0x28>
 800bbb4:	4b12      	ldr	r3, [pc, #72]	; (800bc00 <tcp_recv_null+0x60>)
 800bbb6:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800bbba:	4912      	ldr	r1, [pc, #72]	; (800bc04 <tcp_recv_null+0x64>)
 800bbbc:	4812      	ldr	r0, [pc, #72]	; (800bc08 <tcp_recv_null+0x68>)
 800bbbe:	f007 f9c3 	bl	8012f48 <iprintf>
 800bbc2:	f06f 030f 	mvn.w	r3, #15
 800bbc6:	e016      	b.n	800bbf6 <tcp_recv_null+0x56>

  if (p != NULL) {
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d009      	beq.n	800bbe2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	891b      	ldrh	r3, [r3, #8]
 800bbd2:	4619      	mov	r1, r3
 800bbd4:	68b8      	ldr	r0, [r7, #8]
 800bbd6:	f7ff fb19 	bl	800b20c <tcp_recved>
    pbuf_free(p);
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f7fe fd1c 	bl	800a618 <pbuf_free>
 800bbe0:	e008      	b.n	800bbf4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800bbe2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d104      	bne.n	800bbf4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800bbea:	68b8      	ldr	r0, [r7, #8]
 800bbec:	f7ff f9be 	bl	800af6c <tcp_close>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	e000      	b.n	800bbf6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3710      	adds	r7, #16
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}
 800bbfe:	bf00      	nop
 800bc00:	08014a2c 	.word	0x08014a2c
 800bc04:	08014f9c 	.word	0x08014f9c
 800bc08:	08014a70 	.word	0x08014a70

0800bc0c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b086      	sub	sp, #24
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	4603      	mov	r3, r0
 800bc14:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800bc16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	db01      	blt.n	800bc22 <tcp_kill_prio+0x16>
 800bc1e:	79fb      	ldrb	r3, [r7, #7]
 800bc20:	e000      	b.n	800bc24 <tcp_kill_prio+0x18>
 800bc22:	237f      	movs	r3, #127	; 0x7f
 800bc24:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800bc26:	7afb      	ldrb	r3, [r7, #11]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d034      	beq.n	800bc96 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800bc2c:	7afb      	ldrb	r3, [r7, #11]
 800bc2e:	3b01      	subs	r3, #1
 800bc30:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800bc32:	2300      	movs	r3, #0
 800bc34:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800bc36:	2300      	movs	r3, #0
 800bc38:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800bc3a:	4b19      	ldr	r3, [pc, #100]	; (800bca0 <tcp_kill_prio+0x94>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	617b      	str	r3, [r7, #20]
 800bc40:	e01f      	b.n	800bc82 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	7d5b      	ldrb	r3, [r3, #21]
 800bc46:	7afa      	ldrb	r2, [r7, #11]
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d80c      	bhi.n	800bc66 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800bc50:	7afa      	ldrb	r2, [r7, #11]
 800bc52:	429a      	cmp	r2, r3
 800bc54:	d112      	bne.n	800bc7c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800bc56:	4b13      	ldr	r3, [pc, #76]	; (800bca4 <tcp_kill_prio+0x98>)
 800bc58:	681a      	ldr	r2, [r3, #0]
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	6a1b      	ldr	r3, [r3, #32]
 800bc5e:	1ad3      	subs	r3, r2, r3
 800bc60:	68fa      	ldr	r2, [r7, #12]
 800bc62:	429a      	cmp	r2, r3
 800bc64:	d80a      	bhi.n	800bc7c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800bc66:	4b0f      	ldr	r3, [pc, #60]	; (800bca4 <tcp_kill_prio+0x98>)
 800bc68:	681a      	ldr	r2, [r3, #0]
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	6a1b      	ldr	r3, [r3, #32]
 800bc6e:	1ad3      	subs	r3, r2, r3
 800bc70:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	7d5b      	ldrb	r3, [r3, #21]
 800bc7a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	68db      	ldr	r3, [r3, #12]
 800bc80:	617b      	str	r3, [r7, #20]
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d1dc      	bne.n	800bc42 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d004      	beq.n	800bc98 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800bc8e:	6938      	ldr	r0, [r7, #16]
 800bc90:	f7ff fa56 	bl	800b140 <tcp_abort>
 800bc94:	e000      	b.n	800bc98 <tcp_kill_prio+0x8c>
    return;
 800bc96:	bf00      	nop
  }
}
 800bc98:	3718      	adds	r7, #24
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}
 800bc9e:	bf00      	nop
 800bca0:	2000eb74 	.word	0x2000eb74
 800bca4:	2000eb78 	.word	0x2000eb78

0800bca8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b086      	sub	sp, #24
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	4603      	mov	r3, r0
 800bcb0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	2b08      	cmp	r3, #8
 800bcb6:	d009      	beq.n	800bccc <tcp_kill_state+0x24>
 800bcb8:	79fb      	ldrb	r3, [r7, #7]
 800bcba:	2b09      	cmp	r3, #9
 800bcbc:	d006      	beq.n	800bccc <tcp_kill_state+0x24>
 800bcbe:	4b1a      	ldr	r3, [pc, #104]	; (800bd28 <tcp_kill_state+0x80>)
 800bcc0:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800bcc4:	4919      	ldr	r1, [pc, #100]	; (800bd2c <tcp_kill_state+0x84>)
 800bcc6:	481a      	ldr	r0, [pc, #104]	; (800bd30 <tcp_kill_state+0x88>)
 800bcc8:	f007 f93e 	bl	8012f48 <iprintf>

  inactivity = 0;
 800bccc:	2300      	movs	r3, #0
 800bcce:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800bcd4:	4b17      	ldr	r3, [pc, #92]	; (800bd34 <tcp_kill_state+0x8c>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	617b      	str	r3, [r7, #20]
 800bcda:	e017      	b.n	800bd0c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	7d1b      	ldrb	r3, [r3, #20]
 800bce0:	79fa      	ldrb	r2, [r7, #7]
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d10f      	bne.n	800bd06 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800bce6:	4b14      	ldr	r3, [pc, #80]	; (800bd38 <tcp_kill_state+0x90>)
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	6a1b      	ldr	r3, [r3, #32]
 800bcee:	1ad3      	subs	r3, r2, r3
 800bcf0:	68fa      	ldr	r2, [r7, #12]
 800bcf2:	429a      	cmp	r2, r3
 800bcf4:	d807      	bhi.n	800bd06 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800bcf6:	4b10      	ldr	r3, [pc, #64]	; (800bd38 <tcp_kill_state+0x90>)
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	697b      	ldr	r3, [r7, #20]
 800bcfc:	6a1b      	ldr	r3, [r3, #32]
 800bcfe:	1ad3      	subs	r3, r2, r3
 800bd00:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	68db      	ldr	r3, [r3, #12]
 800bd0a:	617b      	str	r3, [r7, #20]
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d1e4      	bne.n	800bcdc <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d003      	beq.n	800bd20 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800bd18:	2100      	movs	r1, #0
 800bd1a:	6938      	ldr	r0, [r7, #16]
 800bd1c:	f7ff f952 	bl	800afc4 <tcp_abandon>
  }
}
 800bd20:	bf00      	nop
 800bd22:	3718      	adds	r7, #24
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}
 800bd28:	08014a2c 	.word	0x08014a2c
 800bd2c:	08014fb8 	.word	0x08014fb8
 800bd30:	08014a70 	.word	0x08014a70
 800bd34:	2000eb74 	.word	0x2000eb74
 800bd38:	2000eb78 	.word	0x2000eb78

0800bd3c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800bd42:	2300      	movs	r3, #0
 800bd44:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800bd46:	2300      	movs	r3, #0
 800bd48:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800bd4a:	4b12      	ldr	r3, [pc, #72]	; (800bd94 <tcp_kill_timewait+0x58>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	60fb      	str	r3, [r7, #12]
 800bd50:	e012      	b.n	800bd78 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800bd52:	4b11      	ldr	r3, [pc, #68]	; (800bd98 <tcp_kill_timewait+0x5c>)
 800bd54:	681a      	ldr	r2, [r3, #0]
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	6a1b      	ldr	r3, [r3, #32]
 800bd5a:	1ad3      	subs	r3, r2, r3
 800bd5c:	687a      	ldr	r2, [r7, #4]
 800bd5e:	429a      	cmp	r2, r3
 800bd60:	d807      	bhi.n	800bd72 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800bd62:	4b0d      	ldr	r3, [pc, #52]	; (800bd98 <tcp_kill_timewait+0x5c>)
 800bd64:	681a      	ldr	r2, [r3, #0]
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	6a1b      	ldr	r3, [r3, #32]
 800bd6a:	1ad3      	subs	r3, r2, r3
 800bd6c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	68db      	ldr	r3, [r3, #12]
 800bd76:	60fb      	str	r3, [r7, #12]
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d1e9      	bne.n	800bd52 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d002      	beq.n	800bd8a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800bd84:	68b8      	ldr	r0, [r7, #8]
 800bd86:	f7ff f9db 	bl	800b140 <tcp_abort>
  }
}
 800bd8a:	bf00      	nop
 800bd8c:	3710      	adds	r7, #16
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	2000eb84 	.word	0x2000eb84
 800bd98:	2000eb78 	.word	0x2000eb78

0800bd9c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b082      	sub	sp, #8
 800bda0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800bda2:	4b10      	ldr	r3, [pc, #64]	; (800bde4 <tcp_handle_closepend+0x48>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800bda8:	e014      	b.n	800bdd4 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	68db      	ldr	r3, [r3, #12]
 800bdae:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	8b5b      	ldrh	r3, [r3, #26]
 800bdb4:	f003 0308 	and.w	r3, r3, #8
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d009      	beq.n	800bdd0 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	8b5b      	ldrh	r3, [r3, #26]
 800bdc0:	f023 0308 	bic.w	r3, r3, #8
 800bdc4:	b29a      	uxth	r2, r3
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f7ff f864 	bl	800ae98 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d1e7      	bne.n	800bdaa <tcp_handle_closepend+0xe>
  }
}
 800bdda:	bf00      	nop
 800bddc:	bf00      	nop
 800bdde:	3708      	adds	r7, #8
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}
 800bde4:	2000eb74 	.word	0x2000eb74

0800bde8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b084      	sub	sp, #16
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	4603      	mov	r3, r0
 800bdf0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bdf2:	2001      	movs	r0, #1
 800bdf4:	f7fd fd1a 	bl	800982c <memp_malloc>
 800bdf8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d126      	bne.n	800be4e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800be00:	f7ff ffcc 	bl	800bd9c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800be04:	f7ff ff9a 	bl	800bd3c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800be08:	2001      	movs	r0, #1
 800be0a:	f7fd fd0f 	bl	800982c <memp_malloc>
 800be0e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d11b      	bne.n	800be4e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800be16:	2009      	movs	r0, #9
 800be18:	f7ff ff46 	bl	800bca8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800be1c:	2001      	movs	r0, #1
 800be1e:	f7fd fd05 	bl	800982c <memp_malloc>
 800be22:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d111      	bne.n	800be4e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800be2a:	2008      	movs	r0, #8
 800be2c:	f7ff ff3c 	bl	800bca8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800be30:	2001      	movs	r0, #1
 800be32:	f7fd fcfb 	bl	800982c <memp_malloc>
 800be36:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d107      	bne.n	800be4e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800be3e:	79fb      	ldrb	r3, [r7, #7]
 800be40:	4618      	mov	r0, r3
 800be42:	f7ff fee3 	bl	800bc0c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800be46:	2001      	movs	r0, #1
 800be48:	f7fd fcf0 	bl	800982c <memp_malloc>
 800be4c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d03f      	beq.n	800bed4 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800be54:	229c      	movs	r2, #156	; 0x9c
 800be56:	2100      	movs	r1, #0
 800be58:	68f8      	ldr	r0, [r7, #12]
 800be5a:	f007 f812 	bl	8012e82 <memset>
    pcb->prio = prio;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	79fa      	ldrb	r2, [r7, #7]
 800be62:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800be6a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800be74:	855a      	strh	r2, [r3, #42]	; 0x2a
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	22ff      	movs	r2, #255	; 0xff
 800be82:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	f44f 7206 	mov.w	r2, #536	; 0x218
 800be8a:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2206      	movs	r2, #6
 800be90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2206      	movs	r2, #6
 800be98:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bea0:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	2201      	movs	r2, #1
 800bea6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800beaa:	4b0d      	ldr	r3, [pc, #52]	; (800bee0 <tcp_alloc+0xf8>)
 800beac:	681a      	ldr	r2, [r3, #0]
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800beb2:	4b0c      	ldr	r3, [pc, #48]	; (800bee4 <tcp_alloc+0xfc>)
 800beb4:	781a      	ldrb	r2, [r3, #0]
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800bec0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	4a08      	ldr	r2, [pc, #32]	; (800bee8 <tcp_alloc+0x100>)
 800bec8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	4a07      	ldr	r2, [pc, #28]	; (800beec <tcp_alloc+0x104>)
 800bed0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800bed4:	68fb      	ldr	r3, [r7, #12]
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}
 800bede:	bf00      	nop
 800bee0:	2000eb78 	.word	0x2000eb78
 800bee4:	20007cfa 	.word	0x20007cfa
 800bee8:	0800bba1 	.word	0x0800bba1
 800beec:	006ddd00 	.word	0x006ddd00

0800bef0 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b082      	sub	sp, #8
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d107      	bne.n	800bf0e <tcp_pcb_purge+0x1e>
 800befe:	4b21      	ldr	r3, [pc, #132]	; (800bf84 <tcp_pcb_purge+0x94>)
 800bf00:	f640 0251 	movw	r2, #2129	; 0x851
 800bf04:	4920      	ldr	r1, [pc, #128]	; (800bf88 <tcp_pcb_purge+0x98>)
 800bf06:	4821      	ldr	r0, [pc, #132]	; (800bf8c <tcp_pcb_purge+0x9c>)
 800bf08:	f007 f81e 	bl	8012f48 <iprintf>
 800bf0c:	e037      	b.n	800bf7e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	7d1b      	ldrb	r3, [r3, #20]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d033      	beq.n	800bf7e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800bf1a:	2b0a      	cmp	r3, #10
 800bf1c:	d02f      	beq.n	800bf7e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d02b      	beq.n	800bf7e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d007      	beq.n	800bf3e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7fe fb70 	bl	800a618 <pbuf_free>
      pcb->refused_data = NULL;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d002      	beq.n	800bf4c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f000 f986 	bl	800c258 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bf52:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f7ff fdc7 	bl	800baec <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7ff fdc2 	bl	800baec <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	66da      	str	r2, [r3, #108]	; 0x6c
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800bf7e:	3708      	adds	r7, #8
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}
 800bf84:	08014a2c 	.word	0x08014a2c
 800bf88:	08015078 	.word	0x08015078
 800bf8c:	08014a70 	.word	0x08014a70

0800bf90 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b084      	sub	sp, #16
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
 800bf98:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d106      	bne.n	800bfae <tcp_pcb_remove+0x1e>
 800bfa0:	4b3e      	ldr	r3, [pc, #248]	; (800c09c <tcp_pcb_remove+0x10c>)
 800bfa2:	f640 0283 	movw	r2, #2179	; 0x883
 800bfa6:	493e      	ldr	r1, [pc, #248]	; (800c0a0 <tcp_pcb_remove+0x110>)
 800bfa8:	483e      	ldr	r0, [pc, #248]	; (800c0a4 <tcp_pcb_remove+0x114>)
 800bfaa:	f006 ffcd 	bl	8012f48 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d106      	bne.n	800bfc2 <tcp_pcb_remove+0x32>
 800bfb4:	4b39      	ldr	r3, [pc, #228]	; (800c09c <tcp_pcb_remove+0x10c>)
 800bfb6:	f640 0284 	movw	r2, #2180	; 0x884
 800bfba:	493b      	ldr	r1, [pc, #236]	; (800c0a8 <tcp_pcb_remove+0x118>)
 800bfbc:	4839      	ldr	r0, [pc, #228]	; (800c0a4 <tcp_pcb_remove+0x114>)
 800bfbe:	f006 ffc3 	bl	8012f48 <iprintf>

  TCP_RMV(pcblist, pcb);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	683a      	ldr	r2, [r7, #0]
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d105      	bne.n	800bfd8 <tcp_pcb_remove+0x48>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	68da      	ldr	r2, [r3, #12]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	601a      	str	r2, [r3, #0]
 800bfd6:	e013      	b.n	800c000 <tcp_pcb_remove+0x70>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	60fb      	str	r3, [r7, #12]
 800bfde:	e00c      	b.n	800bffa <tcp_pcb_remove+0x6a>
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	68db      	ldr	r3, [r3, #12]
 800bfe4:	683a      	ldr	r2, [r7, #0]
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	d104      	bne.n	800bff4 <tcp_pcb_remove+0x64>
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	68da      	ldr	r2, [r3, #12]
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	60da      	str	r2, [r3, #12]
 800bff2:	e005      	b.n	800c000 <tcp_pcb_remove+0x70>
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	60fb      	str	r3, [r7, #12]
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d1ef      	bne.n	800bfe0 <tcp_pcb_remove+0x50>
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	2200      	movs	r2, #0
 800c004:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800c006:	6838      	ldr	r0, [r7, #0]
 800c008:	f7ff ff72 	bl	800bef0 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	7d1b      	ldrb	r3, [r3, #20]
 800c010:	2b0a      	cmp	r3, #10
 800c012:	d013      	beq.n	800c03c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d00f      	beq.n	800c03c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	8b5b      	ldrh	r3, [r3, #26]
 800c020:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800c024:	2b00      	cmp	r3, #0
 800c026:	d009      	beq.n	800c03c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	8b5b      	ldrh	r3, [r3, #26]
 800c02c:	f043 0302 	orr.w	r3, r3, #2
 800c030:	b29a      	uxth	r2, r3
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800c036:	6838      	ldr	r0, [r7, #0]
 800c038:	f002 ff6a 	bl	800ef10 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	7d1b      	ldrb	r3, [r3, #20]
 800c040:	2b01      	cmp	r3, #1
 800c042:	d020      	beq.n	800c086 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d006      	beq.n	800c05a <tcp_pcb_remove+0xca>
 800c04c:	4b13      	ldr	r3, [pc, #76]	; (800c09c <tcp_pcb_remove+0x10c>)
 800c04e:	f640 0293 	movw	r2, #2195	; 0x893
 800c052:	4916      	ldr	r1, [pc, #88]	; (800c0ac <tcp_pcb_remove+0x11c>)
 800c054:	4813      	ldr	r0, [pc, #76]	; (800c0a4 <tcp_pcb_remove+0x114>)
 800c056:	f006 ff77 	bl	8012f48 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d006      	beq.n	800c070 <tcp_pcb_remove+0xe0>
 800c062:	4b0e      	ldr	r3, [pc, #56]	; (800c09c <tcp_pcb_remove+0x10c>)
 800c064:	f640 0294 	movw	r2, #2196	; 0x894
 800c068:	4911      	ldr	r1, [pc, #68]	; (800c0b0 <tcp_pcb_remove+0x120>)
 800c06a:	480e      	ldr	r0, [pc, #56]	; (800c0a4 <tcp_pcb_remove+0x114>)
 800c06c:	f006 ff6c 	bl	8012f48 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c074:	2b00      	cmp	r3, #0
 800c076:	d006      	beq.n	800c086 <tcp_pcb_remove+0xf6>
 800c078:	4b08      	ldr	r3, [pc, #32]	; (800c09c <tcp_pcb_remove+0x10c>)
 800c07a:	f640 0296 	movw	r2, #2198	; 0x896
 800c07e:	490d      	ldr	r1, [pc, #52]	; (800c0b4 <tcp_pcb_remove+0x124>)
 800c080:	4808      	ldr	r0, [pc, #32]	; (800c0a4 <tcp_pcb_remove+0x114>)
 800c082:	f006 ff61 	bl	8012f48 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	2200      	movs	r2, #0
 800c08a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	2200      	movs	r2, #0
 800c090:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800c092:	bf00      	nop
 800c094:	3710      	adds	r7, #16
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop
 800c09c:	08014a2c 	.word	0x08014a2c
 800c0a0:	08015094 	.word	0x08015094
 800c0a4:	08014a70 	.word	0x08014a70
 800c0a8:	080150b0 	.word	0x080150b0
 800c0ac:	080150d0 	.word	0x080150d0
 800c0b0:	080150e8 	.word	0x080150e8
 800c0b4:	08015104 	.word	0x08015104

0800c0b8 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b082      	sub	sp, #8
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d106      	bne.n	800c0d4 <tcp_next_iss+0x1c>
 800c0c6:	4b0a      	ldr	r3, [pc, #40]	; (800c0f0 <tcp_next_iss+0x38>)
 800c0c8:	f640 02af 	movw	r2, #2223	; 0x8af
 800c0cc:	4909      	ldr	r1, [pc, #36]	; (800c0f4 <tcp_next_iss+0x3c>)
 800c0ce:	480a      	ldr	r0, [pc, #40]	; (800c0f8 <tcp_next_iss+0x40>)
 800c0d0:	f006 ff3a 	bl	8012f48 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800c0d4:	4b09      	ldr	r3, [pc, #36]	; (800c0fc <tcp_next_iss+0x44>)
 800c0d6:	681a      	ldr	r2, [r3, #0]
 800c0d8:	4b09      	ldr	r3, [pc, #36]	; (800c100 <tcp_next_iss+0x48>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	4413      	add	r3, r2
 800c0de:	4a07      	ldr	r2, [pc, #28]	; (800c0fc <tcp_next_iss+0x44>)
 800c0e0:	6013      	str	r3, [r2, #0]
  return iss;
 800c0e2:	4b06      	ldr	r3, [pc, #24]	; (800c0fc <tcp_next_iss+0x44>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3708      	adds	r7, #8
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	bf00      	nop
 800c0f0:	08014a2c 	.word	0x08014a2c
 800c0f4:	0801511c 	.word	0x0801511c
 800c0f8:	08014a70 	.word	0x08014a70
 800c0fc:	20000014 	.word	0x20000014
 800c100:	2000eb78 	.word	0x2000eb78

0800c104 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b086      	sub	sp, #24
 800c108:	af00      	add	r7, sp, #0
 800c10a:	4603      	mov	r3, r0
 800c10c:	60b9      	str	r1, [r7, #8]
 800c10e:	607a      	str	r2, [r7, #4]
 800c110:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d106      	bne.n	800c126 <tcp_eff_send_mss_netif+0x22>
 800c118:	4b14      	ldr	r3, [pc, #80]	; (800c16c <tcp_eff_send_mss_netif+0x68>)
 800c11a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800c11e:	4914      	ldr	r1, [pc, #80]	; (800c170 <tcp_eff_send_mss_netif+0x6c>)
 800c120:	4814      	ldr	r0, [pc, #80]	; (800c174 <tcp_eff_send_mss_netif+0x70>)
 800c122:	f006 ff11 	bl	8012f48 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d101      	bne.n	800c130 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800c12c:	89fb      	ldrh	r3, [r7, #14]
 800c12e:	e019      	b.n	800c164 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c134:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800c136:	8afb      	ldrh	r3, [r7, #22]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d012      	beq.n	800c162 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800c13c:	2328      	movs	r3, #40	; 0x28
 800c13e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800c140:	8afa      	ldrh	r2, [r7, #22]
 800c142:	8abb      	ldrh	r3, [r7, #20]
 800c144:	429a      	cmp	r2, r3
 800c146:	d904      	bls.n	800c152 <tcp_eff_send_mss_netif+0x4e>
 800c148:	8afa      	ldrh	r2, [r7, #22]
 800c14a:	8abb      	ldrh	r3, [r7, #20]
 800c14c:	1ad3      	subs	r3, r2, r3
 800c14e:	b29b      	uxth	r3, r3
 800c150:	e000      	b.n	800c154 <tcp_eff_send_mss_netif+0x50>
 800c152:	2300      	movs	r3, #0
 800c154:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800c156:	8a7a      	ldrh	r2, [r7, #18]
 800c158:	89fb      	ldrh	r3, [r7, #14]
 800c15a:	4293      	cmp	r3, r2
 800c15c:	bf28      	it	cs
 800c15e:	4613      	movcs	r3, r2
 800c160:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800c162:	89fb      	ldrh	r3, [r7, #14]
}
 800c164:	4618      	mov	r0, r3
 800c166:	3718      	adds	r7, #24
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}
 800c16c:	08014a2c 	.word	0x08014a2c
 800c170:	08015138 	.word	0x08015138
 800c174:	08014a70 	.word	0x08014a70

0800c178 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d119      	bne.n	800c1c0 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800c18c:	4b10      	ldr	r3, [pc, #64]	; (800c1d0 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800c18e:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800c192:	4910      	ldr	r1, [pc, #64]	; (800c1d4 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800c194:	4810      	ldr	r0, [pc, #64]	; (800c1d8 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800c196:	f006 fed7 	bl	8012f48 <iprintf>

  while (pcb != NULL) {
 800c19a:	e011      	b.n	800c1c0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681a      	ldr	r2, [r3, #0]
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	d108      	bne.n	800c1ba <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	68db      	ldr	r3, [r3, #12]
 800c1ac:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800c1ae:	68f8      	ldr	r0, [r7, #12]
 800c1b0:	f7fe ffc6 	bl	800b140 <tcp_abort>
      pcb = next;
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	60fb      	str	r3, [r7, #12]
 800c1b8:	e002      	b.n	800c1c0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	68db      	ldr	r3, [r3, #12]
 800c1be:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d1ea      	bne.n	800c19c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800c1c6:	bf00      	nop
 800c1c8:	bf00      	nop
 800c1ca:	3710      	adds	r7, #16
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}
 800c1d0:	08014a2c 	.word	0x08014a2c
 800c1d4:	08015160 	.word	0x08015160
 800c1d8:	08014a70 	.word	0x08014a70

0800c1dc <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b084      	sub	sp, #16
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
 800c1e4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d02a      	beq.n	800c242 <tcp_netif_ip_addr_changed+0x66>
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d026      	beq.n	800c242 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800c1f4:	4b15      	ldr	r3, [pc, #84]	; (800c24c <tcp_netif_ip_addr_changed+0x70>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f7ff ffbc 	bl	800c178 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800c200:	4b13      	ldr	r3, [pc, #76]	; (800c250 <tcp_netif_ip_addr_changed+0x74>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	4619      	mov	r1, r3
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f7ff ffb6 	bl	800c178 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d017      	beq.n	800c242 <tcp_netif_ip_addr_changed+0x66>
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d013      	beq.n	800c242 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c21a:	4b0e      	ldr	r3, [pc, #56]	; (800c254 <tcp_netif_ip_addr_changed+0x78>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	60fb      	str	r3, [r7, #12]
 800c220:	e00c      	b.n	800c23c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d103      	bne.n	800c236 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	681a      	ldr	r2, [r3, #0]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	68db      	ldr	r3, [r3, #12]
 800c23a:	60fb      	str	r3, [r7, #12]
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d1ef      	bne.n	800c222 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800c242:	bf00      	nop
 800c244:	3710      	adds	r7, #16
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
 800c24a:	bf00      	nop
 800c24c:	2000eb74 	.word	0x2000eb74
 800c250:	2000eb80 	.word	0x2000eb80
 800c254:	2000eb7c 	.word	0x2000eb7c

0800c258 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b082      	sub	sp, #8
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c264:	2b00      	cmp	r3, #0
 800c266:	d007      	beq.n	800c278 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c26c:	4618      	mov	r0, r3
 800c26e:	f7ff fc3d 	bl	800baec <tcp_segs_free>
    pcb->ooseq = NULL;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2200      	movs	r2, #0
 800c276:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800c278:	bf00      	nop
 800c27a:	3708      	adds	r7, #8
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800c280:	b590      	push	{r4, r7, lr}
 800c282:	b08d      	sub	sp, #52	; 0x34
 800c284:	af04      	add	r7, sp, #16
 800c286:	6078      	str	r0, [r7, #4]
 800c288:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d105      	bne.n	800c29c <tcp_input+0x1c>
 800c290:	4b9b      	ldr	r3, [pc, #620]	; (800c500 <tcp_input+0x280>)
 800c292:	2283      	movs	r2, #131	; 0x83
 800c294:	499b      	ldr	r1, [pc, #620]	; (800c504 <tcp_input+0x284>)
 800c296:	489c      	ldr	r0, [pc, #624]	; (800c508 <tcp_input+0x288>)
 800c298:	f006 fe56 	bl	8012f48 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	4a9a      	ldr	r2, [pc, #616]	; (800c50c <tcp_input+0x28c>)
 800c2a2:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	895b      	ldrh	r3, [r3, #10]
 800c2a8:	2b13      	cmp	r3, #19
 800c2aa:	f240 83c4 	bls.w	800ca36 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c2ae:	4b98      	ldr	r3, [pc, #608]	; (800c510 <tcp_input+0x290>)
 800c2b0:	695b      	ldr	r3, [r3, #20]
 800c2b2:	4a97      	ldr	r2, [pc, #604]	; (800c510 <tcp_input+0x290>)
 800c2b4:	6812      	ldr	r2, [r2, #0]
 800c2b6:	4611      	mov	r1, r2
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	f005 fc43 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	f040 83ba 	bne.w	800ca3a <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800c2c6:	4b92      	ldr	r3, [pc, #584]	; (800c510 <tcp_input+0x290>)
 800c2c8:	695b      	ldr	r3, [r3, #20]
 800c2ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c2ce:	2be0      	cmp	r3, #224	; 0xe0
 800c2d0:	f000 83b3 	beq.w	800ca3a <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800c2d4:	4b8d      	ldr	r3, [pc, #564]	; (800c50c <tcp_input+0x28c>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	899b      	ldrh	r3, [r3, #12]
 800c2da:	b29b      	uxth	r3, r3
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f7fc fdef 	bl	8008ec0 <lwip_htons>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	0b1b      	lsrs	r3, r3, #12
 800c2e6:	b29b      	uxth	r3, r3
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	009b      	lsls	r3, r3, #2
 800c2ec:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800c2ee:	7cbb      	ldrb	r3, [r7, #18]
 800c2f0:	2b13      	cmp	r3, #19
 800c2f2:	f240 83a4 	bls.w	800ca3e <tcp_input+0x7be>
 800c2f6:	7cbb      	ldrb	r3, [r7, #18]
 800c2f8:	b29a      	uxth	r2, r3
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	891b      	ldrh	r3, [r3, #8]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	f200 839d 	bhi.w	800ca3e <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800c304:	7cbb      	ldrb	r3, [r7, #18]
 800c306:	b29b      	uxth	r3, r3
 800c308:	3b14      	subs	r3, #20
 800c30a:	b29a      	uxth	r2, r3
 800c30c:	4b81      	ldr	r3, [pc, #516]	; (800c514 <tcp_input+0x294>)
 800c30e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800c310:	4b81      	ldr	r3, [pc, #516]	; (800c518 <tcp_input+0x298>)
 800c312:	2200      	movs	r2, #0
 800c314:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	895a      	ldrh	r2, [r3, #10]
 800c31a:	7cbb      	ldrb	r3, [r7, #18]
 800c31c:	b29b      	uxth	r3, r3
 800c31e:	429a      	cmp	r2, r3
 800c320:	d309      	bcc.n	800c336 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800c322:	4b7c      	ldr	r3, [pc, #496]	; (800c514 <tcp_input+0x294>)
 800c324:	881a      	ldrh	r2, [r3, #0]
 800c326:	4b7d      	ldr	r3, [pc, #500]	; (800c51c <tcp_input+0x29c>)
 800c328:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800c32a:	7cbb      	ldrb	r3, [r7, #18]
 800c32c:	4619      	mov	r1, r3
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f7fe f8ec 	bl	800a50c <pbuf_remove_header>
 800c334:	e04e      	b.n	800c3d4 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d105      	bne.n	800c34a <tcp_input+0xca>
 800c33e:	4b70      	ldr	r3, [pc, #448]	; (800c500 <tcp_input+0x280>)
 800c340:	22c2      	movs	r2, #194	; 0xc2
 800c342:	4977      	ldr	r1, [pc, #476]	; (800c520 <tcp_input+0x2a0>)
 800c344:	4870      	ldr	r0, [pc, #448]	; (800c508 <tcp_input+0x288>)
 800c346:	f006 fdff 	bl	8012f48 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800c34a:	2114      	movs	r1, #20
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f7fe f8dd 	bl	800a50c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	895a      	ldrh	r2, [r3, #10]
 800c356:	4b71      	ldr	r3, [pc, #452]	; (800c51c <tcp_input+0x29c>)
 800c358:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800c35a:	4b6e      	ldr	r3, [pc, #440]	; (800c514 <tcp_input+0x294>)
 800c35c:	881a      	ldrh	r2, [r3, #0]
 800c35e:	4b6f      	ldr	r3, [pc, #444]	; (800c51c <tcp_input+0x29c>)
 800c360:	881b      	ldrh	r3, [r3, #0]
 800c362:	1ad3      	subs	r3, r2, r3
 800c364:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800c366:	4b6d      	ldr	r3, [pc, #436]	; (800c51c <tcp_input+0x29c>)
 800c368:	881b      	ldrh	r3, [r3, #0]
 800c36a:	4619      	mov	r1, r3
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f7fe f8cd 	bl	800a50c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	895b      	ldrh	r3, [r3, #10]
 800c378:	8a3a      	ldrh	r2, [r7, #16]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	f200 8361 	bhi.w	800ca42 <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	685b      	ldr	r3, [r3, #4]
 800c386:	4a64      	ldr	r2, [pc, #400]	; (800c518 <tcp_input+0x298>)
 800c388:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	8a3a      	ldrh	r2, [r7, #16]
 800c390:	4611      	mov	r1, r2
 800c392:	4618      	mov	r0, r3
 800c394:	f7fe f8ba 	bl	800a50c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	891a      	ldrh	r2, [r3, #8]
 800c39c:	8a3b      	ldrh	r3, [r7, #16]
 800c39e:	1ad3      	subs	r3, r2, r3
 800c3a0:	b29a      	uxth	r2, r3
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	895b      	ldrh	r3, [r3, #10]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d005      	beq.n	800c3ba <tcp_input+0x13a>
 800c3ae:	4b54      	ldr	r3, [pc, #336]	; (800c500 <tcp_input+0x280>)
 800c3b0:	22df      	movs	r2, #223	; 0xdf
 800c3b2:	495c      	ldr	r1, [pc, #368]	; (800c524 <tcp_input+0x2a4>)
 800c3b4:	4854      	ldr	r0, [pc, #336]	; (800c508 <tcp_input+0x288>)
 800c3b6:	f006 fdc7 	bl	8012f48 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	891a      	ldrh	r2, [r3, #8]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	891b      	ldrh	r3, [r3, #8]
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	d005      	beq.n	800c3d4 <tcp_input+0x154>
 800c3c8:	4b4d      	ldr	r3, [pc, #308]	; (800c500 <tcp_input+0x280>)
 800c3ca:	22e0      	movs	r2, #224	; 0xe0
 800c3cc:	4956      	ldr	r1, [pc, #344]	; (800c528 <tcp_input+0x2a8>)
 800c3ce:	484e      	ldr	r0, [pc, #312]	; (800c508 <tcp_input+0x288>)
 800c3d0:	f006 fdba 	bl	8012f48 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800c3d4:	4b4d      	ldr	r3, [pc, #308]	; (800c50c <tcp_input+0x28c>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	881b      	ldrh	r3, [r3, #0]
 800c3da:	b29b      	uxth	r3, r3
 800c3dc:	4a4b      	ldr	r2, [pc, #300]	; (800c50c <tcp_input+0x28c>)
 800c3de:	6814      	ldr	r4, [r2, #0]
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	f7fc fd6d 	bl	8008ec0 <lwip_htons>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800c3ea:	4b48      	ldr	r3, [pc, #288]	; (800c50c <tcp_input+0x28c>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	885b      	ldrh	r3, [r3, #2]
 800c3f0:	b29b      	uxth	r3, r3
 800c3f2:	4a46      	ldr	r2, [pc, #280]	; (800c50c <tcp_input+0x28c>)
 800c3f4:	6814      	ldr	r4, [r2, #0]
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f7fc fd62 	bl	8008ec0 <lwip_htons>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800c400:	4b42      	ldr	r3, [pc, #264]	; (800c50c <tcp_input+0x28c>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	685b      	ldr	r3, [r3, #4]
 800c406:	4a41      	ldr	r2, [pc, #260]	; (800c50c <tcp_input+0x28c>)
 800c408:	6814      	ldr	r4, [r2, #0]
 800c40a:	4618      	mov	r0, r3
 800c40c:	f7fc fd6d 	bl	8008eea <lwip_htonl>
 800c410:	4603      	mov	r3, r0
 800c412:	6063      	str	r3, [r4, #4]
 800c414:	6863      	ldr	r3, [r4, #4]
 800c416:	4a45      	ldr	r2, [pc, #276]	; (800c52c <tcp_input+0x2ac>)
 800c418:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800c41a:	4b3c      	ldr	r3, [pc, #240]	; (800c50c <tcp_input+0x28c>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	689b      	ldr	r3, [r3, #8]
 800c420:	4a3a      	ldr	r2, [pc, #232]	; (800c50c <tcp_input+0x28c>)
 800c422:	6814      	ldr	r4, [r2, #0]
 800c424:	4618      	mov	r0, r3
 800c426:	f7fc fd60 	bl	8008eea <lwip_htonl>
 800c42a:	4603      	mov	r3, r0
 800c42c:	60a3      	str	r3, [r4, #8]
 800c42e:	68a3      	ldr	r3, [r4, #8]
 800c430:	4a3f      	ldr	r2, [pc, #252]	; (800c530 <tcp_input+0x2b0>)
 800c432:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800c434:	4b35      	ldr	r3, [pc, #212]	; (800c50c <tcp_input+0x28c>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	89db      	ldrh	r3, [r3, #14]
 800c43a:	b29b      	uxth	r3, r3
 800c43c:	4a33      	ldr	r2, [pc, #204]	; (800c50c <tcp_input+0x28c>)
 800c43e:	6814      	ldr	r4, [r2, #0]
 800c440:	4618      	mov	r0, r3
 800c442:	f7fc fd3d 	bl	8008ec0 <lwip_htons>
 800c446:	4603      	mov	r3, r0
 800c448:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800c44a:	4b30      	ldr	r3, [pc, #192]	; (800c50c <tcp_input+0x28c>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	899b      	ldrh	r3, [r3, #12]
 800c450:	b29b      	uxth	r3, r3
 800c452:	4618      	mov	r0, r3
 800c454:	f7fc fd34 	bl	8008ec0 <lwip_htons>
 800c458:	4603      	mov	r3, r0
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c460:	b2da      	uxtb	r2, r3
 800c462:	4b34      	ldr	r3, [pc, #208]	; (800c534 <tcp_input+0x2b4>)
 800c464:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	891a      	ldrh	r2, [r3, #8]
 800c46a:	4b33      	ldr	r3, [pc, #204]	; (800c538 <tcp_input+0x2b8>)
 800c46c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800c46e:	4b31      	ldr	r3, [pc, #196]	; (800c534 <tcp_input+0x2b4>)
 800c470:	781b      	ldrb	r3, [r3, #0]
 800c472:	f003 0303 	and.w	r3, r3, #3
 800c476:	2b00      	cmp	r3, #0
 800c478:	d00c      	beq.n	800c494 <tcp_input+0x214>
    tcplen++;
 800c47a:	4b2f      	ldr	r3, [pc, #188]	; (800c538 <tcp_input+0x2b8>)
 800c47c:	881b      	ldrh	r3, [r3, #0]
 800c47e:	3301      	adds	r3, #1
 800c480:	b29a      	uxth	r2, r3
 800c482:	4b2d      	ldr	r3, [pc, #180]	; (800c538 <tcp_input+0x2b8>)
 800c484:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	891a      	ldrh	r2, [r3, #8]
 800c48a:	4b2b      	ldr	r3, [pc, #172]	; (800c538 <tcp_input+0x2b8>)
 800c48c:	881b      	ldrh	r3, [r3, #0]
 800c48e:	429a      	cmp	r2, r3
 800c490:	f200 82d9 	bhi.w	800ca46 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800c494:	2300      	movs	r3, #0
 800c496:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c498:	4b28      	ldr	r3, [pc, #160]	; (800c53c <tcp_input+0x2bc>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	61fb      	str	r3, [r7, #28]
 800c49e:	e09d      	b.n	800c5dc <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800c4a0:	69fb      	ldr	r3, [r7, #28]
 800c4a2:	7d1b      	ldrb	r3, [r3, #20]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d105      	bne.n	800c4b4 <tcp_input+0x234>
 800c4a8:	4b15      	ldr	r3, [pc, #84]	; (800c500 <tcp_input+0x280>)
 800c4aa:	22fb      	movs	r2, #251	; 0xfb
 800c4ac:	4924      	ldr	r1, [pc, #144]	; (800c540 <tcp_input+0x2c0>)
 800c4ae:	4816      	ldr	r0, [pc, #88]	; (800c508 <tcp_input+0x288>)
 800c4b0:	f006 fd4a 	bl	8012f48 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800c4b4:	69fb      	ldr	r3, [r7, #28]
 800c4b6:	7d1b      	ldrb	r3, [r3, #20]
 800c4b8:	2b0a      	cmp	r3, #10
 800c4ba:	d105      	bne.n	800c4c8 <tcp_input+0x248>
 800c4bc:	4b10      	ldr	r3, [pc, #64]	; (800c500 <tcp_input+0x280>)
 800c4be:	22fc      	movs	r2, #252	; 0xfc
 800c4c0:	4920      	ldr	r1, [pc, #128]	; (800c544 <tcp_input+0x2c4>)
 800c4c2:	4811      	ldr	r0, [pc, #68]	; (800c508 <tcp_input+0x288>)
 800c4c4:	f006 fd40 	bl	8012f48 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800c4c8:	69fb      	ldr	r3, [r7, #28]
 800c4ca:	7d1b      	ldrb	r3, [r3, #20]
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	d105      	bne.n	800c4dc <tcp_input+0x25c>
 800c4d0:	4b0b      	ldr	r3, [pc, #44]	; (800c500 <tcp_input+0x280>)
 800c4d2:	22fd      	movs	r2, #253	; 0xfd
 800c4d4:	491c      	ldr	r1, [pc, #112]	; (800c548 <tcp_input+0x2c8>)
 800c4d6:	480c      	ldr	r0, [pc, #48]	; (800c508 <tcp_input+0x288>)
 800c4d8:	f006 fd36 	bl	8012f48 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c4dc:	69fb      	ldr	r3, [r7, #28]
 800c4de:	7a1b      	ldrb	r3, [r3, #8]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d033      	beq.n	800c54c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c4e4:	69fb      	ldr	r3, [r7, #28]
 800c4e6:	7a1a      	ldrb	r2, [r3, #8]
 800c4e8:	4b09      	ldr	r3, [pc, #36]	; (800c510 <tcp_input+0x290>)
 800c4ea:	685b      	ldr	r3, [r3, #4]
 800c4ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	d029      	beq.n	800c54c <tcp_input+0x2cc>
      prev = pcb;
 800c4f8:	69fb      	ldr	r3, [r7, #28]
 800c4fa:	61bb      	str	r3, [r7, #24]
      continue;
 800c4fc:	e06b      	b.n	800c5d6 <tcp_input+0x356>
 800c4fe:	bf00      	nop
 800c500:	08015194 	.word	0x08015194
 800c504:	080151c8 	.word	0x080151c8
 800c508:	080151e0 	.word	0x080151e0
 800c50c:	20007d0c 	.word	0x20007d0c
 800c510:	2000b460 	.word	0x2000b460
 800c514:	20007d10 	.word	0x20007d10
 800c518:	20007d14 	.word	0x20007d14
 800c51c:	20007d12 	.word	0x20007d12
 800c520:	08015208 	.word	0x08015208
 800c524:	08015218 	.word	0x08015218
 800c528:	08015224 	.word	0x08015224
 800c52c:	20007d1c 	.word	0x20007d1c
 800c530:	20007d20 	.word	0x20007d20
 800c534:	20007d28 	.word	0x20007d28
 800c538:	20007d26 	.word	0x20007d26
 800c53c:	2000eb74 	.word	0x2000eb74
 800c540:	08015244 	.word	0x08015244
 800c544:	0801526c 	.word	0x0801526c
 800c548:	08015298 	.word	0x08015298
    }

    if (pcb->remote_port == tcphdr->src &&
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	8b1a      	ldrh	r2, [r3, #24]
 800c550:	4b94      	ldr	r3, [pc, #592]	; (800c7a4 <tcp_input+0x524>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	881b      	ldrh	r3, [r3, #0]
 800c556:	b29b      	uxth	r3, r3
 800c558:	429a      	cmp	r2, r3
 800c55a:	d13a      	bne.n	800c5d2 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800c55c:	69fb      	ldr	r3, [r7, #28]
 800c55e:	8ada      	ldrh	r2, [r3, #22]
 800c560:	4b90      	ldr	r3, [pc, #576]	; (800c7a4 <tcp_input+0x524>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	885b      	ldrh	r3, [r3, #2]
 800c566:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800c568:	429a      	cmp	r2, r3
 800c56a:	d132      	bne.n	800c5d2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c56c:	69fb      	ldr	r3, [r7, #28]
 800c56e:	685a      	ldr	r2, [r3, #4]
 800c570:	4b8d      	ldr	r3, [pc, #564]	; (800c7a8 <tcp_input+0x528>)
 800c572:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800c574:	429a      	cmp	r2, r3
 800c576:	d12c      	bne.n	800c5d2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c578:	69fb      	ldr	r3, [r7, #28]
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	4b8a      	ldr	r3, [pc, #552]	; (800c7a8 <tcp_input+0x528>)
 800c57e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c580:	429a      	cmp	r2, r3
 800c582:	d126      	bne.n	800c5d2 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800c584:	69fb      	ldr	r3, [r7, #28]
 800c586:	68db      	ldr	r3, [r3, #12]
 800c588:	69fa      	ldr	r2, [r7, #28]
 800c58a:	429a      	cmp	r2, r3
 800c58c:	d106      	bne.n	800c59c <tcp_input+0x31c>
 800c58e:	4b87      	ldr	r3, [pc, #540]	; (800c7ac <tcp_input+0x52c>)
 800c590:	f240 120d 	movw	r2, #269	; 0x10d
 800c594:	4986      	ldr	r1, [pc, #536]	; (800c7b0 <tcp_input+0x530>)
 800c596:	4887      	ldr	r0, [pc, #540]	; (800c7b4 <tcp_input+0x534>)
 800c598:	f006 fcd6 	bl	8012f48 <iprintf>
      if (prev != NULL) {
 800c59c:	69bb      	ldr	r3, [r7, #24]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d00a      	beq.n	800c5b8 <tcp_input+0x338>
        prev->next = pcb->next;
 800c5a2:	69fb      	ldr	r3, [r7, #28]
 800c5a4:	68da      	ldr	r2, [r3, #12]
 800c5a6:	69bb      	ldr	r3, [r7, #24]
 800c5a8:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800c5aa:	4b83      	ldr	r3, [pc, #524]	; (800c7b8 <tcp_input+0x538>)
 800c5ac:	681a      	ldr	r2, [r3, #0]
 800c5ae:	69fb      	ldr	r3, [r7, #28]
 800c5b0:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800c5b2:	4a81      	ldr	r2, [pc, #516]	; (800c7b8 <tcp_input+0x538>)
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800c5b8:	69fb      	ldr	r3, [r7, #28]
 800c5ba:	68db      	ldr	r3, [r3, #12]
 800c5bc:	69fa      	ldr	r2, [r7, #28]
 800c5be:	429a      	cmp	r2, r3
 800c5c0:	d111      	bne.n	800c5e6 <tcp_input+0x366>
 800c5c2:	4b7a      	ldr	r3, [pc, #488]	; (800c7ac <tcp_input+0x52c>)
 800c5c4:	f240 1215 	movw	r2, #277	; 0x115
 800c5c8:	497c      	ldr	r1, [pc, #496]	; (800c7bc <tcp_input+0x53c>)
 800c5ca:	487a      	ldr	r0, [pc, #488]	; (800c7b4 <tcp_input+0x534>)
 800c5cc:	f006 fcbc 	bl	8012f48 <iprintf>
      break;
 800c5d0:	e009      	b.n	800c5e6 <tcp_input+0x366>
    }
    prev = pcb;
 800c5d2:	69fb      	ldr	r3, [r7, #28]
 800c5d4:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c5d6:	69fb      	ldr	r3, [r7, #28]
 800c5d8:	68db      	ldr	r3, [r3, #12]
 800c5da:	61fb      	str	r3, [r7, #28]
 800c5dc:	69fb      	ldr	r3, [r7, #28]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	f47f af5e 	bne.w	800c4a0 <tcp_input+0x220>
 800c5e4:	e000      	b.n	800c5e8 <tcp_input+0x368>
      break;
 800c5e6:	bf00      	nop
  }

  if (pcb == NULL) {
 800c5e8:	69fb      	ldr	r3, [r7, #28]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	f040 8095 	bne.w	800c71a <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c5f0:	4b73      	ldr	r3, [pc, #460]	; (800c7c0 <tcp_input+0x540>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	61fb      	str	r3, [r7, #28]
 800c5f6:	e03f      	b.n	800c678 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c5f8:	69fb      	ldr	r3, [r7, #28]
 800c5fa:	7d1b      	ldrb	r3, [r3, #20]
 800c5fc:	2b0a      	cmp	r3, #10
 800c5fe:	d006      	beq.n	800c60e <tcp_input+0x38e>
 800c600:	4b6a      	ldr	r3, [pc, #424]	; (800c7ac <tcp_input+0x52c>)
 800c602:	f240 121f 	movw	r2, #287	; 0x11f
 800c606:	496f      	ldr	r1, [pc, #444]	; (800c7c4 <tcp_input+0x544>)
 800c608:	486a      	ldr	r0, [pc, #424]	; (800c7b4 <tcp_input+0x534>)
 800c60a:	f006 fc9d 	bl	8012f48 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c60e:	69fb      	ldr	r3, [r7, #28]
 800c610:	7a1b      	ldrb	r3, [r3, #8]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d009      	beq.n	800c62a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c616:	69fb      	ldr	r3, [r7, #28]
 800c618:	7a1a      	ldrb	r2, [r3, #8]
 800c61a:	4b63      	ldr	r3, [pc, #396]	; (800c7a8 <tcp_input+0x528>)
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c622:	3301      	adds	r3, #1
 800c624:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c626:	429a      	cmp	r2, r3
 800c628:	d122      	bne.n	800c670 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800c62a:	69fb      	ldr	r3, [r7, #28]
 800c62c:	8b1a      	ldrh	r2, [r3, #24]
 800c62e:	4b5d      	ldr	r3, [pc, #372]	; (800c7a4 <tcp_input+0x524>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	881b      	ldrh	r3, [r3, #0]
 800c634:	b29b      	uxth	r3, r3
 800c636:	429a      	cmp	r2, r3
 800c638:	d11b      	bne.n	800c672 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800c63a:	69fb      	ldr	r3, [r7, #28]
 800c63c:	8ada      	ldrh	r2, [r3, #22]
 800c63e:	4b59      	ldr	r3, [pc, #356]	; (800c7a4 <tcp_input+0x524>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	885b      	ldrh	r3, [r3, #2]
 800c644:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800c646:	429a      	cmp	r2, r3
 800c648:	d113      	bne.n	800c672 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c64a:	69fb      	ldr	r3, [r7, #28]
 800c64c:	685a      	ldr	r2, [r3, #4]
 800c64e:	4b56      	ldr	r3, [pc, #344]	; (800c7a8 <tcp_input+0x528>)
 800c650:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800c652:	429a      	cmp	r2, r3
 800c654:	d10d      	bne.n	800c672 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c656:	69fb      	ldr	r3, [r7, #28]
 800c658:	681a      	ldr	r2, [r3, #0]
 800c65a:	4b53      	ldr	r3, [pc, #332]	; (800c7a8 <tcp_input+0x528>)
 800c65c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c65e:	429a      	cmp	r2, r3
 800c660:	d107      	bne.n	800c672 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800c662:	69f8      	ldr	r0, [r7, #28]
 800c664:	f000 fb54 	bl	800cd10 <tcp_timewait_input>
        }
        pbuf_free(p);
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	f7fd ffd5 	bl	800a618 <pbuf_free>
        return;
 800c66e:	e1f0      	b.n	800ca52 <tcp_input+0x7d2>
        continue;
 800c670:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c672:	69fb      	ldr	r3, [r7, #28]
 800c674:	68db      	ldr	r3, [r3, #12]
 800c676:	61fb      	str	r3, [r7, #28]
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d1bc      	bne.n	800c5f8 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800c67e:	2300      	movs	r3, #0
 800c680:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c682:	4b51      	ldr	r3, [pc, #324]	; (800c7c8 <tcp_input+0x548>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	617b      	str	r3, [r7, #20]
 800c688:	e02a      	b.n	800c6e0 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800c68a:	697b      	ldr	r3, [r7, #20]
 800c68c:	7a1b      	ldrb	r3, [r3, #8]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d00c      	beq.n	800c6ac <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c692:	697b      	ldr	r3, [r7, #20]
 800c694:	7a1a      	ldrb	r2, [r3, #8]
 800c696:	4b44      	ldr	r3, [pc, #272]	; (800c7a8 <tcp_input+0x528>)
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c69e:	3301      	adds	r3, #1
 800c6a0:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d002      	beq.n	800c6ac <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	61bb      	str	r3, [r7, #24]
        continue;
 800c6aa:	e016      	b.n	800c6da <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800c6ac:	697b      	ldr	r3, [r7, #20]
 800c6ae:	8ada      	ldrh	r2, [r3, #22]
 800c6b0:	4b3c      	ldr	r3, [pc, #240]	; (800c7a4 <tcp_input+0x524>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	885b      	ldrh	r3, [r3, #2]
 800c6b6:	b29b      	uxth	r3, r3
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d10c      	bne.n	800c6d6 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800c6bc:	697b      	ldr	r3, [r7, #20]
 800c6be:	681a      	ldr	r2, [r3, #0]
 800c6c0:	4b39      	ldr	r3, [pc, #228]	; (800c7a8 <tcp_input+0x528>)
 800c6c2:	695b      	ldr	r3, [r3, #20]
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	d00f      	beq.n	800c6e8 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d00d      	beq.n	800c6ea <tcp_input+0x46a>
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d009      	beq.n	800c6ea <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c6da:	697b      	ldr	r3, [r7, #20]
 800c6dc:	68db      	ldr	r3, [r3, #12]
 800c6de:	617b      	str	r3, [r7, #20]
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1d1      	bne.n	800c68a <tcp_input+0x40a>
 800c6e6:	e000      	b.n	800c6ea <tcp_input+0x46a>
            break;
 800c6e8:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800c6ea:	697b      	ldr	r3, [r7, #20]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d014      	beq.n	800c71a <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800c6f0:	69bb      	ldr	r3, [r7, #24]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d00a      	beq.n	800c70c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800c6f6:	697b      	ldr	r3, [r7, #20]
 800c6f8:	68da      	ldr	r2, [r3, #12]
 800c6fa:	69bb      	ldr	r3, [r7, #24]
 800c6fc:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800c6fe:	4b32      	ldr	r3, [pc, #200]	; (800c7c8 <tcp_input+0x548>)
 800c700:	681a      	ldr	r2, [r3, #0]
 800c702:	697b      	ldr	r3, [r7, #20]
 800c704:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800c706:	4a30      	ldr	r2, [pc, #192]	; (800c7c8 <tcp_input+0x548>)
 800c708:	697b      	ldr	r3, [r7, #20]
 800c70a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800c70c:	6978      	ldr	r0, [r7, #20]
 800c70e:	f000 fa01 	bl	800cb14 <tcp_listen_input>
      }
      pbuf_free(p);
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f7fd ff80 	bl	800a618 <pbuf_free>
      return;
 800c718:	e19b      	b.n	800ca52 <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800c71a:	69fb      	ldr	r3, [r7, #28]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	f000 8160 	beq.w	800c9e2 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800c722:	4b2a      	ldr	r3, [pc, #168]	; (800c7cc <tcp_input+0x54c>)
 800c724:	2200      	movs	r2, #0
 800c726:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	891a      	ldrh	r2, [r3, #8]
 800c72c:	4b27      	ldr	r3, [pc, #156]	; (800c7cc <tcp_input+0x54c>)
 800c72e:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800c730:	4a26      	ldr	r2, [pc, #152]	; (800c7cc <tcp_input+0x54c>)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800c736:	4b1b      	ldr	r3, [pc, #108]	; (800c7a4 <tcp_input+0x524>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	4a24      	ldr	r2, [pc, #144]	; (800c7cc <tcp_input+0x54c>)
 800c73c:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800c73e:	4b24      	ldr	r3, [pc, #144]	; (800c7d0 <tcp_input+0x550>)
 800c740:	2200      	movs	r2, #0
 800c742:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800c744:	4b23      	ldr	r3, [pc, #140]	; (800c7d4 <tcp_input+0x554>)
 800c746:	2200      	movs	r2, #0
 800c748:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800c74a:	4b23      	ldr	r3, [pc, #140]	; (800c7d8 <tcp_input+0x558>)
 800c74c:	2200      	movs	r2, #0
 800c74e:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800c750:	4b22      	ldr	r3, [pc, #136]	; (800c7dc <tcp_input+0x55c>)
 800c752:	781b      	ldrb	r3, [r3, #0]
 800c754:	f003 0308 	and.w	r3, r3, #8
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d006      	beq.n	800c76a <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	7b5b      	ldrb	r3, [r3, #13]
 800c760:	f043 0301 	orr.w	r3, r3, #1
 800c764:	b2da      	uxtb	r2, r3
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800c76a:	69fb      	ldr	r3, [r7, #28]
 800c76c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d038      	beq.n	800c7e4 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800c772:	69f8      	ldr	r0, [r7, #28]
 800c774:	f7ff f93e 	bl	800b9f4 <tcp_process_refused_data>
 800c778:	4603      	mov	r3, r0
 800c77a:	f113 0f0d 	cmn.w	r3, #13
 800c77e:	d007      	beq.n	800c790 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800c780:	69fb      	ldr	r3, [r7, #28]
 800c782:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800c784:	2b00      	cmp	r3, #0
 800c786:	d02d      	beq.n	800c7e4 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800c788:	4b15      	ldr	r3, [pc, #84]	; (800c7e0 <tcp_input+0x560>)
 800c78a:	881b      	ldrh	r3, [r3, #0]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d029      	beq.n	800c7e4 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800c790:	69fb      	ldr	r3, [r7, #28]
 800c792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c794:	2b00      	cmp	r3, #0
 800c796:	f040 8104 	bne.w	800c9a2 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800c79a:	69f8      	ldr	r0, [r7, #28]
 800c79c:	f003 f9be 	bl	800fb1c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800c7a0:	e0ff      	b.n	800c9a2 <tcp_input+0x722>
 800c7a2:	bf00      	nop
 800c7a4:	20007d0c 	.word	0x20007d0c
 800c7a8:	2000b460 	.word	0x2000b460
 800c7ac:	08015194 	.word	0x08015194
 800c7b0:	080152c0 	.word	0x080152c0
 800c7b4:	080151e0 	.word	0x080151e0
 800c7b8:	2000eb74 	.word	0x2000eb74
 800c7bc:	080152ec 	.word	0x080152ec
 800c7c0:	2000eb84 	.word	0x2000eb84
 800c7c4:	08015318 	.word	0x08015318
 800c7c8:	2000eb7c 	.word	0x2000eb7c
 800c7cc:	20007cfc 	.word	0x20007cfc
 800c7d0:	20007d2c 	.word	0x20007d2c
 800c7d4:	20007d29 	.word	0x20007d29
 800c7d8:	20007d24 	.word	0x20007d24
 800c7dc:	20007d28 	.word	0x20007d28
 800c7e0:	20007d26 	.word	0x20007d26
      }
    }
    tcp_input_pcb = pcb;
 800c7e4:	4a9c      	ldr	r2, [pc, #624]	; (800ca58 <tcp_input+0x7d8>)
 800c7e6:	69fb      	ldr	r3, [r7, #28]
 800c7e8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800c7ea:	69f8      	ldr	r0, [r7, #28]
 800c7ec:	f000 fb0a 	bl	800ce04 <tcp_process>
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800c7f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c7f8:	f113 0f0d 	cmn.w	r3, #13
 800c7fc:	f000 80d3 	beq.w	800c9a6 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800c800:	4b96      	ldr	r3, [pc, #600]	; (800ca5c <tcp_input+0x7dc>)
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	f003 0308 	and.w	r3, r3, #8
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d015      	beq.n	800c838 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800c80c:	69fb      	ldr	r3, [r7, #28]
 800c80e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c812:	2b00      	cmp	r3, #0
 800c814:	d008      	beq.n	800c828 <tcp_input+0x5a8>
 800c816:	69fb      	ldr	r3, [r7, #28]
 800c818:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c81c:	69fa      	ldr	r2, [r7, #28]
 800c81e:	6912      	ldr	r2, [r2, #16]
 800c820:	f06f 010d 	mvn.w	r1, #13
 800c824:	4610      	mov	r0, r2
 800c826:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800c828:	69f9      	ldr	r1, [r7, #28]
 800c82a:	488d      	ldr	r0, [pc, #564]	; (800ca60 <tcp_input+0x7e0>)
 800c82c:	f7ff fbb0 	bl	800bf90 <tcp_pcb_remove>
        tcp_free(pcb);
 800c830:	69f8      	ldr	r0, [r7, #28]
 800c832:	f7fe f99d 	bl	800ab70 <tcp_free>
 800c836:	e0c1      	b.n	800c9bc <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800c838:	2300      	movs	r3, #0
 800c83a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800c83c:	4b89      	ldr	r3, [pc, #548]	; (800ca64 <tcp_input+0x7e4>)
 800c83e:	881b      	ldrh	r3, [r3, #0]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d01d      	beq.n	800c880 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800c844:	4b87      	ldr	r3, [pc, #540]	; (800ca64 <tcp_input+0x7e4>)
 800c846:	881b      	ldrh	r3, [r3, #0]
 800c848:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800c84a:	69fb      	ldr	r3, [r7, #28]
 800c84c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c850:	2b00      	cmp	r3, #0
 800c852:	d00a      	beq.n	800c86a <tcp_input+0x5ea>
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c85a:	69fa      	ldr	r2, [r7, #28]
 800c85c:	6910      	ldr	r0, [r2, #16]
 800c85e:	89fa      	ldrh	r2, [r7, #14]
 800c860:	69f9      	ldr	r1, [r7, #28]
 800c862:	4798      	blx	r3
 800c864:	4603      	mov	r3, r0
 800c866:	74fb      	strb	r3, [r7, #19]
 800c868:	e001      	b.n	800c86e <tcp_input+0x5ee>
 800c86a:	2300      	movs	r3, #0
 800c86c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800c86e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c872:	f113 0f0d 	cmn.w	r3, #13
 800c876:	f000 8098 	beq.w	800c9aa <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800c87a:	4b7a      	ldr	r3, [pc, #488]	; (800ca64 <tcp_input+0x7e4>)
 800c87c:	2200      	movs	r2, #0
 800c87e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800c880:	69f8      	ldr	r0, [r7, #28]
 800c882:	f000 f907 	bl	800ca94 <tcp_input_delayed_close>
 800c886:	4603      	mov	r3, r0
 800c888:	2b00      	cmp	r3, #0
 800c88a:	f040 8090 	bne.w	800c9ae <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800c88e:	4b76      	ldr	r3, [pc, #472]	; (800ca68 <tcp_input+0x7e8>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d041      	beq.n	800c91a <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800c896:	69fb      	ldr	r3, [r7, #28]
 800c898:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d006      	beq.n	800c8ac <tcp_input+0x62c>
 800c89e:	4b73      	ldr	r3, [pc, #460]	; (800ca6c <tcp_input+0x7ec>)
 800c8a0:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800c8a4:	4972      	ldr	r1, [pc, #456]	; (800ca70 <tcp_input+0x7f0>)
 800c8a6:	4873      	ldr	r0, [pc, #460]	; (800ca74 <tcp_input+0x7f4>)
 800c8a8:	f006 fb4e 	bl	8012f48 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800c8ac:	69fb      	ldr	r3, [r7, #28]
 800c8ae:	8b5b      	ldrh	r3, [r3, #26]
 800c8b0:	f003 0310 	and.w	r3, r3, #16
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d008      	beq.n	800c8ca <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800c8b8:	4b6b      	ldr	r3, [pc, #428]	; (800ca68 <tcp_input+0x7e8>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f7fd feab 	bl	800a618 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800c8c2:	69f8      	ldr	r0, [r7, #28]
 800c8c4:	f7fe fc3c 	bl	800b140 <tcp_abort>
            goto aborted;
 800c8c8:	e078      	b.n	800c9bc <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800c8ca:	69fb      	ldr	r3, [r7, #28]
 800c8cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d00c      	beq.n	800c8ee <tcp_input+0x66e>
 800c8d4:	69fb      	ldr	r3, [r7, #28]
 800c8d6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	6918      	ldr	r0, [r3, #16]
 800c8de:	4b62      	ldr	r3, [pc, #392]	; (800ca68 <tcp_input+0x7e8>)
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	69f9      	ldr	r1, [r7, #28]
 800c8e6:	47a0      	blx	r4
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	74fb      	strb	r3, [r7, #19]
 800c8ec:	e008      	b.n	800c900 <tcp_input+0x680>
 800c8ee:	4b5e      	ldr	r3, [pc, #376]	; (800ca68 <tcp_input+0x7e8>)
 800c8f0:	681a      	ldr	r2, [r3, #0]
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	69f9      	ldr	r1, [r7, #28]
 800c8f6:	2000      	movs	r0, #0
 800c8f8:	f7ff f952 	bl	800bba0 <tcp_recv_null>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800c900:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c904:	f113 0f0d 	cmn.w	r3, #13
 800c908:	d053      	beq.n	800c9b2 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800c90a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d003      	beq.n	800c91a <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800c912:	4b55      	ldr	r3, [pc, #340]	; (800ca68 <tcp_input+0x7e8>)
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	69fb      	ldr	r3, [r7, #28]
 800c918:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800c91a:	4b50      	ldr	r3, [pc, #320]	; (800ca5c <tcp_input+0x7dc>)
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	f003 0320 	and.w	r3, r3, #32
 800c922:	2b00      	cmp	r3, #0
 800c924:	d030      	beq.n	800c988 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800c926:	69fb      	ldr	r3, [r7, #28]
 800c928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d009      	beq.n	800c942 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800c92e:	69fb      	ldr	r3, [r7, #28]
 800c930:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c932:	7b5a      	ldrb	r2, [r3, #13]
 800c934:	69fb      	ldr	r3, [r7, #28]
 800c936:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c938:	f042 0220 	orr.w	r2, r2, #32
 800c93c:	b2d2      	uxtb	r2, r2
 800c93e:	735a      	strb	r2, [r3, #13]
 800c940:	e022      	b.n	800c988 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800c942:	69fb      	ldr	r3, [r7, #28]
 800c944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c946:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800c94a:	d005      	beq.n	800c958 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c950:	3301      	adds	r3, #1
 800c952:	b29a      	uxth	r2, r3
 800c954:	69fb      	ldr	r3, [r7, #28]
 800c956:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800c958:	69fb      	ldr	r3, [r7, #28]
 800c95a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d00b      	beq.n	800c97a <tcp_input+0x6fa>
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800c968:	69fb      	ldr	r3, [r7, #28]
 800c96a:	6918      	ldr	r0, [r3, #16]
 800c96c:	2300      	movs	r3, #0
 800c96e:	2200      	movs	r2, #0
 800c970:	69f9      	ldr	r1, [r7, #28]
 800c972:	47a0      	blx	r4
 800c974:	4603      	mov	r3, r0
 800c976:	74fb      	strb	r3, [r7, #19]
 800c978:	e001      	b.n	800c97e <tcp_input+0x6fe>
 800c97a:	2300      	movs	r3, #0
 800c97c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800c97e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c982:	f113 0f0d 	cmn.w	r3, #13
 800c986:	d016      	beq.n	800c9b6 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800c988:	4b33      	ldr	r3, [pc, #204]	; (800ca58 <tcp_input+0x7d8>)
 800c98a:	2200      	movs	r2, #0
 800c98c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800c98e:	69f8      	ldr	r0, [r7, #28]
 800c990:	f000 f880 	bl	800ca94 <tcp_input_delayed_close>
 800c994:	4603      	mov	r3, r0
 800c996:	2b00      	cmp	r3, #0
 800c998:	d10f      	bne.n	800c9ba <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800c99a:	69f8      	ldr	r0, [r7, #28]
 800c99c:	f002 fab8 	bl	800ef10 <tcp_output>
 800c9a0:	e00c      	b.n	800c9bc <tcp_input+0x73c>
        goto aborted;
 800c9a2:	bf00      	nop
 800c9a4:	e00a      	b.n	800c9bc <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800c9a6:	bf00      	nop
 800c9a8:	e008      	b.n	800c9bc <tcp_input+0x73c>
              goto aborted;
 800c9aa:	bf00      	nop
 800c9ac:	e006      	b.n	800c9bc <tcp_input+0x73c>
          goto aborted;
 800c9ae:	bf00      	nop
 800c9b0:	e004      	b.n	800c9bc <tcp_input+0x73c>
            goto aborted;
 800c9b2:	bf00      	nop
 800c9b4:	e002      	b.n	800c9bc <tcp_input+0x73c>
              goto aborted;
 800c9b6:	bf00      	nop
 800c9b8:	e000      	b.n	800c9bc <tcp_input+0x73c>
          goto aborted;
 800c9ba:	bf00      	nop
    tcp_input_pcb = NULL;
 800c9bc:	4b26      	ldr	r3, [pc, #152]	; (800ca58 <tcp_input+0x7d8>)
 800c9be:	2200      	movs	r2, #0
 800c9c0:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800c9c2:	4b29      	ldr	r3, [pc, #164]	; (800ca68 <tcp_input+0x7e8>)
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800c9c8:	4b2b      	ldr	r3, [pc, #172]	; (800ca78 <tcp_input+0x7f8>)
 800c9ca:	685b      	ldr	r3, [r3, #4]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d03f      	beq.n	800ca50 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 800c9d0:	4b29      	ldr	r3, [pc, #164]	; (800ca78 <tcp_input+0x7f8>)
 800c9d2:	685b      	ldr	r3, [r3, #4]
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f7fd fe1f 	bl	800a618 <pbuf_free>
      inseg.p = NULL;
 800c9da:	4b27      	ldr	r3, [pc, #156]	; (800ca78 <tcp_input+0x7f8>)
 800c9dc:	2200      	movs	r2, #0
 800c9de:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800c9e0:	e036      	b.n	800ca50 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800c9e2:	4b26      	ldr	r3, [pc, #152]	; (800ca7c <tcp_input+0x7fc>)
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	899b      	ldrh	r3, [r3, #12]
 800c9e8:	b29b      	uxth	r3, r3
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f7fc fa68 	bl	8008ec0 <lwip_htons>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	b2db      	uxtb	r3, r3
 800c9f4:	f003 0304 	and.w	r3, r3, #4
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d118      	bne.n	800ca2e <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800c9fc:	4b20      	ldr	r3, [pc, #128]	; (800ca80 <tcp_input+0x800>)
 800c9fe:	6819      	ldr	r1, [r3, #0]
 800ca00:	4b20      	ldr	r3, [pc, #128]	; (800ca84 <tcp_input+0x804>)
 800ca02:	881b      	ldrh	r3, [r3, #0]
 800ca04:	461a      	mov	r2, r3
 800ca06:	4b20      	ldr	r3, [pc, #128]	; (800ca88 <tcp_input+0x808>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ca0c:	4b1b      	ldr	r3, [pc, #108]	; (800ca7c <tcp_input+0x7fc>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ca10:	885b      	ldrh	r3, [r3, #2]
 800ca12:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ca14:	4a19      	ldr	r2, [pc, #100]	; (800ca7c <tcp_input+0x7fc>)
 800ca16:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ca18:	8812      	ldrh	r2, [r2, #0]
 800ca1a:	b292      	uxth	r2, r2
 800ca1c:	9202      	str	r2, [sp, #8]
 800ca1e:	9301      	str	r3, [sp, #4]
 800ca20:	4b1a      	ldr	r3, [pc, #104]	; (800ca8c <tcp_input+0x80c>)
 800ca22:	9300      	str	r3, [sp, #0]
 800ca24:	4b1a      	ldr	r3, [pc, #104]	; (800ca90 <tcp_input+0x810>)
 800ca26:	4602      	mov	r2, r0
 800ca28:	2000      	movs	r0, #0
 800ca2a:	f003 f825 	bl	800fa78 <tcp_rst>
    pbuf_free(p);
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f7fd fdf2 	bl	800a618 <pbuf_free>
  return;
 800ca34:	e00c      	b.n	800ca50 <tcp_input+0x7d0>
    goto dropped;
 800ca36:	bf00      	nop
 800ca38:	e006      	b.n	800ca48 <tcp_input+0x7c8>
    goto dropped;
 800ca3a:	bf00      	nop
 800ca3c:	e004      	b.n	800ca48 <tcp_input+0x7c8>
    goto dropped;
 800ca3e:	bf00      	nop
 800ca40:	e002      	b.n	800ca48 <tcp_input+0x7c8>
      goto dropped;
 800ca42:	bf00      	nop
 800ca44:	e000      	b.n	800ca48 <tcp_input+0x7c8>
      goto dropped;
 800ca46:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f7fd fde5 	bl	800a618 <pbuf_free>
 800ca4e:	e000      	b.n	800ca52 <tcp_input+0x7d2>
  return;
 800ca50:	bf00      	nop
}
 800ca52:	3724      	adds	r7, #36	; 0x24
 800ca54:	46bd      	mov	sp, r7
 800ca56:	bd90      	pop	{r4, r7, pc}
 800ca58:	2000eb88 	.word	0x2000eb88
 800ca5c:	20007d29 	.word	0x20007d29
 800ca60:	2000eb74 	.word	0x2000eb74
 800ca64:	20007d24 	.word	0x20007d24
 800ca68:	20007d2c 	.word	0x20007d2c
 800ca6c:	08015194 	.word	0x08015194
 800ca70:	08015348 	.word	0x08015348
 800ca74:	080151e0 	.word	0x080151e0
 800ca78:	20007cfc 	.word	0x20007cfc
 800ca7c:	20007d0c 	.word	0x20007d0c
 800ca80:	20007d20 	.word	0x20007d20
 800ca84:	20007d26 	.word	0x20007d26
 800ca88:	20007d1c 	.word	0x20007d1c
 800ca8c:	2000b470 	.word	0x2000b470
 800ca90:	2000b474 	.word	0x2000b474

0800ca94 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b082      	sub	sp, #8
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d106      	bne.n	800cab0 <tcp_input_delayed_close+0x1c>
 800caa2:	4b17      	ldr	r3, [pc, #92]	; (800cb00 <tcp_input_delayed_close+0x6c>)
 800caa4:	f240 225a 	movw	r2, #602	; 0x25a
 800caa8:	4916      	ldr	r1, [pc, #88]	; (800cb04 <tcp_input_delayed_close+0x70>)
 800caaa:	4817      	ldr	r0, [pc, #92]	; (800cb08 <tcp_input_delayed_close+0x74>)
 800caac:	f006 fa4c 	bl	8012f48 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800cab0:	4b16      	ldr	r3, [pc, #88]	; (800cb0c <tcp_input_delayed_close+0x78>)
 800cab2:	781b      	ldrb	r3, [r3, #0]
 800cab4:	f003 0310 	and.w	r3, r3, #16
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d01c      	beq.n	800caf6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	8b5b      	ldrh	r3, [r3, #26]
 800cac0:	f003 0310 	and.w	r3, r3, #16
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d10d      	bne.n	800cae4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d008      	beq.n	800cae4 <tcp_input_delayed_close+0x50>
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cad8:	687a      	ldr	r2, [r7, #4]
 800cada:	6912      	ldr	r2, [r2, #16]
 800cadc:	f06f 010e 	mvn.w	r1, #14
 800cae0:	4610      	mov	r0, r2
 800cae2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800cae4:	6879      	ldr	r1, [r7, #4]
 800cae6:	480a      	ldr	r0, [pc, #40]	; (800cb10 <tcp_input_delayed_close+0x7c>)
 800cae8:	f7ff fa52 	bl	800bf90 <tcp_pcb_remove>
    tcp_free(pcb);
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f7fe f83f 	bl	800ab70 <tcp_free>
    return 1;
 800caf2:	2301      	movs	r3, #1
 800caf4:	e000      	b.n	800caf8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800caf6:	2300      	movs	r3, #0
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3708      	adds	r7, #8
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}
 800cb00:	08015194 	.word	0x08015194
 800cb04:	08015364 	.word	0x08015364
 800cb08:	080151e0 	.word	0x080151e0
 800cb0c:	20007d29 	.word	0x20007d29
 800cb10:	2000eb74 	.word	0x2000eb74

0800cb14 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800cb14:	b590      	push	{r4, r7, lr}
 800cb16:	b08b      	sub	sp, #44	; 0x2c
 800cb18:	af04      	add	r7, sp, #16
 800cb1a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800cb1c:	4b6f      	ldr	r3, [pc, #444]	; (800ccdc <tcp_listen_input+0x1c8>)
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	f003 0304 	and.w	r3, r3, #4
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	f040 80d2 	bne.w	800ccce <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d106      	bne.n	800cb3e <tcp_listen_input+0x2a>
 800cb30:	4b6b      	ldr	r3, [pc, #428]	; (800cce0 <tcp_listen_input+0x1cc>)
 800cb32:	f240 2281 	movw	r2, #641	; 0x281
 800cb36:	496b      	ldr	r1, [pc, #428]	; (800cce4 <tcp_listen_input+0x1d0>)
 800cb38:	486b      	ldr	r0, [pc, #428]	; (800cce8 <tcp_listen_input+0x1d4>)
 800cb3a:	f006 fa05 	bl	8012f48 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800cb3e:	4b67      	ldr	r3, [pc, #412]	; (800ccdc <tcp_listen_input+0x1c8>)
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	f003 0310 	and.w	r3, r3, #16
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d019      	beq.n	800cb7e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cb4a:	4b68      	ldr	r3, [pc, #416]	; (800ccec <tcp_listen_input+0x1d8>)
 800cb4c:	6819      	ldr	r1, [r3, #0]
 800cb4e:	4b68      	ldr	r3, [pc, #416]	; (800ccf0 <tcp_listen_input+0x1dc>)
 800cb50:	881b      	ldrh	r3, [r3, #0]
 800cb52:	461a      	mov	r2, r3
 800cb54:	4b67      	ldr	r3, [pc, #412]	; (800ccf4 <tcp_listen_input+0x1e0>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cb5a:	4b67      	ldr	r3, [pc, #412]	; (800ccf8 <tcp_listen_input+0x1e4>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cb5e:	885b      	ldrh	r3, [r3, #2]
 800cb60:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cb62:	4a65      	ldr	r2, [pc, #404]	; (800ccf8 <tcp_listen_input+0x1e4>)
 800cb64:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cb66:	8812      	ldrh	r2, [r2, #0]
 800cb68:	b292      	uxth	r2, r2
 800cb6a:	9202      	str	r2, [sp, #8]
 800cb6c:	9301      	str	r3, [sp, #4]
 800cb6e:	4b63      	ldr	r3, [pc, #396]	; (800ccfc <tcp_listen_input+0x1e8>)
 800cb70:	9300      	str	r3, [sp, #0]
 800cb72:	4b63      	ldr	r3, [pc, #396]	; (800cd00 <tcp_listen_input+0x1ec>)
 800cb74:	4602      	mov	r2, r0
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f002 ff7e 	bl	800fa78 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800cb7c:	e0a9      	b.n	800ccd2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800cb7e:	4b57      	ldr	r3, [pc, #348]	; (800ccdc <tcp_listen_input+0x1c8>)
 800cb80:	781b      	ldrb	r3, [r3, #0]
 800cb82:	f003 0302 	and.w	r3, r3, #2
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	f000 80a3 	beq.w	800ccd2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	7d5b      	ldrb	r3, [r3, #21]
 800cb90:	4618      	mov	r0, r3
 800cb92:	f7ff f929 	bl	800bde8 <tcp_alloc>
 800cb96:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d111      	bne.n	800cbc2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	699b      	ldr	r3, [r3, #24]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d00a      	beq.n	800cbbc <tcp_listen_input+0xa8>
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	699b      	ldr	r3, [r3, #24]
 800cbaa:	687a      	ldr	r2, [r7, #4]
 800cbac:	6910      	ldr	r0, [r2, #16]
 800cbae:	f04f 32ff 	mov.w	r2, #4294967295
 800cbb2:	2100      	movs	r1, #0
 800cbb4:	4798      	blx	r3
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	73bb      	strb	r3, [r7, #14]
      return;
 800cbba:	e08b      	b.n	800ccd4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800cbbc:	23f0      	movs	r3, #240	; 0xf0
 800cbbe:	73bb      	strb	r3, [r7, #14]
      return;
 800cbc0:	e088      	b.n	800ccd4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800cbc2:	4b50      	ldr	r3, [pc, #320]	; (800cd04 <tcp_listen_input+0x1f0>)
 800cbc4:	695a      	ldr	r2, [r3, #20]
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800cbca:	4b4e      	ldr	r3, [pc, #312]	; (800cd04 <tcp_listen_input+0x1f0>)
 800cbcc:	691a      	ldr	r2, [r3, #16]
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	8ada      	ldrh	r2, [r3, #22]
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800cbda:	4b47      	ldr	r3, [pc, #284]	; (800ccf8 <tcp_listen_input+0x1e4>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	881b      	ldrh	r3, [r3, #0]
 800cbe0:	b29a      	uxth	r2, r3
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800cbe6:	697b      	ldr	r3, [r7, #20]
 800cbe8:	2203      	movs	r2, #3
 800cbea:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800cbec:	4b41      	ldr	r3, [pc, #260]	; (800ccf4 <tcp_listen_input+0x1e0>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	1c5a      	adds	r2, r3, #1
 800cbf2:	697b      	ldr	r3, [r7, #20]
 800cbf4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800cbfe:	6978      	ldr	r0, [r7, #20]
 800cc00:	f7ff fa5a 	bl	800c0b8 <tcp_next_iss>
 800cc04:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800cc06:	697b      	ldr	r3, [r7, #20]
 800cc08:	693a      	ldr	r2, [r7, #16]
 800cc0a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	693a      	ldr	r2, [r7, #16]
 800cc10:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	693a      	ldr	r2, [r7, #16]
 800cc16:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	693a      	ldr	r2, [r7, #16]
 800cc1c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800cc1e:	4b35      	ldr	r3, [pc, #212]	; (800ccf4 <tcp_listen_input+0x1e0>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	1e5a      	subs	r2, r3, #1
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	691a      	ldr	r2, [r3, #16]
 800cc2c:	697b      	ldr	r3, [r7, #20]
 800cc2e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800cc30:	697b      	ldr	r3, [r7, #20]
 800cc32:	687a      	ldr	r2, [r7, #4]
 800cc34:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	7a5b      	ldrb	r3, [r3, #9]
 800cc3a:	f003 030c 	and.w	r3, r3, #12
 800cc3e:	b2da      	uxtb	r2, r3
 800cc40:	697b      	ldr	r3, [r7, #20]
 800cc42:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	7a1a      	ldrb	r2, [r3, #8]
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800cc4c:	4b2e      	ldr	r3, [pc, #184]	; (800cd08 <tcp_listen_input+0x1f4>)
 800cc4e:	681a      	ldr	r2, [r3, #0]
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	60da      	str	r2, [r3, #12]
 800cc54:	4a2c      	ldr	r2, [pc, #176]	; (800cd08 <tcp_listen_input+0x1f4>)
 800cc56:	697b      	ldr	r3, [r7, #20]
 800cc58:	6013      	str	r3, [r2, #0]
 800cc5a:	f003 f8cf 	bl	800fdfc <tcp_timer_needed>
 800cc5e:	4b2b      	ldr	r3, [pc, #172]	; (800cd0c <tcp_listen_input+0x1f8>)
 800cc60:	2201      	movs	r2, #1
 800cc62:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800cc64:	6978      	ldr	r0, [r7, #20]
 800cc66:	f001 fd8d 	bl	800e784 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800cc6a:	4b23      	ldr	r3, [pc, #140]	; (800ccf8 <tcp_listen_input+0x1e4>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	89db      	ldrh	r3, [r3, #14]
 800cc70:	b29a      	uxth	r2, r3
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800cc78:	697b      	ldr	r3, [r7, #20]
 800cc7a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800cc88:	697b      	ldr	r3, [r7, #20]
 800cc8a:	3304      	adds	r3, #4
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f004 fcc3 	bl	8011618 <ip4_route>
 800cc92:	4601      	mov	r1, r0
 800cc94:	697b      	ldr	r3, [r7, #20]
 800cc96:	3304      	adds	r3, #4
 800cc98:	461a      	mov	r2, r3
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	f7ff fa32 	bl	800c104 <tcp_eff_send_mss_netif>
 800cca0:	4603      	mov	r3, r0
 800cca2:	461a      	mov	r2, r3
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800cca8:	2112      	movs	r1, #18
 800ccaa:	6978      	ldr	r0, [r7, #20]
 800ccac:	f002 f842 	bl	800ed34 <tcp_enqueue_flags>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800ccb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d004      	beq.n	800ccc6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	6978      	ldr	r0, [r7, #20]
 800ccc0:	f7fe f980 	bl	800afc4 <tcp_abandon>
      return;
 800ccc4:	e006      	b.n	800ccd4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800ccc6:	6978      	ldr	r0, [r7, #20]
 800ccc8:	f002 f922 	bl	800ef10 <tcp_output>
  return;
 800cccc:	e001      	b.n	800ccd2 <tcp_listen_input+0x1be>
    return;
 800ccce:	bf00      	nop
 800ccd0:	e000      	b.n	800ccd4 <tcp_listen_input+0x1c0>
  return;
 800ccd2:	bf00      	nop
}
 800ccd4:	371c      	adds	r7, #28
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd90      	pop	{r4, r7, pc}
 800ccda:	bf00      	nop
 800ccdc:	20007d28 	.word	0x20007d28
 800cce0:	08015194 	.word	0x08015194
 800cce4:	0801538c 	.word	0x0801538c
 800cce8:	080151e0 	.word	0x080151e0
 800ccec:	20007d20 	.word	0x20007d20
 800ccf0:	20007d26 	.word	0x20007d26
 800ccf4:	20007d1c 	.word	0x20007d1c
 800ccf8:	20007d0c 	.word	0x20007d0c
 800ccfc:	2000b470 	.word	0x2000b470
 800cd00:	2000b474 	.word	0x2000b474
 800cd04:	2000b460 	.word	0x2000b460
 800cd08:	2000eb74 	.word	0x2000eb74
 800cd0c:	2000eb70 	.word	0x2000eb70

0800cd10 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b086      	sub	sp, #24
 800cd14:	af04      	add	r7, sp, #16
 800cd16:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800cd18:	4b2f      	ldr	r3, [pc, #188]	; (800cdd8 <tcp_timewait_input+0xc8>)
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	f003 0304 	and.w	r3, r3, #4
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d153      	bne.n	800cdcc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d106      	bne.n	800cd38 <tcp_timewait_input+0x28>
 800cd2a:	4b2c      	ldr	r3, [pc, #176]	; (800cddc <tcp_timewait_input+0xcc>)
 800cd2c:	f240 22ee 	movw	r2, #750	; 0x2ee
 800cd30:	492b      	ldr	r1, [pc, #172]	; (800cde0 <tcp_timewait_input+0xd0>)
 800cd32:	482c      	ldr	r0, [pc, #176]	; (800cde4 <tcp_timewait_input+0xd4>)
 800cd34:	f006 f908 	bl	8012f48 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800cd38:	4b27      	ldr	r3, [pc, #156]	; (800cdd8 <tcp_timewait_input+0xc8>)
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	f003 0302 	and.w	r3, r3, #2
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d02a      	beq.n	800cd9a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800cd44:	4b28      	ldr	r3, [pc, #160]	; (800cde8 <tcp_timewait_input+0xd8>)
 800cd46:	681a      	ldr	r2, [r3, #0]
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd4c:	1ad3      	subs	r3, r2, r3
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	db2d      	blt.n	800cdae <tcp_timewait_input+0x9e>
 800cd52:	4b25      	ldr	r3, [pc, #148]	; (800cde8 <tcp_timewait_input+0xd8>)
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd5a:	6879      	ldr	r1, [r7, #4]
 800cd5c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800cd5e:	440b      	add	r3, r1
 800cd60:	1ad3      	subs	r3, r2, r3
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	dc23      	bgt.n	800cdae <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cd66:	4b21      	ldr	r3, [pc, #132]	; (800cdec <tcp_timewait_input+0xdc>)
 800cd68:	6819      	ldr	r1, [r3, #0]
 800cd6a:	4b21      	ldr	r3, [pc, #132]	; (800cdf0 <tcp_timewait_input+0xe0>)
 800cd6c:	881b      	ldrh	r3, [r3, #0]
 800cd6e:	461a      	mov	r2, r3
 800cd70:	4b1d      	ldr	r3, [pc, #116]	; (800cde8 <tcp_timewait_input+0xd8>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cd76:	4b1f      	ldr	r3, [pc, #124]	; (800cdf4 <tcp_timewait_input+0xe4>)
 800cd78:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cd7a:	885b      	ldrh	r3, [r3, #2]
 800cd7c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cd7e:	4a1d      	ldr	r2, [pc, #116]	; (800cdf4 <tcp_timewait_input+0xe4>)
 800cd80:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cd82:	8812      	ldrh	r2, [r2, #0]
 800cd84:	b292      	uxth	r2, r2
 800cd86:	9202      	str	r2, [sp, #8]
 800cd88:	9301      	str	r3, [sp, #4]
 800cd8a:	4b1b      	ldr	r3, [pc, #108]	; (800cdf8 <tcp_timewait_input+0xe8>)
 800cd8c:	9300      	str	r3, [sp, #0]
 800cd8e:	4b1b      	ldr	r3, [pc, #108]	; (800cdfc <tcp_timewait_input+0xec>)
 800cd90:	4602      	mov	r2, r0
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f002 fe70 	bl	800fa78 <tcp_rst>
      return;
 800cd98:	e01b      	b.n	800cdd2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800cd9a:	4b0f      	ldr	r3, [pc, #60]	; (800cdd8 <tcp_timewait_input+0xc8>)
 800cd9c:	781b      	ldrb	r3, [r3, #0]
 800cd9e:	f003 0301 	and.w	r3, r3, #1
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d003      	beq.n	800cdae <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800cda6:	4b16      	ldr	r3, [pc, #88]	; (800ce00 <tcp_timewait_input+0xf0>)
 800cda8:	681a      	ldr	r2, [r3, #0]
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800cdae:	4b10      	ldr	r3, [pc, #64]	; (800cdf0 <tcp_timewait_input+0xe0>)
 800cdb0:	881b      	ldrh	r3, [r3, #0]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d00c      	beq.n	800cdd0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	8b5b      	ldrh	r3, [r3, #26]
 800cdba:	f043 0302 	orr.w	r3, r3, #2
 800cdbe:	b29a      	uxth	r2, r3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f002 f8a3 	bl	800ef10 <tcp_output>
  }
  return;
 800cdca:	e001      	b.n	800cdd0 <tcp_timewait_input+0xc0>
    return;
 800cdcc:	bf00      	nop
 800cdce:	e000      	b.n	800cdd2 <tcp_timewait_input+0xc2>
  return;
 800cdd0:	bf00      	nop
}
 800cdd2:	3708      	adds	r7, #8
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}
 800cdd8:	20007d28 	.word	0x20007d28
 800cddc:	08015194 	.word	0x08015194
 800cde0:	080153ac 	.word	0x080153ac
 800cde4:	080151e0 	.word	0x080151e0
 800cde8:	20007d1c 	.word	0x20007d1c
 800cdec:	20007d20 	.word	0x20007d20
 800cdf0:	20007d26 	.word	0x20007d26
 800cdf4:	20007d0c 	.word	0x20007d0c
 800cdf8:	2000b470 	.word	0x2000b470
 800cdfc:	2000b474 	.word	0x2000b474
 800ce00:	2000eb78 	.word	0x2000eb78

0800ce04 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800ce04:	b590      	push	{r4, r7, lr}
 800ce06:	b08d      	sub	sp, #52	; 0x34
 800ce08:	af04      	add	r7, sp, #16
 800ce0a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800ce10:	2300      	movs	r3, #0
 800ce12:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d106      	bne.n	800ce28 <tcp_process+0x24>
 800ce1a:	4ba5      	ldr	r3, [pc, #660]	; (800d0b0 <tcp_process+0x2ac>)
 800ce1c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800ce20:	49a4      	ldr	r1, [pc, #656]	; (800d0b4 <tcp_process+0x2b0>)
 800ce22:	48a5      	ldr	r0, [pc, #660]	; (800d0b8 <tcp_process+0x2b4>)
 800ce24:	f006 f890 	bl	8012f48 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800ce28:	4ba4      	ldr	r3, [pc, #656]	; (800d0bc <tcp_process+0x2b8>)
 800ce2a:	781b      	ldrb	r3, [r3, #0]
 800ce2c:	f003 0304 	and.w	r3, r3, #4
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d04e      	beq.n	800ced2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	7d1b      	ldrb	r3, [r3, #20]
 800ce38:	2b02      	cmp	r3, #2
 800ce3a:	d108      	bne.n	800ce4e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ce40:	4b9f      	ldr	r3, [pc, #636]	; (800d0c0 <tcp_process+0x2bc>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	429a      	cmp	r2, r3
 800ce46:	d123      	bne.n	800ce90 <tcp_process+0x8c>
        acceptable = 1;
 800ce48:	2301      	movs	r3, #1
 800ce4a:	76fb      	strb	r3, [r7, #27]
 800ce4c:	e020      	b.n	800ce90 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ce52:	4b9c      	ldr	r3, [pc, #624]	; (800d0c4 <tcp_process+0x2c0>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	429a      	cmp	r2, r3
 800ce58:	d102      	bne.n	800ce60 <tcp_process+0x5c>
        acceptable = 1;
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	76fb      	strb	r3, [r7, #27]
 800ce5e:	e017      	b.n	800ce90 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800ce60:	4b98      	ldr	r3, [pc, #608]	; (800d0c4 <tcp_process+0x2c0>)
 800ce62:	681a      	ldr	r2, [r3, #0]
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce68:	1ad3      	subs	r3, r2, r3
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	db10      	blt.n	800ce90 <tcp_process+0x8c>
 800ce6e:	4b95      	ldr	r3, [pc, #596]	; (800d0c4 <tcp_process+0x2c0>)
 800ce70:	681a      	ldr	r2, [r3, #0]
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce76:	6879      	ldr	r1, [r7, #4]
 800ce78:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800ce7a:	440b      	add	r3, r1
 800ce7c:	1ad3      	subs	r3, r2, r3
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	dc06      	bgt.n	800ce90 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	8b5b      	ldrh	r3, [r3, #26]
 800ce86:	f043 0302 	orr.w	r3, r3, #2
 800ce8a:	b29a      	uxth	r2, r3
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800ce90:	7efb      	ldrb	r3, [r7, #27]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d01b      	beq.n	800cece <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	7d1b      	ldrb	r3, [r3, #20]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d106      	bne.n	800ceac <tcp_process+0xa8>
 800ce9e:	4b84      	ldr	r3, [pc, #528]	; (800d0b0 <tcp_process+0x2ac>)
 800cea0:	f44f 724e 	mov.w	r2, #824	; 0x338
 800cea4:	4988      	ldr	r1, [pc, #544]	; (800d0c8 <tcp_process+0x2c4>)
 800cea6:	4884      	ldr	r0, [pc, #528]	; (800d0b8 <tcp_process+0x2b4>)
 800cea8:	f006 f84e 	bl	8012f48 <iprintf>
      recv_flags |= TF_RESET;
 800ceac:	4b87      	ldr	r3, [pc, #540]	; (800d0cc <tcp_process+0x2c8>)
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	f043 0308 	orr.w	r3, r3, #8
 800ceb4:	b2da      	uxtb	r2, r3
 800ceb6:	4b85      	ldr	r3, [pc, #532]	; (800d0cc <tcp_process+0x2c8>)
 800ceb8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	8b5b      	ldrh	r3, [r3, #26]
 800cebe:	f023 0301 	bic.w	r3, r3, #1
 800cec2:	b29a      	uxth	r2, r3
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800cec8:	f06f 030d 	mvn.w	r3, #13
 800cecc:	e37a      	b.n	800d5c4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800cece:	2300      	movs	r3, #0
 800ced0:	e378      	b.n	800d5c4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800ced2:	4b7a      	ldr	r3, [pc, #488]	; (800d0bc <tcp_process+0x2b8>)
 800ced4:	781b      	ldrb	r3, [r3, #0]
 800ced6:	f003 0302 	and.w	r3, r3, #2
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d010      	beq.n	800cf00 <tcp_process+0xfc>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	7d1b      	ldrb	r3, [r3, #20]
 800cee2:	2b02      	cmp	r3, #2
 800cee4:	d00c      	beq.n	800cf00 <tcp_process+0xfc>
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	7d1b      	ldrb	r3, [r3, #20]
 800ceea:	2b03      	cmp	r3, #3
 800ceec:	d008      	beq.n	800cf00 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	8b5b      	ldrh	r3, [r3, #26]
 800cef2:	f043 0302 	orr.w	r3, r3, #2
 800cef6:	b29a      	uxth	r2, r3
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800cefc:	2300      	movs	r3, #0
 800cefe:	e361      	b.n	800d5c4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	8b5b      	ldrh	r3, [r3, #26]
 800cf04:	f003 0310 	and.w	r3, r3, #16
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d103      	bne.n	800cf14 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800cf0c:	4b70      	ldr	r3, [pc, #448]	; (800d0d0 <tcp_process+0x2cc>)
 800cf0e:	681a      	ldr	r2, [r3, #0]
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2200      	movs	r2, #0
 800cf18:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2200      	movs	r2, #0
 800cf20:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f001 fc2d 	bl	800e784 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	7d1b      	ldrb	r3, [r3, #20]
 800cf2e:	3b02      	subs	r3, #2
 800cf30:	2b07      	cmp	r3, #7
 800cf32:	f200 8337 	bhi.w	800d5a4 <tcp_process+0x7a0>
 800cf36:	a201      	add	r2, pc, #4	; (adr r2, 800cf3c <tcp_process+0x138>)
 800cf38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf3c:	0800cf5d 	.word	0x0800cf5d
 800cf40:	0800d18d 	.word	0x0800d18d
 800cf44:	0800d305 	.word	0x0800d305
 800cf48:	0800d32f 	.word	0x0800d32f
 800cf4c:	0800d453 	.word	0x0800d453
 800cf50:	0800d305 	.word	0x0800d305
 800cf54:	0800d4df 	.word	0x0800d4df
 800cf58:	0800d56f 	.word	0x0800d56f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800cf5c:	4b57      	ldr	r3, [pc, #348]	; (800d0bc <tcp_process+0x2b8>)
 800cf5e:	781b      	ldrb	r3, [r3, #0]
 800cf60:	f003 0310 	and.w	r3, r3, #16
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	f000 80e4 	beq.w	800d132 <tcp_process+0x32e>
 800cf6a:	4b54      	ldr	r3, [pc, #336]	; (800d0bc <tcp_process+0x2b8>)
 800cf6c:	781b      	ldrb	r3, [r3, #0]
 800cf6e:	f003 0302 	and.w	r3, r3, #2
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	f000 80dd 	beq.w	800d132 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf7c:	1c5a      	adds	r2, r3, #1
 800cf7e:	4b50      	ldr	r3, [pc, #320]	; (800d0c0 <tcp_process+0x2bc>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	429a      	cmp	r2, r3
 800cf84:	f040 80d5 	bne.w	800d132 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800cf88:	4b4e      	ldr	r3, [pc, #312]	; (800d0c4 <tcp_process+0x2c0>)
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	1c5a      	adds	r2, r3, #1
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800cf9a:	4b49      	ldr	r3, [pc, #292]	; (800d0c0 <tcp_process+0x2bc>)
 800cf9c:	681a      	ldr	r2, [r3, #0]
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800cfa2:	4b4c      	ldr	r3, [pc, #304]	; (800d0d4 <tcp_process+0x2d0>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	89db      	ldrh	r3, [r3, #14]
 800cfa8:	b29a      	uxth	r2, r3
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800cfbc:	4b41      	ldr	r3, [pc, #260]	; (800d0c4 <tcp_process+0x2c0>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	1e5a      	subs	r2, r3, #1
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	2204      	movs	r2, #4
 800cfca:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	3304      	adds	r3, #4
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f004 fb1f 	bl	8011618 <ip4_route>
 800cfda:	4601      	mov	r1, r0
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	3304      	adds	r3, #4
 800cfe0:	461a      	mov	r2, r3
 800cfe2:	4620      	mov	r0, r4
 800cfe4:	f7ff f88e 	bl	800c104 <tcp_eff_send_mss_netif>
 800cfe8:	4603      	mov	r3, r0
 800cfea:	461a      	mov	r2, r3
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800cff4:	009a      	lsls	r2, r3, #2
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800cffa:	005b      	lsls	r3, r3, #1
 800cffc:	f241 111c 	movw	r1, #4380	; 0x111c
 800d000:	428b      	cmp	r3, r1
 800d002:	bf38      	it	cc
 800d004:	460b      	movcc	r3, r1
 800d006:	429a      	cmp	r2, r3
 800d008:	d204      	bcs.n	800d014 <tcp_process+0x210>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d00e:	009b      	lsls	r3, r3, #2
 800d010:	b29b      	uxth	r3, r3
 800d012:	e00d      	b.n	800d030 <tcp_process+0x22c>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d018:	005b      	lsls	r3, r3, #1
 800d01a:	f241 121c 	movw	r2, #4380	; 0x111c
 800d01e:	4293      	cmp	r3, r2
 800d020:	d904      	bls.n	800d02c <tcp_process+0x228>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d026:	005b      	lsls	r3, r3, #1
 800d028:	b29b      	uxth	r3, r3
 800d02a:	e001      	b.n	800d030 <tcp_process+0x22c>
 800d02c:	f241 131c 	movw	r3, #4380	; 0x111c
 800d030:	687a      	ldr	r2, [r7, #4]
 800d032:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d106      	bne.n	800d04e <tcp_process+0x24a>
 800d040:	4b1b      	ldr	r3, [pc, #108]	; (800d0b0 <tcp_process+0x2ac>)
 800d042:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800d046:	4924      	ldr	r1, [pc, #144]	; (800d0d8 <tcp_process+0x2d4>)
 800d048:	481b      	ldr	r0, [pc, #108]	; (800d0b8 <tcp_process+0x2b4>)
 800d04a:	f005 ff7d 	bl	8012f48 <iprintf>
        --pcb->snd_queuelen;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d054:	3b01      	subs	r3, #1
 800d056:	b29a      	uxth	r2, r3
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d062:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800d064:	69fb      	ldr	r3, [r7, #28]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d111      	bne.n	800d08e <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d06e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d106      	bne.n	800d084 <tcp_process+0x280>
 800d076:	4b0e      	ldr	r3, [pc, #56]	; (800d0b0 <tcp_process+0x2ac>)
 800d078:	f44f 725d 	mov.w	r2, #884	; 0x374
 800d07c:	4917      	ldr	r1, [pc, #92]	; (800d0dc <tcp_process+0x2d8>)
 800d07e:	480e      	ldr	r0, [pc, #56]	; (800d0b8 <tcp_process+0x2b4>)
 800d080:	f005 ff62 	bl	8012f48 <iprintf>
          pcb->unsent = rseg->next;
 800d084:	69fb      	ldr	r3, [r7, #28]
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	66da      	str	r2, [r3, #108]	; 0x6c
 800d08c:	e003      	b.n	800d096 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800d08e:	69fb      	ldr	r3, [r7, #28]
 800d090:	681a      	ldr	r2, [r3, #0]
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800d096:	69f8      	ldr	r0, [r7, #28]
 800d098:	f7fe fd3d 	bl	800bb16 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d11d      	bne.n	800d0e0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d0aa:	861a      	strh	r2, [r3, #48]	; 0x30
 800d0ac:	e01f      	b.n	800d0ee <tcp_process+0x2ea>
 800d0ae:	bf00      	nop
 800d0b0:	08015194 	.word	0x08015194
 800d0b4:	080153cc 	.word	0x080153cc
 800d0b8:	080151e0 	.word	0x080151e0
 800d0bc:	20007d28 	.word	0x20007d28
 800d0c0:	20007d20 	.word	0x20007d20
 800d0c4:	20007d1c 	.word	0x20007d1c
 800d0c8:	080153e8 	.word	0x080153e8
 800d0cc:	20007d29 	.word	0x20007d29
 800d0d0:	2000eb78 	.word	0x2000eb78
 800d0d4:	20007d0c 	.word	0x20007d0c
 800d0d8:	08015408 	.word	0x08015408
 800d0dc:	08015420 	.word	0x08015420
        } else {
          pcb->rtime = 0;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d00a      	beq.n	800d10e <tcp_process+0x30a>
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	6910      	ldr	r0, [r2, #16]
 800d102:	2200      	movs	r2, #0
 800d104:	6879      	ldr	r1, [r7, #4]
 800d106:	4798      	blx	r3
 800d108:	4603      	mov	r3, r0
 800d10a:	76bb      	strb	r3, [r7, #26]
 800d10c:	e001      	b.n	800d112 <tcp_process+0x30e>
 800d10e:	2300      	movs	r3, #0
 800d110:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800d112:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d116:	f113 0f0d 	cmn.w	r3, #13
 800d11a:	d102      	bne.n	800d122 <tcp_process+0x31e>
          return ERR_ABRT;
 800d11c:	f06f 030c 	mvn.w	r3, #12
 800d120:	e250      	b.n	800d5c4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	8b5b      	ldrh	r3, [r3, #26]
 800d126:	f043 0302 	orr.w	r3, r3, #2
 800d12a:	b29a      	uxth	r2, r3
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800d130:	e23a      	b.n	800d5a8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800d132:	4b9d      	ldr	r3, [pc, #628]	; (800d3a8 <tcp_process+0x5a4>)
 800d134:	781b      	ldrb	r3, [r3, #0]
 800d136:	f003 0310 	and.w	r3, r3, #16
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	f000 8234 	beq.w	800d5a8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d140:	4b9a      	ldr	r3, [pc, #616]	; (800d3ac <tcp_process+0x5a8>)
 800d142:	6819      	ldr	r1, [r3, #0]
 800d144:	4b9a      	ldr	r3, [pc, #616]	; (800d3b0 <tcp_process+0x5ac>)
 800d146:	881b      	ldrh	r3, [r3, #0]
 800d148:	461a      	mov	r2, r3
 800d14a:	4b9a      	ldr	r3, [pc, #616]	; (800d3b4 <tcp_process+0x5b0>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d150:	4b99      	ldr	r3, [pc, #612]	; (800d3b8 <tcp_process+0x5b4>)
 800d152:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d154:	885b      	ldrh	r3, [r3, #2]
 800d156:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d158:	4a97      	ldr	r2, [pc, #604]	; (800d3b8 <tcp_process+0x5b4>)
 800d15a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d15c:	8812      	ldrh	r2, [r2, #0]
 800d15e:	b292      	uxth	r2, r2
 800d160:	9202      	str	r2, [sp, #8]
 800d162:	9301      	str	r3, [sp, #4]
 800d164:	4b95      	ldr	r3, [pc, #596]	; (800d3bc <tcp_process+0x5b8>)
 800d166:	9300      	str	r3, [sp, #0]
 800d168:	4b95      	ldr	r3, [pc, #596]	; (800d3c0 <tcp_process+0x5bc>)
 800d16a:	4602      	mov	r2, r0
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f002 fc83 	bl	800fa78 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d178:	2b05      	cmp	r3, #5
 800d17a:	f200 8215 	bhi.w	800d5a8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2200      	movs	r2, #0
 800d182:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f002 fa4d 	bl	800f624 <tcp_rexmit_rto>
      break;
 800d18a:	e20d      	b.n	800d5a8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800d18c:	4b86      	ldr	r3, [pc, #536]	; (800d3a8 <tcp_process+0x5a4>)
 800d18e:	781b      	ldrb	r3, [r3, #0]
 800d190:	f003 0310 	and.w	r3, r3, #16
 800d194:	2b00      	cmp	r3, #0
 800d196:	f000 80a1 	beq.w	800d2dc <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d19a:	4b84      	ldr	r3, [pc, #528]	; (800d3ac <tcp_process+0x5a8>)
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1a2:	1ad3      	subs	r3, r2, r3
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	db7e      	blt.n	800d2a8 <tcp_process+0x4a4>
 800d1aa:	4b80      	ldr	r3, [pc, #512]	; (800d3ac <tcp_process+0x5a8>)
 800d1ac:	681a      	ldr	r2, [r3, #0]
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1b2:	1ad3      	subs	r3, r2, r3
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	dc77      	bgt.n	800d2a8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	2204      	movs	r2, #4
 800d1bc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d102      	bne.n	800d1cc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800d1c6:	23fa      	movs	r3, #250	; 0xfa
 800d1c8:	76bb      	strb	r3, [r7, #26]
 800d1ca:	e01d      	b.n	800d208 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1d0:	699b      	ldr	r3, [r3, #24]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d106      	bne.n	800d1e4 <tcp_process+0x3e0>
 800d1d6:	4b7b      	ldr	r3, [pc, #492]	; (800d3c4 <tcp_process+0x5c0>)
 800d1d8:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800d1dc:	497a      	ldr	r1, [pc, #488]	; (800d3c8 <tcp_process+0x5c4>)
 800d1de:	487b      	ldr	r0, [pc, #492]	; (800d3cc <tcp_process+0x5c8>)
 800d1e0:	f005 feb2 	bl	8012f48 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1e8:	699b      	ldr	r3, [r3, #24]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d00a      	beq.n	800d204 <tcp_process+0x400>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d1f2:	699b      	ldr	r3, [r3, #24]
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	6910      	ldr	r0, [r2, #16]
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	6879      	ldr	r1, [r7, #4]
 800d1fc:	4798      	blx	r3
 800d1fe:	4603      	mov	r3, r0
 800d200:	76bb      	strb	r3, [r7, #26]
 800d202:	e001      	b.n	800d208 <tcp_process+0x404>
 800d204:	23f0      	movs	r3, #240	; 0xf0
 800d206:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800d208:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d00a      	beq.n	800d226 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800d210:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d214:	f113 0f0d 	cmn.w	r3, #13
 800d218:	d002      	beq.n	800d220 <tcp_process+0x41c>
              tcp_abort(pcb);
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	f7fd ff90 	bl	800b140 <tcp_abort>
            }
            return ERR_ABRT;
 800d220:	f06f 030c 	mvn.w	r3, #12
 800d224:	e1ce      	b.n	800d5c4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800d226:	6878      	ldr	r0, [r7, #4]
 800d228:	f000 fae0 	bl	800d7ec <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800d22c:	4b68      	ldr	r3, [pc, #416]	; (800d3d0 <tcp_process+0x5cc>)
 800d22e:	881b      	ldrh	r3, [r3, #0]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d005      	beq.n	800d240 <tcp_process+0x43c>
            recv_acked--;
 800d234:	4b66      	ldr	r3, [pc, #408]	; (800d3d0 <tcp_process+0x5cc>)
 800d236:	881b      	ldrh	r3, [r3, #0]
 800d238:	3b01      	subs	r3, #1
 800d23a:	b29a      	uxth	r2, r3
 800d23c:	4b64      	ldr	r3, [pc, #400]	; (800d3d0 <tcp_process+0x5cc>)
 800d23e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d244:	009a      	lsls	r2, r3, #2
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d24a:	005b      	lsls	r3, r3, #1
 800d24c:	f241 111c 	movw	r1, #4380	; 0x111c
 800d250:	428b      	cmp	r3, r1
 800d252:	bf38      	it	cc
 800d254:	460b      	movcc	r3, r1
 800d256:	429a      	cmp	r2, r3
 800d258:	d204      	bcs.n	800d264 <tcp_process+0x460>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	b29b      	uxth	r3, r3
 800d262:	e00d      	b.n	800d280 <tcp_process+0x47c>
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d268:	005b      	lsls	r3, r3, #1
 800d26a:	f241 121c 	movw	r2, #4380	; 0x111c
 800d26e:	4293      	cmp	r3, r2
 800d270:	d904      	bls.n	800d27c <tcp_process+0x478>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d276:	005b      	lsls	r3, r3, #1
 800d278:	b29b      	uxth	r3, r3
 800d27a:	e001      	b.n	800d280 <tcp_process+0x47c>
 800d27c:	f241 131c 	movw	r3, #4380	; 0x111c
 800d280:	687a      	ldr	r2, [r7, #4]
 800d282:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800d286:	4b53      	ldr	r3, [pc, #332]	; (800d3d4 <tcp_process+0x5d0>)
 800d288:	781b      	ldrb	r3, [r3, #0]
 800d28a:	f003 0320 	and.w	r3, r3, #32
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d037      	beq.n	800d302 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	8b5b      	ldrh	r3, [r3, #26]
 800d296:	f043 0302 	orr.w	r3, r3, #2
 800d29a:	b29a      	uxth	r2, r3
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	2207      	movs	r2, #7
 800d2a4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800d2a6:	e02c      	b.n	800d302 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d2a8:	4b40      	ldr	r3, [pc, #256]	; (800d3ac <tcp_process+0x5a8>)
 800d2aa:	6819      	ldr	r1, [r3, #0]
 800d2ac:	4b40      	ldr	r3, [pc, #256]	; (800d3b0 <tcp_process+0x5ac>)
 800d2ae:	881b      	ldrh	r3, [r3, #0]
 800d2b0:	461a      	mov	r2, r3
 800d2b2:	4b40      	ldr	r3, [pc, #256]	; (800d3b4 <tcp_process+0x5b0>)
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d2b8:	4b3f      	ldr	r3, [pc, #252]	; (800d3b8 <tcp_process+0x5b4>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d2bc:	885b      	ldrh	r3, [r3, #2]
 800d2be:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d2c0:	4a3d      	ldr	r2, [pc, #244]	; (800d3b8 <tcp_process+0x5b4>)
 800d2c2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d2c4:	8812      	ldrh	r2, [r2, #0]
 800d2c6:	b292      	uxth	r2, r2
 800d2c8:	9202      	str	r2, [sp, #8]
 800d2ca:	9301      	str	r3, [sp, #4]
 800d2cc:	4b3b      	ldr	r3, [pc, #236]	; (800d3bc <tcp_process+0x5b8>)
 800d2ce:	9300      	str	r3, [sp, #0]
 800d2d0:	4b3b      	ldr	r3, [pc, #236]	; (800d3c0 <tcp_process+0x5bc>)
 800d2d2:	4602      	mov	r2, r0
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f002 fbcf 	bl	800fa78 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800d2da:	e167      	b.n	800d5ac <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800d2dc:	4b32      	ldr	r3, [pc, #200]	; (800d3a8 <tcp_process+0x5a4>)
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	f003 0302 	and.w	r3, r3, #2
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	f000 8161 	beq.w	800d5ac <tcp_process+0x7a8>
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2ee:	1e5a      	subs	r2, r3, #1
 800d2f0:	4b30      	ldr	r3, [pc, #192]	; (800d3b4 <tcp_process+0x5b0>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	f040 8159 	bne.w	800d5ac <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f002 f9b4 	bl	800f668 <tcp_rexmit>
      break;
 800d300:	e154      	b.n	800d5ac <tcp_process+0x7a8>
 800d302:	e153      	b.n	800d5ac <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f000 fa71 	bl	800d7ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800d30a:	4b32      	ldr	r3, [pc, #200]	; (800d3d4 <tcp_process+0x5d0>)
 800d30c:	781b      	ldrb	r3, [r3, #0]
 800d30e:	f003 0320 	and.w	r3, r3, #32
 800d312:	2b00      	cmp	r3, #0
 800d314:	f000 814c 	beq.w	800d5b0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	8b5b      	ldrh	r3, [r3, #26]
 800d31c:	f043 0302 	orr.w	r3, r3, #2
 800d320:	b29a      	uxth	r2, r3
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2207      	movs	r2, #7
 800d32a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d32c:	e140      	b.n	800d5b0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f000 fa5c 	bl	800d7ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d334:	4b27      	ldr	r3, [pc, #156]	; (800d3d4 <tcp_process+0x5d0>)
 800d336:	781b      	ldrb	r3, [r3, #0]
 800d338:	f003 0320 	and.w	r3, r3, #32
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d071      	beq.n	800d424 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d340:	4b19      	ldr	r3, [pc, #100]	; (800d3a8 <tcp_process+0x5a4>)
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	f003 0310 	and.w	r3, r3, #16
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d060      	beq.n	800d40e <tcp_process+0x60a>
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d350:	4b16      	ldr	r3, [pc, #88]	; (800d3ac <tcp_process+0x5a8>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	429a      	cmp	r2, r3
 800d356:	d15a      	bne.n	800d40e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d156      	bne.n	800d40e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	8b5b      	ldrh	r3, [r3, #26]
 800d364:	f043 0302 	orr.w	r3, r3, #2
 800d368:	b29a      	uxth	r2, r3
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f7fe fdbe 	bl	800bef0 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800d374:	4b18      	ldr	r3, [pc, #96]	; (800d3d8 <tcp_process+0x5d4>)
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	687a      	ldr	r2, [r7, #4]
 800d37a:	429a      	cmp	r2, r3
 800d37c:	d105      	bne.n	800d38a <tcp_process+0x586>
 800d37e:	4b16      	ldr	r3, [pc, #88]	; (800d3d8 <tcp_process+0x5d4>)
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	68db      	ldr	r3, [r3, #12]
 800d384:	4a14      	ldr	r2, [pc, #80]	; (800d3d8 <tcp_process+0x5d4>)
 800d386:	6013      	str	r3, [r2, #0]
 800d388:	e02e      	b.n	800d3e8 <tcp_process+0x5e4>
 800d38a:	4b13      	ldr	r3, [pc, #76]	; (800d3d8 <tcp_process+0x5d4>)
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	617b      	str	r3, [r7, #20]
 800d390:	e027      	b.n	800d3e2 <tcp_process+0x5de>
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	68db      	ldr	r3, [r3, #12]
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	429a      	cmp	r2, r3
 800d39a:	d11f      	bne.n	800d3dc <tcp_process+0x5d8>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	68da      	ldr	r2, [r3, #12]
 800d3a0:	697b      	ldr	r3, [r7, #20]
 800d3a2:	60da      	str	r2, [r3, #12]
 800d3a4:	e020      	b.n	800d3e8 <tcp_process+0x5e4>
 800d3a6:	bf00      	nop
 800d3a8:	20007d28 	.word	0x20007d28
 800d3ac:	20007d20 	.word	0x20007d20
 800d3b0:	20007d26 	.word	0x20007d26
 800d3b4:	20007d1c 	.word	0x20007d1c
 800d3b8:	20007d0c 	.word	0x20007d0c
 800d3bc:	2000b470 	.word	0x2000b470
 800d3c0:	2000b474 	.word	0x2000b474
 800d3c4:	08015194 	.word	0x08015194
 800d3c8:	08015434 	.word	0x08015434
 800d3cc:	080151e0 	.word	0x080151e0
 800d3d0:	20007d24 	.word	0x20007d24
 800d3d4:	20007d29 	.word	0x20007d29
 800d3d8:	2000eb74 	.word	0x2000eb74
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	68db      	ldr	r3, [r3, #12]
 800d3e0:	617b      	str	r3, [r7, #20]
 800d3e2:	697b      	ldr	r3, [r7, #20]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d1d4      	bne.n	800d392 <tcp_process+0x58e>
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2200      	movs	r2, #0
 800d3ec:	60da      	str	r2, [r3, #12]
 800d3ee:	4b77      	ldr	r3, [pc, #476]	; (800d5cc <tcp_process+0x7c8>)
 800d3f0:	2201      	movs	r2, #1
 800d3f2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	220a      	movs	r2, #10
 800d3f8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800d3fa:	4b75      	ldr	r3, [pc, #468]	; (800d5d0 <tcp_process+0x7cc>)
 800d3fc:	681a      	ldr	r2, [r3, #0]
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	60da      	str	r2, [r3, #12]
 800d402:	4a73      	ldr	r2, [pc, #460]	; (800d5d0 <tcp_process+0x7cc>)
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	6013      	str	r3, [r2, #0]
 800d408:	f002 fcf8 	bl	800fdfc <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800d40c:	e0d2      	b.n	800d5b4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	8b5b      	ldrh	r3, [r3, #26]
 800d412:	f043 0302 	orr.w	r3, r3, #2
 800d416:	b29a      	uxth	r2, r3
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2208      	movs	r2, #8
 800d420:	751a      	strb	r2, [r3, #20]
      break;
 800d422:	e0c7      	b.n	800d5b4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d424:	4b6b      	ldr	r3, [pc, #428]	; (800d5d4 <tcp_process+0x7d0>)
 800d426:	781b      	ldrb	r3, [r3, #0]
 800d428:	f003 0310 	and.w	r3, r3, #16
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	f000 80c1 	beq.w	800d5b4 <tcp_process+0x7b0>
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d436:	4b68      	ldr	r3, [pc, #416]	; (800d5d8 <tcp_process+0x7d4>)
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	429a      	cmp	r2, r3
 800d43c:	f040 80ba 	bne.w	800d5b4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d444:	2b00      	cmp	r3, #0
 800d446:	f040 80b5 	bne.w	800d5b4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2206      	movs	r2, #6
 800d44e:	751a      	strb	r2, [r3, #20]
      break;
 800d450:	e0b0      	b.n	800d5b4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	f000 f9ca 	bl	800d7ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d458:	4b60      	ldr	r3, [pc, #384]	; (800d5dc <tcp_process+0x7d8>)
 800d45a:	781b      	ldrb	r3, [r3, #0]
 800d45c:	f003 0320 	and.w	r3, r3, #32
 800d460:	2b00      	cmp	r3, #0
 800d462:	f000 80a9 	beq.w	800d5b8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	8b5b      	ldrh	r3, [r3, #26]
 800d46a:	f043 0302 	orr.w	r3, r3, #2
 800d46e:	b29a      	uxth	r2, r3
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f7fe fd3b 	bl	800bef0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d47a:	4b59      	ldr	r3, [pc, #356]	; (800d5e0 <tcp_process+0x7dc>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	687a      	ldr	r2, [r7, #4]
 800d480:	429a      	cmp	r2, r3
 800d482:	d105      	bne.n	800d490 <tcp_process+0x68c>
 800d484:	4b56      	ldr	r3, [pc, #344]	; (800d5e0 <tcp_process+0x7dc>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	68db      	ldr	r3, [r3, #12]
 800d48a:	4a55      	ldr	r2, [pc, #340]	; (800d5e0 <tcp_process+0x7dc>)
 800d48c:	6013      	str	r3, [r2, #0]
 800d48e:	e013      	b.n	800d4b8 <tcp_process+0x6b4>
 800d490:	4b53      	ldr	r3, [pc, #332]	; (800d5e0 <tcp_process+0x7dc>)
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	613b      	str	r3, [r7, #16]
 800d496:	e00c      	b.n	800d4b2 <tcp_process+0x6ae>
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	68db      	ldr	r3, [r3, #12]
 800d49c:	687a      	ldr	r2, [r7, #4]
 800d49e:	429a      	cmp	r2, r3
 800d4a0:	d104      	bne.n	800d4ac <tcp_process+0x6a8>
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	68da      	ldr	r2, [r3, #12]
 800d4a6:	693b      	ldr	r3, [r7, #16]
 800d4a8:	60da      	str	r2, [r3, #12]
 800d4aa:	e005      	b.n	800d4b8 <tcp_process+0x6b4>
 800d4ac:	693b      	ldr	r3, [r7, #16]
 800d4ae:	68db      	ldr	r3, [r3, #12]
 800d4b0:	613b      	str	r3, [r7, #16]
 800d4b2:	693b      	ldr	r3, [r7, #16]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d1ef      	bne.n	800d498 <tcp_process+0x694>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	60da      	str	r2, [r3, #12]
 800d4be:	4b43      	ldr	r3, [pc, #268]	; (800d5cc <tcp_process+0x7c8>)
 800d4c0:	2201      	movs	r2, #1
 800d4c2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	220a      	movs	r2, #10
 800d4c8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d4ca:	4b41      	ldr	r3, [pc, #260]	; (800d5d0 <tcp_process+0x7cc>)
 800d4cc:	681a      	ldr	r2, [r3, #0]
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	60da      	str	r2, [r3, #12]
 800d4d2:	4a3f      	ldr	r2, [pc, #252]	; (800d5d0 <tcp_process+0x7cc>)
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6013      	str	r3, [r2, #0]
 800d4d8:	f002 fc90 	bl	800fdfc <tcp_timer_needed>
      }
      break;
 800d4dc:	e06c      	b.n	800d5b8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800d4de:	6878      	ldr	r0, [r7, #4]
 800d4e0:	f000 f984 	bl	800d7ec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d4e4:	4b3b      	ldr	r3, [pc, #236]	; (800d5d4 <tcp_process+0x7d0>)
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	f003 0310 	and.w	r3, r3, #16
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d065      	beq.n	800d5bc <tcp_process+0x7b8>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d4f4:	4b38      	ldr	r3, [pc, #224]	; (800d5d8 <tcp_process+0x7d4>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	429a      	cmp	r2, r3
 800d4fa:	d15f      	bne.n	800d5bc <tcp_process+0x7b8>
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d500:	2b00      	cmp	r3, #0
 800d502:	d15b      	bne.n	800d5bc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	f7fe fcf3 	bl	800bef0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d50a:	4b35      	ldr	r3, [pc, #212]	; (800d5e0 <tcp_process+0x7dc>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	687a      	ldr	r2, [r7, #4]
 800d510:	429a      	cmp	r2, r3
 800d512:	d105      	bne.n	800d520 <tcp_process+0x71c>
 800d514:	4b32      	ldr	r3, [pc, #200]	; (800d5e0 <tcp_process+0x7dc>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	4a31      	ldr	r2, [pc, #196]	; (800d5e0 <tcp_process+0x7dc>)
 800d51c:	6013      	str	r3, [r2, #0]
 800d51e:	e013      	b.n	800d548 <tcp_process+0x744>
 800d520:	4b2f      	ldr	r3, [pc, #188]	; (800d5e0 <tcp_process+0x7dc>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	60fb      	str	r3, [r7, #12]
 800d526:	e00c      	b.n	800d542 <tcp_process+0x73e>
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	68db      	ldr	r3, [r3, #12]
 800d52c:	687a      	ldr	r2, [r7, #4]
 800d52e:	429a      	cmp	r2, r3
 800d530:	d104      	bne.n	800d53c <tcp_process+0x738>
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	68da      	ldr	r2, [r3, #12]
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	60da      	str	r2, [r3, #12]
 800d53a:	e005      	b.n	800d548 <tcp_process+0x744>
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	68db      	ldr	r3, [r3, #12]
 800d540:	60fb      	str	r3, [r7, #12]
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d1ef      	bne.n	800d528 <tcp_process+0x724>
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	2200      	movs	r2, #0
 800d54c:	60da      	str	r2, [r3, #12]
 800d54e:	4b1f      	ldr	r3, [pc, #124]	; (800d5cc <tcp_process+0x7c8>)
 800d550:	2201      	movs	r2, #1
 800d552:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	220a      	movs	r2, #10
 800d558:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d55a:	4b1d      	ldr	r3, [pc, #116]	; (800d5d0 <tcp_process+0x7cc>)
 800d55c:	681a      	ldr	r2, [r3, #0]
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	60da      	str	r2, [r3, #12]
 800d562:	4a1b      	ldr	r2, [pc, #108]	; (800d5d0 <tcp_process+0x7cc>)
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	6013      	str	r3, [r2, #0]
 800d568:	f002 fc48 	bl	800fdfc <tcp_timer_needed>
      }
      break;
 800d56c:	e026      	b.n	800d5bc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800d56e:	6878      	ldr	r0, [r7, #4]
 800d570:	f000 f93c 	bl	800d7ec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d574:	4b17      	ldr	r3, [pc, #92]	; (800d5d4 <tcp_process+0x7d0>)
 800d576:	781b      	ldrb	r3, [r3, #0]
 800d578:	f003 0310 	and.w	r3, r3, #16
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d01f      	beq.n	800d5c0 <tcp_process+0x7bc>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d584:	4b14      	ldr	r3, [pc, #80]	; (800d5d8 <tcp_process+0x7d4>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	429a      	cmp	r2, r3
 800d58a:	d119      	bne.n	800d5c0 <tcp_process+0x7bc>
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d590:	2b00      	cmp	r3, #0
 800d592:	d115      	bne.n	800d5c0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800d594:	4b11      	ldr	r3, [pc, #68]	; (800d5dc <tcp_process+0x7d8>)
 800d596:	781b      	ldrb	r3, [r3, #0]
 800d598:	f043 0310 	orr.w	r3, r3, #16
 800d59c:	b2da      	uxtb	r2, r3
 800d59e:	4b0f      	ldr	r3, [pc, #60]	; (800d5dc <tcp_process+0x7d8>)
 800d5a0:	701a      	strb	r2, [r3, #0]
      }
      break;
 800d5a2:	e00d      	b.n	800d5c0 <tcp_process+0x7bc>
    default:
      break;
 800d5a4:	bf00      	nop
 800d5a6:	e00c      	b.n	800d5c2 <tcp_process+0x7be>
      break;
 800d5a8:	bf00      	nop
 800d5aa:	e00a      	b.n	800d5c2 <tcp_process+0x7be>
      break;
 800d5ac:	bf00      	nop
 800d5ae:	e008      	b.n	800d5c2 <tcp_process+0x7be>
      break;
 800d5b0:	bf00      	nop
 800d5b2:	e006      	b.n	800d5c2 <tcp_process+0x7be>
      break;
 800d5b4:	bf00      	nop
 800d5b6:	e004      	b.n	800d5c2 <tcp_process+0x7be>
      break;
 800d5b8:	bf00      	nop
 800d5ba:	e002      	b.n	800d5c2 <tcp_process+0x7be>
      break;
 800d5bc:	bf00      	nop
 800d5be:	e000      	b.n	800d5c2 <tcp_process+0x7be>
      break;
 800d5c0:	bf00      	nop
  }
  return ERR_OK;
 800d5c2:	2300      	movs	r3, #0
}
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	3724      	adds	r7, #36	; 0x24
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd90      	pop	{r4, r7, pc}
 800d5cc:	2000eb70 	.word	0x2000eb70
 800d5d0:	2000eb84 	.word	0x2000eb84
 800d5d4:	20007d28 	.word	0x20007d28
 800d5d8:	20007d20 	.word	0x20007d20
 800d5dc:	20007d29 	.word	0x20007d29
 800d5e0:	2000eb74 	.word	0x2000eb74

0800d5e4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800d5e4:	b590      	push	{r4, r7, lr}
 800d5e6:	b085      	sub	sp, #20
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d106      	bne.n	800d602 <tcp_oos_insert_segment+0x1e>
 800d5f4:	4b3b      	ldr	r3, [pc, #236]	; (800d6e4 <tcp_oos_insert_segment+0x100>)
 800d5f6:	f240 421f 	movw	r2, #1055	; 0x41f
 800d5fa:	493b      	ldr	r1, [pc, #236]	; (800d6e8 <tcp_oos_insert_segment+0x104>)
 800d5fc:	483b      	ldr	r0, [pc, #236]	; (800d6ec <tcp_oos_insert_segment+0x108>)
 800d5fe:	f005 fca3 	bl	8012f48 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	68db      	ldr	r3, [r3, #12]
 800d606:	899b      	ldrh	r3, [r3, #12]
 800d608:	b29b      	uxth	r3, r3
 800d60a:	4618      	mov	r0, r3
 800d60c:	f7fb fc58 	bl	8008ec0 <lwip_htons>
 800d610:	4603      	mov	r3, r0
 800d612:	b2db      	uxtb	r3, r3
 800d614:	f003 0301 	and.w	r3, r3, #1
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d028      	beq.n	800d66e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800d61c:	6838      	ldr	r0, [r7, #0]
 800d61e:	f7fe fa65 	bl	800baec <tcp_segs_free>
    next = NULL;
 800d622:	2300      	movs	r3, #0
 800d624:	603b      	str	r3, [r7, #0]
 800d626:	e056      	b.n	800d6d6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d628:	683b      	ldr	r3, [r7, #0]
 800d62a:	68db      	ldr	r3, [r3, #12]
 800d62c:	899b      	ldrh	r3, [r3, #12]
 800d62e:	b29b      	uxth	r3, r3
 800d630:	4618      	mov	r0, r3
 800d632:	f7fb fc45 	bl	8008ec0 <lwip_htons>
 800d636:	4603      	mov	r3, r0
 800d638:	b2db      	uxtb	r3, r3
 800d63a:	f003 0301 	and.w	r3, r3, #1
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d00d      	beq.n	800d65e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	68db      	ldr	r3, [r3, #12]
 800d646:	899b      	ldrh	r3, [r3, #12]
 800d648:	b29c      	uxth	r4, r3
 800d64a:	2001      	movs	r0, #1
 800d64c:	f7fb fc38 	bl	8008ec0 <lwip_htons>
 800d650:	4603      	mov	r3, r0
 800d652:	461a      	mov	r2, r3
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	68db      	ldr	r3, [r3, #12]
 800d658:	4322      	orrs	r2, r4
 800d65a:	b292      	uxth	r2, r2
 800d65c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800d668:	68f8      	ldr	r0, [r7, #12]
 800d66a:	f7fe fa54 	bl	800bb16 <tcp_seg_free>
    while (next &&
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d00e      	beq.n	800d692 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	891b      	ldrh	r3, [r3, #8]
 800d678:	461a      	mov	r2, r3
 800d67a:	4b1d      	ldr	r3, [pc, #116]	; (800d6f0 <tcp_oos_insert_segment+0x10c>)
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	441a      	add	r2, r3
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	68db      	ldr	r3, [r3, #12]
 800d684:	685b      	ldr	r3, [r3, #4]
 800d686:	6839      	ldr	r1, [r7, #0]
 800d688:	8909      	ldrh	r1, [r1, #8]
 800d68a:	440b      	add	r3, r1
 800d68c:	1ad3      	subs	r3, r2, r3
    while (next &&
 800d68e:	2b00      	cmp	r3, #0
 800d690:	daca      	bge.n	800d628 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d01e      	beq.n	800d6d6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	891b      	ldrh	r3, [r3, #8]
 800d69c:	461a      	mov	r2, r3
 800d69e:	4b14      	ldr	r3, [pc, #80]	; (800d6f0 <tcp_oos_insert_segment+0x10c>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	441a      	add	r2, r3
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	68db      	ldr	r3, [r3, #12]
 800d6a8:	685b      	ldr	r3, [r3, #4]
 800d6aa:	1ad3      	subs	r3, r2, r3
    if (next &&
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	dd12      	ble.n	800d6d6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	68db      	ldr	r3, [r3, #12]
 800d6b4:	685b      	ldr	r3, [r3, #4]
 800d6b6:	b29a      	uxth	r2, r3
 800d6b8:	4b0d      	ldr	r3, [pc, #52]	; (800d6f0 <tcp_oos_insert_segment+0x10c>)
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	b29b      	uxth	r3, r3
 800d6be:	1ad3      	subs	r3, r2, r3
 800d6c0:	b29a      	uxth	r2, r3
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	685a      	ldr	r2, [r3, #4]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	891b      	ldrh	r3, [r3, #8]
 800d6ce:	4619      	mov	r1, r3
 800d6d0:	4610      	mov	r0, r2
 800d6d2:	f7fc fe1b 	bl	800a30c <pbuf_realloc>
    }
  }
  cseg->next = next;
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	601a      	str	r2, [r3, #0]
}
 800d6dc:	bf00      	nop
 800d6de:	3714      	adds	r7, #20
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	bd90      	pop	{r4, r7, pc}
 800d6e4:	08015194 	.word	0x08015194
 800d6e8:	08015454 	.word	0x08015454
 800d6ec:	080151e0 	.word	0x080151e0
 800d6f0:	20007d1c 	.word	0x20007d1c

0800d6f4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800d6f4:	b5b0      	push	{r4, r5, r7, lr}
 800d6f6:	b086      	sub	sp, #24
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	60f8      	str	r0, [r7, #12]
 800d6fc:	60b9      	str	r1, [r7, #8]
 800d6fe:	607a      	str	r2, [r7, #4]
 800d700:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800d702:	e03e      	b.n	800d782 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800d708:	68bb      	ldr	r3, [r7, #8]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800d70e:	697b      	ldr	r3, [r7, #20]
 800d710:	685b      	ldr	r3, [r3, #4]
 800d712:	4618      	mov	r0, r3
 800d714:	f7fd f80e 	bl	800a734 <pbuf_clen>
 800d718:	4603      	mov	r3, r0
 800d71a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d722:	8a7a      	ldrh	r2, [r7, #18]
 800d724:	429a      	cmp	r2, r3
 800d726:	d906      	bls.n	800d736 <tcp_free_acked_segments+0x42>
 800d728:	4b2a      	ldr	r3, [pc, #168]	; (800d7d4 <tcp_free_acked_segments+0xe0>)
 800d72a:	f240 4257 	movw	r2, #1111	; 0x457
 800d72e:	492a      	ldr	r1, [pc, #168]	; (800d7d8 <tcp_free_acked_segments+0xe4>)
 800d730:	482a      	ldr	r0, [pc, #168]	; (800d7dc <tcp_free_acked_segments+0xe8>)
 800d732:	f005 fc09 	bl	8012f48 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 800d73c:	8a7b      	ldrh	r3, [r7, #18]
 800d73e:	1ad3      	subs	r3, r2, r3
 800d740:	b29a      	uxth	r2, r3
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d748:	697b      	ldr	r3, [r7, #20]
 800d74a:	891a      	ldrh	r2, [r3, #8]
 800d74c:	4b24      	ldr	r3, [pc, #144]	; (800d7e0 <tcp_free_acked_segments+0xec>)
 800d74e:	881b      	ldrh	r3, [r3, #0]
 800d750:	4413      	add	r3, r2
 800d752:	b29a      	uxth	r2, r3
 800d754:	4b22      	ldr	r3, [pc, #136]	; (800d7e0 <tcp_free_acked_segments+0xec>)
 800d756:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800d758:	6978      	ldr	r0, [r7, #20]
 800d75a:	f7fe f9dc 	bl	800bb16 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d764:	2b00      	cmp	r3, #0
 800d766:	d00c      	beq.n	800d782 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d109      	bne.n	800d782 <tcp_free_acked_segments+0x8e>
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d106      	bne.n	800d782 <tcp_free_acked_segments+0x8e>
 800d774:	4b17      	ldr	r3, [pc, #92]	; (800d7d4 <tcp_free_acked_segments+0xe0>)
 800d776:	f240 4261 	movw	r2, #1121	; 0x461
 800d77a:	491a      	ldr	r1, [pc, #104]	; (800d7e4 <tcp_free_acked_segments+0xf0>)
 800d77c:	4817      	ldr	r0, [pc, #92]	; (800d7dc <tcp_free_acked_segments+0xe8>)
 800d77e:	f005 fbe3 	bl	8012f48 <iprintf>
  while (seg_list != NULL &&
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d020      	beq.n	800d7ca <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	68db      	ldr	r3, [r3, #12]
 800d78c:	685b      	ldr	r3, [r3, #4]
 800d78e:	4618      	mov	r0, r3
 800d790:	f7fb fbab 	bl	8008eea <lwip_htonl>
 800d794:	4604      	mov	r4, r0
 800d796:	68bb      	ldr	r3, [r7, #8]
 800d798:	891b      	ldrh	r3, [r3, #8]
 800d79a:	461d      	mov	r5, r3
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	68db      	ldr	r3, [r3, #12]
 800d7a0:	899b      	ldrh	r3, [r3, #12]
 800d7a2:	b29b      	uxth	r3, r3
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f7fb fb8b 	bl	8008ec0 <lwip_htons>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	b2db      	uxtb	r3, r3
 800d7ae:	f003 0303 	and.w	r3, r3, #3
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d001      	beq.n	800d7ba <tcp_free_acked_segments+0xc6>
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	e000      	b.n	800d7bc <tcp_free_acked_segments+0xc8>
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	442b      	add	r3, r5
 800d7be:	18e2      	adds	r2, r4, r3
 800d7c0:	4b09      	ldr	r3, [pc, #36]	; (800d7e8 <tcp_free_acked_segments+0xf4>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	dd9c      	ble.n	800d704 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800d7ca:	68bb      	ldr	r3, [r7, #8]
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3718      	adds	r7, #24
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bdb0      	pop	{r4, r5, r7, pc}
 800d7d4:	08015194 	.word	0x08015194
 800d7d8:	0801547c 	.word	0x0801547c
 800d7dc:	080151e0 	.word	0x080151e0
 800d7e0:	20007d24 	.word	0x20007d24
 800d7e4:	080154a4 	.word	0x080154a4
 800d7e8:	20007d20 	.word	0x20007d20

0800d7ec <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800d7ec:	b5b0      	push	{r4, r5, r7, lr}
 800d7ee:	b094      	sub	sp, #80	; 0x50
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d106      	bne.n	800d80c <tcp_receive+0x20>
 800d7fe:	4ba6      	ldr	r3, [pc, #664]	; (800da98 <tcp_receive+0x2ac>)
 800d800:	f240 427b 	movw	r2, #1147	; 0x47b
 800d804:	49a5      	ldr	r1, [pc, #660]	; (800da9c <tcp_receive+0x2b0>)
 800d806:	48a6      	ldr	r0, [pc, #664]	; (800daa0 <tcp_receive+0x2b4>)
 800d808:	f005 fb9e 	bl	8012f48 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	7d1b      	ldrb	r3, [r3, #20]
 800d810:	2b03      	cmp	r3, #3
 800d812:	d806      	bhi.n	800d822 <tcp_receive+0x36>
 800d814:	4ba0      	ldr	r3, [pc, #640]	; (800da98 <tcp_receive+0x2ac>)
 800d816:	f240 427c 	movw	r2, #1148	; 0x47c
 800d81a:	49a2      	ldr	r1, [pc, #648]	; (800daa4 <tcp_receive+0x2b8>)
 800d81c:	48a0      	ldr	r0, [pc, #640]	; (800daa0 <tcp_receive+0x2b4>)
 800d81e:	f005 fb93 	bl	8012f48 <iprintf>

  if (flags & TCP_ACK) {
 800d822:	4ba1      	ldr	r3, [pc, #644]	; (800daa8 <tcp_receive+0x2bc>)
 800d824:	781b      	ldrb	r3, [r3, #0]
 800d826:	f003 0310 	and.w	r3, r3, #16
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	f000 8263 	beq.w	800dcf6 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d836:	461a      	mov	r2, r3
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d83c:	4413      	add	r3, r2
 800d83e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d844:	4b99      	ldr	r3, [pc, #612]	; (800daac <tcp_receive+0x2c0>)
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	1ad3      	subs	r3, r2, r3
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	db1b      	blt.n	800d886 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d852:	4b96      	ldr	r3, [pc, #600]	; (800daac <tcp_receive+0x2c0>)
 800d854:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d856:	429a      	cmp	r2, r3
 800d858:	d106      	bne.n	800d868 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d85e:	4b94      	ldr	r3, [pc, #592]	; (800dab0 <tcp_receive+0x2c4>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	1ad3      	subs	r3, r2, r3
 800d864:	2b00      	cmp	r3, #0
 800d866:	db0e      	blt.n	800d886 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d86c:	4b90      	ldr	r3, [pc, #576]	; (800dab0 <tcp_receive+0x2c4>)
 800d86e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d870:	429a      	cmp	r2, r3
 800d872:	d125      	bne.n	800d8c0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d874:	4b8f      	ldr	r3, [pc, #572]	; (800dab4 <tcp_receive+0x2c8>)
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	89db      	ldrh	r3, [r3, #14]
 800d87a:	b29a      	uxth	r2, r3
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d882:	429a      	cmp	r2, r3
 800d884:	d91c      	bls.n	800d8c0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800d886:	4b8b      	ldr	r3, [pc, #556]	; (800dab4 <tcp_receive+0x2c8>)
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	89db      	ldrh	r3, [r3, #14]
 800d88c:	b29a      	uxth	r2, r3
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d8a0:	429a      	cmp	r2, r3
 800d8a2:	d205      	bcs.n	800d8b0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 800d8b0:	4b7e      	ldr	r3, [pc, #504]	; (800daac <tcp_receive+0x2c0>)
 800d8b2:	681a      	ldr	r2, [r3, #0]
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800d8b8:	4b7d      	ldr	r3, [pc, #500]	; (800dab0 <tcp_receive+0x2c4>)
 800d8ba:	681a      	ldr	r2, [r3, #0]
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800d8c0:	4b7b      	ldr	r3, [pc, #492]	; (800dab0 <tcp_receive+0x2c4>)
 800d8c2:	681a      	ldr	r2, [r3, #0]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8c8:	1ad3      	subs	r3, r2, r3
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	dc58      	bgt.n	800d980 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800d8ce:	4b7a      	ldr	r3, [pc, #488]	; (800dab8 <tcp_receive+0x2cc>)
 800d8d0:	881b      	ldrh	r3, [r3, #0]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d14b      	bne.n	800d96e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8da:	687a      	ldr	r2, [r7, #4]
 800d8dc:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 800d8e0:	4413      	add	r3, r2
 800d8e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d8e4:	429a      	cmp	r2, r3
 800d8e6:	d142      	bne.n	800d96e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	db3d      	blt.n	800d96e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d8f6:	4b6e      	ldr	r3, [pc, #440]	; (800dab0 <tcp_receive+0x2c4>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	d137      	bne.n	800d96e <tcp_receive+0x182>
              found_dupack = 1;
 800d8fe:	2301      	movs	r3, #1
 800d900:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d908:	2bff      	cmp	r3, #255	; 0xff
 800d90a:	d007      	beq.n	800d91c <tcp_receive+0x130>
                ++pcb->dupacks;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d912:	3301      	adds	r3, #1
 800d914:	b2da      	uxtb	r2, r3
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d922:	2b03      	cmp	r3, #3
 800d924:	d91b      	bls.n	800d95e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d930:	4413      	add	r3, r2
 800d932:	b29a      	uxth	r2, r3
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d30a      	bcc.n	800d954 <tcp_receive+0x168>
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d948:	4413      	add	r3, r2
 800d94a:	b29a      	uxth	r2, r3
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800d952:	e004      	b.n	800d95e <tcp_receive+0x172>
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d95a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d964:	2b02      	cmp	r3, #2
 800d966:	d902      	bls.n	800d96e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	f001 fee9 	bl	800f740 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800d96e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d970:	2b00      	cmp	r3, #0
 800d972:	f040 8160 	bne.w	800dc36 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2200      	movs	r2, #0
 800d97a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d97e:	e15a      	b.n	800dc36 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d980:	4b4b      	ldr	r3, [pc, #300]	; (800dab0 <tcp_receive+0x2c4>)
 800d982:	681a      	ldr	r2, [r3, #0]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d988:	1ad3      	subs	r3, r2, r3
 800d98a:	3b01      	subs	r3, #1
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	f2c0 814d 	blt.w	800dc2c <tcp_receive+0x440>
 800d992:	4b47      	ldr	r3, [pc, #284]	; (800dab0 <tcp_receive+0x2c4>)
 800d994:	681a      	ldr	r2, [r3, #0]
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d99a:	1ad3      	subs	r3, r2, r3
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	f300 8145 	bgt.w	800dc2c <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	8b5b      	ldrh	r3, [r3, #26]
 800d9a6:	f003 0304 	and.w	r3, r3, #4
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d010      	beq.n	800d9d0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	8b5b      	ldrh	r3, [r3, #26]
 800d9b2:	f023 0304 	bic.w	r3, r3, #4
 800d9b6:	b29a      	uxth	r2, r3
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800d9de:	10db      	asrs	r3, r3, #3
 800d9e0:	b21b      	sxth	r3, r3
 800d9e2:	b29a      	uxth	r2, r3
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800d9ea:	b29b      	uxth	r3, r3
 800d9ec:	4413      	add	r3, r2
 800d9ee:	b29b      	uxth	r3, r3
 800d9f0:	b21a      	sxth	r2, r3
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800d9f8:	4b2d      	ldr	r3, [pc, #180]	; (800dab0 <tcp_receive+0x2c4>)
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	b29a      	uxth	r2, r3
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da02:	b29b      	uxth	r3, r3
 800da04:	1ad3      	subs	r3, r2, r3
 800da06:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2200      	movs	r2, #0
 800da0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800da10:	4b27      	ldr	r3, [pc, #156]	; (800dab0 <tcp_receive+0x2c4>)
 800da12:	681a      	ldr	r2, [r3, #0]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	7d1b      	ldrb	r3, [r3, #20]
 800da1c:	2b03      	cmp	r3, #3
 800da1e:	f240 8096 	bls.w	800db4e <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800da2e:	429a      	cmp	r2, r3
 800da30:	d244      	bcs.n	800dabc <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	8b5b      	ldrh	r3, [r3, #26]
 800da36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d001      	beq.n	800da42 <tcp_receive+0x256>
 800da3e:	2301      	movs	r3, #1
 800da40:	e000      	b.n	800da44 <tcp_receive+0x258>
 800da42:	2302      	movs	r3, #2
 800da44:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800da48:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800da4c:	b29a      	uxth	r2, r3
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800da52:	fb12 f303 	smulbb	r3, r2, r3
 800da56:	b29b      	uxth	r3, r3
 800da58:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800da5a:	4293      	cmp	r3, r2
 800da5c:	bf28      	it	cs
 800da5e:	4613      	movcs	r3, r2
 800da60:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800da68:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800da6a:	4413      	add	r3, r2
 800da6c:	b29a      	uxth	r2, r3
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800da74:	429a      	cmp	r2, r3
 800da76:	d309      	bcc.n	800da8c <tcp_receive+0x2a0>
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800da7e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800da80:	4413      	add	r3, r2
 800da82:	b29a      	uxth	r2, r3
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800da8a:	e060      	b.n	800db4e <tcp_receive+0x362>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800da92:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800da96:	e05a      	b.n	800db4e <tcp_receive+0x362>
 800da98:	08015194 	.word	0x08015194
 800da9c:	080154c4 	.word	0x080154c4
 800daa0:	080151e0 	.word	0x080151e0
 800daa4:	080154e0 	.word	0x080154e0
 800daa8:	20007d28 	.word	0x20007d28
 800daac:	20007d1c 	.word	0x20007d1c
 800dab0:	20007d20 	.word	0x20007d20
 800dab4:	20007d0c 	.word	0x20007d0c
 800dab8:	20007d26 	.word	0x20007d26
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800dac2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dac4:	4413      	add	r3, r2
 800dac6:	b29a      	uxth	r2, r3
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dace:	429a      	cmp	r2, r3
 800dad0:	d309      	bcc.n	800dae6 <tcp_receive+0x2fa>
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800dad8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dada:	4413      	add	r3, r2
 800dadc:	b29a      	uxth	r2, r3
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dae4:	e004      	b.n	800daf0 <tcp_receive+0x304>
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800daec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d326      	bcc.n	800db4e <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800db0c:	1ad3      	subs	r3, r2, r3
 800db0e:	b29a      	uxth	r2, r3
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800db20:	4413      	add	r3, r2
 800db22:	b29a      	uxth	r2, r3
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800db2a:	429a      	cmp	r2, r3
 800db2c:	d30a      	bcc.n	800db44 <tcp_receive+0x358>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800db38:	4413      	add	r3, r2
 800db3a:	b29a      	uxth	r2, r3
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800db42:	e004      	b.n	800db4e <tcp_receive+0x362>
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800db4a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db56:	4a98      	ldr	r2, [pc, #608]	; (800ddb8 <tcp_receive+0x5cc>)
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f7ff fdcb 	bl	800d6f4 <tcp_free_acked_segments>
 800db5e:	4602      	mov	r2, r0
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db6c:	4a93      	ldr	r2, [pc, #588]	; (800ddbc <tcp_receive+0x5d0>)
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f7ff fdc0 	bl	800d6f4 <tcp_free_acked_segments>
 800db74:	4602      	mov	r2, r0
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d104      	bne.n	800db8c <tcp_receive+0x3a0>
        pcb->rtime = -1;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800db88:	861a      	strh	r2, [r3, #48]	; 0x30
 800db8a:	e002      	b.n	800db92 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2200      	movs	r2, #0
 800db90:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2200      	movs	r2, #0
 800db96:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d103      	bne.n	800dba8 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	2200      	movs	r2, #0
 800dba4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800dbae:	4b84      	ldr	r3, [pc, #528]	; (800ddc0 <tcp_receive+0x5d4>)
 800dbb0:	881b      	ldrh	r3, [r3, #0]
 800dbb2:	4413      	add	r3, r2
 800dbb4:	b29a      	uxth	r2, r3
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	8b5b      	ldrh	r3, [r3, #26]
 800dbc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d035      	beq.n	800dc34 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d118      	bne.n	800dc02 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d00c      	beq.n	800dbf2 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dbe0:	68db      	ldr	r3, [r3, #12]
 800dbe2:	685b      	ldr	r3, [r3, #4]
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7fb f980 	bl	8008eea <lwip_htonl>
 800dbea:	4603      	mov	r3, r0
 800dbec:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	dc20      	bgt.n	800dc34 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	8b5b      	ldrh	r3, [r3, #26]
 800dbf6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dbfa:	b29a      	uxth	r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800dc00:	e018      	b.n	800dc34 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc0a:	68db      	ldr	r3, [r3, #12]
 800dc0c:	685b      	ldr	r3, [r3, #4]
 800dc0e:	4618      	mov	r0, r3
 800dc10:	f7fb f96b 	bl	8008eea <lwip_htonl>
 800dc14:	4603      	mov	r3, r0
 800dc16:	1ae3      	subs	r3, r4, r3
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	dc0b      	bgt.n	800dc34 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	8b5b      	ldrh	r3, [r3, #26]
 800dc20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dc24:	b29a      	uxth	r2, r3
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800dc2a:	e003      	b.n	800dc34 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800dc2c:	6878      	ldr	r0, [r7, #4]
 800dc2e:	f001 ff75 	bl	800fb1c <tcp_send_empty_ack>
 800dc32:	e000      	b.n	800dc36 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800dc34:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d05b      	beq.n	800dcf6 <tcp_receive+0x50a>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc42:	4b60      	ldr	r3, [pc, #384]	; (800ddc4 <tcp_receive+0x5d8>)
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	1ad3      	subs	r3, r2, r3
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	da54      	bge.n	800dcf6 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800dc4c:	4b5e      	ldr	r3, [pc, #376]	; (800ddc8 <tcp_receive+0x5dc>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	b29a      	uxth	r2, r3
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc56:	b29b      	uxth	r3, r3
 800dc58:	1ad3      	subs	r3, r2, r3
 800dc5a:	b29b      	uxth	r3, r3
 800dc5c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800dc60:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800dc6a:	10db      	asrs	r3, r3, #3
 800dc6c:	b21b      	sxth	r3, r3
 800dc6e:	b29b      	uxth	r3, r3
 800dc70:	1ad3      	subs	r3, r2, r3
 800dc72:	b29b      	uxth	r3, r3
 800dc74:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800dc7e:	b29a      	uxth	r2, r3
 800dc80:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800dc84:	4413      	add	r3, r2
 800dc86:	b29b      	uxth	r3, r3
 800dc88:	b21a      	sxth	r2, r3
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800dc8e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	da05      	bge.n	800dca2 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 800dc96:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800dc9a:	425b      	negs	r3, r3
 800dc9c:	b29b      	uxth	r3, r3
 800dc9e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800dca2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800dcac:	109b      	asrs	r3, r3, #2
 800dcae:	b21b      	sxth	r3, r3
 800dcb0:	b29b      	uxth	r3, r3
 800dcb2:	1ad3      	subs	r3, r2, r3
 800dcb4:	b29b      	uxth	r3, r3
 800dcb6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800dcc0:	b29a      	uxth	r2, r3
 800dcc2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800dcc6:	4413      	add	r3, r2
 800dcc8:	b29b      	uxth	r3, r3
 800dcca:	b21a      	sxth	r2, r3
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800dcd6:	10db      	asrs	r3, r3, #3
 800dcd8:	b21b      	sxth	r3, r3
 800dcda:	b29a      	uxth	r2, r3
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	4413      	add	r3, r2
 800dce6:	b29b      	uxth	r3, r3
 800dce8:	b21a      	sxth	r2, r3
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800dcf6:	4b35      	ldr	r3, [pc, #212]	; (800ddcc <tcp_receive+0x5e0>)
 800dcf8:	881b      	ldrh	r3, [r3, #0]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	f000 84e1 	beq.w	800e6c2 <tcp_receive+0xed6>
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	7d1b      	ldrb	r3, [r3, #20]
 800dd04:	2b06      	cmp	r3, #6
 800dd06:	f200 84dc 	bhi.w	800e6c2 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd0e:	4b30      	ldr	r3, [pc, #192]	; (800ddd0 <tcp_receive+0x5e4>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	1ad3      	subs	r3, r2, r3
 800dd14:	3b01      	subs	r3, #1
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	f2c0 808e 	blt.w	800de38 <tcp_receive+0x64c>
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd20:	4b2a      	ldr	r3, [pc, #168]	; (800ddcc <tcp_receive+0x5e0>)
 800dd22:	881b      	ldrh	r3, [r3, #0]
 800dd24:	4619      	mov	r1, r3
 800dd26:	4b2a      	ldr	r3, [pc, #168]	; (800ddd0 <tcp_receive+0x5e4>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	440b      	add	r3, r1
 800dd2c:	1ad3      	subs	r3, r2, r3
 800dd2e:	3301      	adds	r3, #1
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	f300 8081 	bgt.w	800de38 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800dd36:	4b27      	ldr	r3, [pc, #156]	; (800ddd4 <tcp_receive+0x5e8>)
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd40:	4b23      	ldr	r3, [pc, #140]	; (800ddd0 <tcp_receive+0x5e4>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	1ad3      	subs	r3, r2, r3
 800dd46:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800dd48:	4b22      	ldr	r3, [pc, #136]	; (800ddd4 <tcp_receive+0x5e8>)
 800dd4a:	685b      	ldr	r3, [r3, #4]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d106      	bne.n	800dd5e <tcp_receive+0x572>
 800dd50:	4b21      	ldr	r3, [pc, #132]	; (800ddd8 <tcp_receive+0x5ec>)
 800dd52:	f240 5294 	movw	r2, #1428	; 0x594
 800dd56:	4921      	ldr	r1, [pc, #132]	; (800dddc <tcp_receive+0x5f0>)
 800dd58:	4821      	ldr	r0, [pc, #132]	; (800dde0 <tcp_receive+0x5f4>)
 800dd5a:	f005 f8f5 	bl	8012f48 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800dd5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd60:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dd64:	4293      	cmp	r3, r2
 800dd66:	d906      	bls.n	800dd76 <tcp_receive+0x58a>
 800dd68:	4b1b      	ldr	r3, [pc, #108]	; (800ddd8 <tcp_receive+0x5ec>)
 800dd6a:	f240 5295 	movw	r2, #1429	; 0x595
 800dd6e:	491d      	ldr	r1, [pc, #116]	; (800dde4 <tcp_receive+0x5f8>)
 800dd70:	481b      	ldr	r0, [pc, #108]	; (800dde0 <tcp_receive+0x5f4>)
 800dd72:	f005 f8e9 	bl	8012f48 <iprintf>
      off = (u16_t)off32;
 800dd76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd78:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800dd7c:	4b15      	ldr	r3, [pc, #84]	; (800ddd4 <tcp_receive+0x5e8>)
 800dd7e:	685b      	ldr	r3, [r3, #4]
 800dd80:	891b      	ldrh	r3, [r3, #8]
 800dd82:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800dd86:	429a      	cmp	r2, r3
 800dd88:	d906      	bls.n	800dd98 <tcp_receive+0x5ac>
 800dd8a:	4b13      	ldr	r3, [pc, #76]	; (800ddd8 <tcp_receive+0x5ec>)
 800dd8c:	f240 5297 	movw	r2, #1431	; 0x597
 800dd90:	4915      	ldr	r1, [pc, #84]	; (800dde8 <tcp_receive+0x5fc>)
 800dd92:	4813      	ldr	r0, [pc, #76]	; (800dde0 <tcp_receive+0x5f4>)
 800dd94:	f005 f8d8 	bl	8012f48 <iprintf>
      inseg.len -= off;
 800dd98:	4b0e      	ldr	r3, [pc, #56]	; (800ddd4 <tcp_receive+0x5e8>)
 800dd9a:	891a      	ldrh	r2, [r3, #8]
 800dd9c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800dda0:	1ad3      	subs	r3, r2, r3
 800dda2:	b29a      	uxth	r2, r3
 800dda4:	4b0b      	ldr	r3, [pc, #44]	; (800ddd4 <tcp_receive+0x5e8>)
 800dda6:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800dda8:	4b0a      	ldr	r3, [pc, #40]	; (800ddd4 <tcp_receive+0x5e8>)
 800ddaa:	685b      	ldr	r3, [r3, #4]
 800ddac:	891a      	ldrh	r2, [r3, #8]
 800ddae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800ddb2:	1ad3      	subs	r3, r2, r3
 800ddb4:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 800ddb6:	e029      	b.n	800de0c <tcp_receive+0x620>
 800ddb8:	080154fc 	.word	0x080154fc
 800ddbc:	08015504 	.word	0x08015504
 800ddc0:	20007d24 	.word	0x20007d24
 800ddc4:	20007d20 	.word	0x20007d20
 800ddc8:	2000eb78 	.word	0x2000eb78
 800ddcc:	20007d26 	.word	0x20007d26
 800ddd0:	20007d1c 	.word	0x20007d1c
 800ddd4:	20007cfc 	.word	0x20007cfc
 800ddd8:	08015194 	.word	0x08015194
 800dddc:	0801550c 	.word	0x0801550c
 800dde0:	080151e0 	.word	0x080151e0
 800dde4:	0801551c 	.word	0x0801551c
 800dde8:	0801552c 	.word	0x0801552c
        off -= p->len;
 800ddec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ddee:	895b      	ldrh	r3, [r3, #10]
 800ddf0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800ddf4:	1ad3      	subs	r3, r2, r3
 800ddf6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800ddfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ddfc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ddfe:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800de00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800de02:	2200      	movs	r2, #0
 800de04:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800de06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 800de0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800de0e:	895b      	ldrh	r3, [r3, #10]
 800de10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800de14:	429a      	cmp	r2, r3
 800de16:	d8e9      	bhi.n	800ddec <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800de18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800de1c:	4619      	mov	r1, r3
 800de1e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800de20:	f7fc fb74 	bl	800a50c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de28:	4a91      	ldr	r2, [pc, #580]	; (800e070 <tcp_receive+0x884>)
 800de2a:	6013      	str	r3, [r2, #0]
 800de2c:	4b91      	ldr	r3, [pc, #580]	; (800e074 <tcp_receive+0x888>)
 800de2e:	68db      	ldr	r3, [r3, #12]
 800de30:	4a8f      	ldr	r2, [pc, #572]	; (800e070 <tcp_receive+0x884>)
 800de32:	6812      	ldr	r2, [r2, #0]
 800de34:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800de36:	e00d      	b.n	800de54 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800de38:	4b8d      	ldr	r3, [pc, #564]	; (800e070 <tcp_receive+0x884>)
 800de3a:	681a      	ldr	r2, [r3, #0]
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de40:	1ad3      	subs	r3, r2, r3
 800de42:	2b00      	cmp	r3, #0
 800de44:	da06      	bge.n	800de54 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	8b5b      	ldrh	r3, [r3, #26]
 800de4a:	f043 0302 	orr.w	r3, r3, #2
 800de4e:	b29a      	uxth	r2, r3
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800de54:	4b86      	ldr	r3, [pc, #536]	; (800e070 <tcp_receive+0x884>)
 800de56:	681a      	ldr	r2, [r3, #0]
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de5c:	1ad3      	subs	r3, r2, r3
 800de5e:	2b00      	cmp	r3, #0
 800de60:	f2c0 842a 	blt.w	800e6b8 <tcp_receive+0xecc>
 800de64:	4b82      	ldr	r3, [pc, #520]	; (800e070 <tcp_receive+0x884>)
 800de66:	681a      	ldr	r2, [r3, #0]
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de6c:	6879      	ldr	r1, [r7, #4]
 800de6e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800de70:	440b      	add	r3, r1
 800de72:	1ad3      	subs	r3, r2, r3
 800de74:	3301      	adds	r3, #1
 800de76:	2b00      	cmp	r3, #0
 800de78:	f300 841e 	bgt.w	800e6b8 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800de80:	4b7b      	ldr	r3, [pc, #492]	; (800e070 <tcp_receive+0x884>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	429a      	cmp	r2, r3
 800de86:	f040 829a 	bne.w	800e3be <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800de8a:	4b7a      	ldr	r3, [pc, #488]	; (800e074 <tcp_receive+0x888>)
 800de8c:	891c      	ldrh	r4, [r3, #8]
 800de8e:	4b79      	ldr	r3, [pc, #484]	; (800e074 <tcp_receive+0x888>)
 800de90:	68db      	ldr	r3, [r3, #12]
 800de92:	899b      	ldrh	r3, [r3, #12]
 800de94:	b29b      	uxth	r3, r3
 800de96:	4618      	mov	r0, r3
 800de98:	f7fb f812 	bl	8008ec0 <lwip_htons>
 800de9c:	4603      	mov	r3, r0
 800de9e:	b2db      	uxtb	r3, r3
 800dea0:	f003 0303 	and.w	r3, r3, #3
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d001      	beq.n	800deac <tcp_receive+0x6c0>
 800dea8:	2301      	movs	r3, #1
 800deaa:	e000      	b.n	800deae <tcp_receive+0x6c2>
 800deac:	2300      	movs	r3, #0
 800deae:	4423      	add	r3, r4
 800deb0:	b29a      	uxth	r2, r3
 800deb2:	4b71      	ldr	r3, [pc, #452]	; (800e078 <tcp_receive+0x88c>)
 800deb4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800deba:	4b6f      	ldr	r3, [pc, #444]	; (800e078 <tcp_receive+0x88c>)
 800debc:	881b      	ldrh	r3, [r3, #0]
 800debe:	429a      	cmp	r2, r3
 800dec0:	d275      	bcs.n	800dfae <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800dec2:	4b6c      	ldr	r3, [pc, #432]	; (800e074 <tcp_receive+0x888>)
 800dec4:	68db      	ldr	r3, [r3, #12]
 800dec6:	899b      	ldrh	r3, [r3, #12]
 800dec8:	b29b      	uxth	r3, r3
 800deca:	4618      	mov	r0, r3
 800decc:	f7fa fff8 	bl	8008ec0 <lwip_htons>
 800ded0:	4603      	mov	r3, r0
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	f003 0301 	and.w	r3, r3, #1
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d01f      	beq.n	800df1c <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800dedc:	4b65      	ldr	r3, [pc, #404]	; (800e074 <tcp_receive+0x888>)
 800dede:	68db      	ldr	r3, [r3, #12]
 800dee0:	899b      	ldrh	r3, [r3, #12]
 800dee2:	b29b      	uxth	r3, r3
 800dee4:	b21b      	sxth	r3, r3
 800dee6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800deea:	b21c      	sxth	r4, r3
 800deec:	4b61      	ldr	r3, [pc, #388]	; (800e074 <tcp_receive+0x888>)
 800deee:	68db      	ldr	r3, [r3, #12]
 800def0:	899b      	ldrh	r3, [r3, #12]
 800def2:	b29b      	uxth	r3, r3
 800def4:	4618      	mov	r0, r3
 800def6:	f7fa ffe3 	bl	8008ec0 <lwip_htons>
 800defa:	4603      	mov	r3, r0
 800defc:	b2db      	uxtb	r3, r3
 800defe:	b29b      	uxth	r3, r3
 800df00:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800df04:	b29b      	uxth	r3, r3
 800df06:	4618      	mov	r0, r3
 800df08:	f7fa ffda 	bl	8008ec0 <lwip_htons>
 800df0c:	4603      	mov	r3, r0
 800df0e:	b21b      	sxth	r3, r3
 800df10:	4323      	orrs	r3, r4
 800df12:	b21a      	sxth	r2, r3
 800df14:	4b57      	ldr	r3, [pc, #348]	; (800e074 <tcp_receive+0x888>)
 800df16:	68db      	ldr	r3, [r3, #12]
 800df18:	b292      	uxth	r2, r2
 800df1a:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800df20:	4b54      	ldr	r3, [pc, #336]	; (800e074 <tcp_receive+0x888>)
 800df22:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800df24:	4b53      	ldr	r3, [pc, #332]	; (800e074 <tcp_receive+0x888>)
 800df26:	68db      	ldr	r3, [r3, #12]
 800df28:	899b      	ldrh	r3, [r3, #12]
 800df2a:	b29b      	uxth	r3, r3
 800df2c:	4618      	mov	r0, r3
 800df2e:	f7fa ffc7 	bl	8008ec0 <lwip_htons>
 800df32:	4603      	mov	r3, r0
 800df34:	b2db      	uxtb	r3, r3
 800df36:	f003 0302 	and.w	r3, r3, #2
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d005      	beq.n	800df4a <tcp_receive+0x75e>
            inseg.len -= 1;
 800df3e:	4b4d      	ldr	r3, [pc, #308]	; (800e074 <tcp_receive+0x888>)
 800df40:	891b      	ldrh	r3, [r3, #8]
 800df42:	3b01      	subs	r3, #1
 800df44:	b29a      	uxth	r2, r3
 800df46:	4b4b      	ldr	r3, [pc, #300]	; (800e074 <tcp_receive+0x888>)
 800df48:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800df4a:	4b4a      	ldr	r3, [pc, #296]	; (800e074 <tcp_receive+0x888>)
 800df4c:	685b      	ldr	r3, [r3, #4]
 800df4e:	4a49      	ldr	r2, [pc, #292]	; (800e074 <tcp_receive+0x888>)
 800df50:	8912      	ldrh	r2, [r2, #8]
 800df52:	4611      	mov	r1, r2
 800df54:	4618      	mov	r0, r3
 800df56:	f7fc f9d9 	bl	800a30c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800df5a:	4b46      	ldr	r3, [pc, #280]	; (800e074 <tcp_receive+0x888>)
 800df5c:	891c      	ldrh	r4, [r3, #8]
 800df5e:	4b45      	ldr	r3, [pc, #276]	; (800e074 <tcp_receive+0x888>)
 800df60:	68db      	ldr	r3, [r3, #12]
 800df62:	899b      	ldrh	r3, [r3, #12]
 800df64:	b29b      	uxth	r3, r3
 800df66:	4618      	mov	r0, r3
 800df68:	f7fa ffaa 	bl	8008ec0 <lwip_htons>
 800df6c:	4603      	mov	r3, r0
 800df6e:	b2db      	uxtb	r3, r3
 800df70:	f003 0303 	and.w	r3, r3, #3
 800df74:	2b00      	cmp	r3, #0
 800df76:	d001      	beq.n	800df7c <tcp_receive+0x790>
 800df78:	2301      	movs	r3, #1
 800df7a:	e000      	b.n	800df7e <tcp_receive+0x792>
 800df7c:	2300      	movs	r3, #0
 800df7e:	4423      	add	r3, r4
 800df80:	b29a      	uxth	r2, r3
 800df82:	4b3d      	ldr	r3, [pc, #244]	; (800e078 <tcp_receive+0x88c>)
 800df84:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800df86:	4b3c      	ldr	r3, [pc, #240]	; (800e078 <tcp_receive+0x88c>)
 800df88:	881b      	ldrh	r3, [r3, #0]
 800df8a:	461a      	mov	r2, r3
 800df8c:	4b38      	ldr	r3, [pc, #224]	; (800e070 <tcp_receive+0x884>)
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	441a      	add	r2, r3
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df96:	6879      	ldr	r1, [r7, #4]
 800df98:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800df9a:	440b      	add	r3, r1
 800df9c:	429a      	cmp	r2, r3
 800df9e:	d006      	beq.n	800dfae <tcp_receive+0x7c2>
 800dfa0:	4b36      	ldr	r3, [pc, #216]	; (800e07c <tcp_receive+0x890>)
 800dfa2:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800dfa6:	4936      	ldr	r1, [pc, #216]	; (800e080 <tcp_receive+0x894>)
 800dfa8:	4836      	ldr	r0, [pc, #216]	; (800e084 <tcp_receive+0x898>)
 800dfaa:	f004 ffcd 	bl	8012f48 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	f000 80e7 	beq.w	800e186 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800dfb8:	4b2e      	ldr	r3, [pc, #184]	; (800e074 <tcp_receive+0x888>)
 800dfba:	68db      	ldr	r3, [r3, #12]
 800dfbc:	899b      	ldrh	r3, [r3, #12]
 800dfbe:	b29b      	uxth	r3, r3
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	f7fa ff7d 	bl	8008ec0 <lwip_htons>
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	b2db      	uxtb	r3, r3
 800dfca:	f003 0301 	and.w	r3, r3, #1
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d010      	beq.n	800dff4 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800dfd2:	e00a      	b.n	800dfea <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dfd8:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dfde:	681a      	ldr	r2, [r3, #0]
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800dfe4:	68f8      	ldr	r0, [r7, #12]
 800dfe6:	f7fd fd96 	bl	800bb16 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d1f0      	bne.n	800dfd4 <tcp_receive+0x7e8>
 800dff2:	e0c8      	b.n	800e186 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dff8:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800dffa:	e052      	b.n	800e0a2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800dffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dffe:	68db      	ldr	r3, [r3, #12]
 800e000:	899b      	ldrh	r3, [r3, #12]
 800e002:	b29b      	uxth	r3, r3
 800e004:	4618      	mov	r0, r3
 800e006:	f7fa ff5b 	bl	8008ec0 <lwip_htons>
 800e00a:	4603      	mov	r3, r0
 800e00c:	b2db      	uxtb	r3, r3
 800e00e:	f003 0301 	and.w	r3, r3, #1
 800e012:	2b00      	cmp	r3, #0
 800e014:	d03d      	beq.n	800e092 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800e016:	4b17      	ldr	r3, [pc, #92]	; (800e074 <tcp_receive+0x888>)
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	899b      	ldrh	r3, [r3, #12]
 800e01c:	b29b      	uxth	r3, r3
 800e01e:	4618      	mov	r0, r3
 800e020:	f7fa ff4e 	bl	8008ec0 <lwip_htons>
 800e024:	4603      	mov	r3, r0
 800e026:	b2db      	uxtb	r3, r3
 800e028:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d130      	bne.n	800e092 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800e030:	4b10      	ldr	r3, [pc, #64]	; (800e074 <tcp_receive+0x888>)
 800e032:	68db      	ldr	r3, [r3, #12]
 800e034:	899b      	ldrh	r3, [r3, #12]
 800e036:	b29c      	uxth	r4, r3
 800e038:	2001      	movs	r0, #1
 800e03a:	f7fa ff41 	bl	8008ec0 <lwip_htons>
 800e03e:	4603      	mov	r3, r0
 800e040:	461a      	mov	r2, r3
 800e042:	4b0c      	ldr	r3, [pc, #48]	; (800e074 <tcp_receive+0x888>)
 800e044:	68db      	ldr	r3, [r3, #12]
 800e046:	4322      	orrs	r2, r4
 800e048:	b292      	uxth	r2, r2
 800e04a:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800e04c:	4b09      	ldr	r3, [pc, #36]	; (800e074 <tcp_receive+0x888>)
 800e04e:	891c      	ldrh	r4, [r3, #8]
 800e050:	4b08      	ldr	r3, [pc, #32]	; (800e074 <tcp_receive+0x888>)
 800e052:	68db      	ldr	r3, [r3, #12]
 800e054:	899b      	ldrh	r3, [r3, #12]
 800e056:	b29b      	uxth	r3, r3
 800e058:	4618      	mov	r0, r3
 800e05a:	f7fa ff31 	bl	8008ec0 <lwip_htons>
 800e05e:	4603      	mov	r3, r0
 800e060:	b2db      	uxtb	r3, r3
 800e062:	f003 0303 	and.w	r3, r3, #3
 800e066:	2b00      	cmp	r3, #0
 800e068:	d00e      	beq.n	800e088 <tcp_receive+0x89c>
 800e06a:	2301      	movs	r3, #1
 800e06c:	e00d      	b.n	800e08a <tcp_receive+0x89e>
 800e06e:	bf00      	nop
 800e070:	20007d1c 	.word	0x20007d1c
 800e074:	20007cfc 	.word	0x20007cfc
 800e078:	20007d26 	.word	0x20007d26
 800e07c:	08015194 	.word	0x08015194
 800e080:	0801553c 	.word	0x0801553c
 800e084:	080151e0 	.word	0x080151e0
 800e088:	2300      	movs	r3, #0
 800e08a:	4423      	add	r3, r4
 800e08c:	b29a      	uxth	r2, r3
 800e08e:	4b98      	ldr	r3, [pc, #608]	; (800e2f0 <tcp_receive+0xb04>)
 800e090:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800e092:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e094:	613b      	str	r3, [r7, #16]
              next = next->next;
 800e096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 800e09c:	6938      	ldr	r0, [r7, #16]
 800e09e:	f7fd fd3a 	bl	800bb16 <tcp_seg_free>
            while (next &&
 800e0a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d00e      	beq.n	800e0c6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800e0a8:	4b91      	ldr	r3, [pc, #580]	; (800e2f0 <tcp_receive+0xb04>)
 800e0aa:	881b      	ldrh	r3, [r3, #0]
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	4b91      	ldr	r3, [pc, #580]	; (800e2f4 <tcp_receive+0xb08>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	441a      	add	r2, r3
 800e0b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0b6:	68db      	ldr	r3, [r3, #12]
 800e0b8:	685b      	ldr	r3, [r3, #4]
 800e0ba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e0bc:	8909      	ldrh	r1, [r1, #8]
 800e0be:	440b      	add	r3, r1
 800e0c0:	1ad3      	subs	r3, r2, r3
            while (next &&
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	da9a      	bge.n	800dffc <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800e0c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d059      	beq.n	800e180 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800e0cc:	4b88      	ldr	r3, [pc, #544]	; (800e2f0 <tcp_receive+0xb04>)
 800e0ce:	881b      	ldrh	r3, [r3, #0]
 800e0d0:	461a      	mov	r2, r3
 800e0d2:	4b88      	ldr	r3, [pc, #544]	; (800e2f4 <tcp_receive+0xb08>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	441a      	add	r2, r3
 800e0d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0da:	68db      	ldr	r3, [r3, #12]
 800e0dc:	685b      	ldr	r3, [r3, #4]
 800e0de:	1ad3      	subs	r3, r2, r3
            if (next &&
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	dd4d      	ble.n	800e180 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800e0e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0e6:	68db      	ldr	r3, [r3, #12]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	b29a      	uxth	r2, r3
 800e0ec:	4b81      	ldr	r3, [pc, #516]	; (800e2f4 <tcp_receive+0xb08>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	b29b      	uxth	r3, r3
 800e0f2:	1ad3      	subs	r3, r2, r3
 800e0f4:	b29a      	uxth	r2, r3
 800e0f6:	4b80      	ldr	r3, [pc, #512]	; (800e2f8 <tcp_receive+0xb0c>)
 800e0f8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800e0fa:	4b7f      	ldr	r3, [pc, #508]	; (800e2f8 <tcp_receive+0xb0c>)
 800e0fc:	68db      	ldr	r3, [r3, #12]
 800e0fe:	899b      	ldrh	r3, [r3, #12]
 800e100:	b29b      	uxth	r3, r3
 800e102:	4618      	mov	r0, r3
 800e104:	f7fa fedc 	bl	8008ec0 <lwip_htons>
 800e108:	4603      	mov	r3, r0
 800e10a:	b2db      	uxtb	r3, r3
 800e10c:	f003 0302 	and.w	r3, r3, #2
 800e110:	2b00      	cmp	r3, #0
 800e112:	d005      	beq.n	800e120 <tcp_receive+0x934>
                inseg.len -= 1;
 800e114:	4b78      	ldr	r3, [pc, #480]	; (800e2f8 <tcp_receive+0xb0c>)
 800e116:	891b      	ldrh	r3, [r3, #8]
 800e118:	3b01      	subs	r3, #1
 800e11a:	b29a      	uxth	r2, r3
 800e11c:	4b76      	ldr	r3, [pc, #472]	; (800e2f8 <tcp_receive+0xb0c>)
 800e11e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800e120:	4b75      	ldr	r3, [pc, #468]	; (800e2f8 <tcp_receive+0xb0c>)
 800e122:	685b      	ldr	r3, [r3, #4]
 800e124:	4a74      	ldr	r2, [pc, #464]	; (800e2f8 <tcp_receive+0xb0c>)
 800e126:	8912      	ldrh	r2, [r2, #8]
 800e128:	4611      	mov	r1, r2
 800e12a:	4618      	mov	r0, r3
 800e12c:	f7fc f8ee 	bl	800a30c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800e130:	4b71      	ldr	r3, [pc, #452]	; (800e2f8 <tcp_receive+0xb0c>)
 800e132:	891c      	ldrh	r4, [r3, #8]
 800e134:	4b70      	ldr	r3, [pc, #448]	; (800e2f8 <tcp_receive+0xb0c>)
 800e136:	68db      	ldr	r3, [r3, #12]
 800e138:	899b      	ldrh	r3, [r3, #12]
 800e13a:	b29b      	uxth	r3, r3
 800e13c:	4618      	mov	r0, r3
 800e13e:	f7fa febf 	bl	8008ec0 <lwip_htons>
 800e142:	4603      	mov	r3, r0
 800e144:	b2db      	uxtb	r3, r3
 800e146:	f003 0303 	and.w	r3, r3, #3
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d001      	beq.n	800e152 <tcp_receive+0x966>
 800e14e:	2301      	movs	r3, #1
 800e150:	e000      	b.n	800e154 <tcp_receive+0x968>
 800e152:	2300      	movs	r3, #0
 800e154:	4423      	add	r3, r4
 800e156:	b29a      	uxth	r2, r3
 800e158:	4b65      	ldr	r3, [pc, #404]	; (800e2f0 <tcp_receive+0xb04>)
 800e15a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800e15c:	4b64      	ldr	r3, [pc, #400]	; (800e2f0 <tcp_receive+0xb04>)
 800e15e:	881b      	ldrh	r3, [r3, #0]
 800e160:	461a      	mov	r2, r3
 800e162:	4b64      	ldr	r3, [pc, #400]	; (800e2f4 <tcp_receive+0xb08>)
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	441a      	add	r2, r3
 800e168:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e16a:	68db      	ldr	r3, [r3, #12]
 800e16c:	685b      	ldr	r3, [r3, #4]
 800e16e:	429a      	cmp	r2, r3
 800e170:	d006      	beq.n	800e180 <tcp_receive+0x994>
 800e172:	4b62      	ldr	r3, [pc, #392]	; (800e2fc <tcp_receive+0xb10>)
 800e174:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800e178:	4961      	ldr	r1, [pc, #388]	; (800e300 <tcp_receive+0xb14>)
 800e17a:	4862      	ldr	r0, [pc, #392]	; (800e304 <tcp_receive+0xb18>)
 800e17c:	f004 fee4 	bl	8012f48 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e184:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800e186:	4b5a      	ldr	r3, [pc, #360]	; (800e2f0 <tcp_receive+0xb04>)
 800e188:	881b      	ldrh	r3, [r3, #0]
 800e18a:	461a      	mov	r2, r3
 800e18c:	4b59      	ldr	r3, [pc, #356]	; (800e2f4 <tcp_receive+0xb08>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	441a      	add	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e19a:	4b55      	ldr	r3, [pc, #340]	; (800e2f0 <tcp_receive+0xb04>)
 800e19c:	881b      	ldrh	r3, [r3, #0]
 800e19e:	429a      	cmp	r2, r3
 800e1a0:	d206      	bcs.n	800e1b0 <tcp_receive+0x9c4>
 800e1a2:	4b56      	ldr	r3, [pc, #344]	; (800e2fc <tcp_receive+0xb10>)
 800e1a4:	f240 6207 	movw	r2, #1543	; 0x607
 800e1a8:	4957      	ldr	r1, [pc, #348]	; (800e308 <tcp_receive+0xb1c>)
 800e1aa:	4856      	ldr	r0, [pc, #344]	; (800e304 <tcp_receive+0xb18>)
 800e1ac:	f004 fecc 	bl	8012f48 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e1b4:	4b4e      	ldr	r3, [pc, #312]	; (800e2f0 <tcp_receive+0xb04>)
 800e1b6:	881b      	ldrh	r3, [r3, #0]
 800e1b8:	1ad3      	subs	r3, r2, r3
 800e1ba:	b29a      	uxth	r2, r3
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f7fc ffc9 	bl	800b158 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800e1c6:	4b4c      	ldr	r3, [pc, #304]	; (800e2f8 <tcp_receive+0xb0c>)
 800e1c8:	685b      	ldr	r3, [r3, #4]
 800e1ca:	891b      	ldrh	r3, [r3, #8]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d006      	beq.n	800e1de <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800e1d0:	4b49      	ldr	r3, [pc, #292]	; (800e2f8 <tcp_receive+0xb0c>)
 800e1d2:	685b      	ldr	r3, [r3, #4]
 800e1d4:	4a4d      	ldr	r2, [pc, #308]	; (800e30c <tcp_receive+0xb20>)
 800e1d6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800e1d8:	4b47      	ldr	r3, [pc, #284]	; (800e2f8 <tcp_receive+0xb0c>)
 800e1da:	2200      	movs	r2, #0
 800e1dc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e1de:	4b46      	ldr	r3, [pc, #280]	; (800e2f8 <tcp_receive+0xb0c>)
 800e1e0:	68db      	ldr	r3, [r3, #12]
 800e1e2:	899b      	ldrh	r3, [r3, #12]
 800e1e4:	b29b      	uxth	r3, r3
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	f7fa fe6a 	bl	8008ec0 <lwip_htons>
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	b2db      	uxtb	r3, r3
 800e1f0:	f003 0301 	and.w	r3, r3, #1
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	f000 80b8 	beq.w	800e36a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800e1fa:	4b45      	ldr	r3, [pc, #276]	; (800e310 <tcp_receive+0xb24>)
 800e1fc:	781b      	ldrb	r3, [r3, #0]
 800e1fe:	f043 0320 	orr.w	r3, r3, #32
 800e202:	b2da      	uxtb	r2, r3
 800e204:	4b42      	ldr	r3, [pc, #264]	; (800e310 <tcp_receive+0xb24>)
 800e206:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800e208:	e0af      	b.n	800e36a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e20e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e214:	68db      	ldr	r3, [r3, #12]
 800e216:	685b      	ldr	r3, [r3, #4]
 800e218:	4a36      	ldr	r2, [pc, #216]	; (800e2f4 <tcp_receive+0xb08>)
 800e21a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800e21c:	68bb      	ldr	r3, [r7, #8]
 800e21e:	891b      	ldrh	r3, [r3, #8]
 800e220:	461c      	mov	r4, r3
 800e222:	68bb      	ldr	r3, [r7, #8]
 800e224:	68db      	ldr	r3, [r3, #12]
 800e226:	899b      	ldrh	r3, [r3, #12]
 800e228:	b29b      	uxth	r3, r3
 800e22a:	4618      	mov	r0, r3
 800e22c:	f7fa fe48 	bl	8008ec0 <lwip_htons>
 800e230:	4603      	mov	r3, r0
 800e232:	b2db      	uxtb	r3, r3
 800e234:	f003 0303 	and.w	r3, r3, #3
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d001      	beq.n	800e240 <tcp_receive+0xa54>
 800e23c:	2301      	movs	r3, #1
 800e23e:	e000      	b.n	800e242 <tcp_receive+0xa56>
 800e240:	2300      	movs	r3, #0
 800e242:	191a      	adds	r2, r3, r4
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e248:	441a      	add	r2, r3
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e252:	461c      	mov	r4, r3
 800e254:	68bb      	ldr	r3, [r7, #8]
 800e256:	891b      	ldrh	r3, [r3, #8]
 800e258:	461d      	mov	r5, r3
 800e25a:	68bb      	ldr	r3, [r7, #8]
 800e25c:	68db      	ldr	r3, [r3, #12]
 800e25e:	899b      	ldrh	r3, [r3, #12]
 800e260:	b29b      	uxth	r3, r3
 800e262:	4618      	mov	r0, r3
 800e264:	f7fa fe2c 	bl	8008ec0 <lwip_htons>
 800e268:	4603      	mov	r3, r0
 800e26a:	b2db      	uxtb	r3, r3
 800e26c:	f003 0303 	and.w	r3, r3, #3
 800e270:	2b00      	cmp	r3, #0
 800e272:	d001      	beq.n	800e278 <tcp_receive+0xa8c>
 800e274:	2301      	movs	r3, #1
 800e276:	e000      	b.n	800e27a <tcp_receive+0xa8e>
 800e278:	2300      	movs	r3, #0
 800e27a:	442b      	add	r3, r5
 800e27c:	429c      	cmp	r4, r3
 800e27e:	d206      	bcs.n	800e28e <tcp_receive+0xaa2>
 800e280:	4b1e      	ldr	r3, [pc, #120]	; (800e2fc <tcp_receive+0xb10>)
 800e282:	f240 622b 	movw	r2, #1579	; 0x62b
 800e286:	4923      	ldr	r1, [pc, #140]	; (800e314 <tcp_receive+0xb28>)
 800e288:	481e      	ldr	r0, [pc, #120]	; (800e304 <tcp_receive+0xb18>)
 800e28a:	f004 fe5d 	bl	8012f48 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	891b      	ldrh	r3, [r3, #8]
 800e292:	461c      	mov	r4, r3
 800e294:	68bb      	ldr	r3, [r7, #8]
 800e296:	68db      	ldr	r3, [r3, #12]
 800e298:	899b      	ldrh	r3, [r3, #12]
 800e29a:	b29b      	uxth	r3, r3
 800e29c:	4618      	mov	r0, r3
 800e29e:	f7fa fe0f 	bl	8008ec0 <lwip_htons>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	b2db      	uxtb	r3, r3
 800e2a6:	f003 0303 	and.w	r3, r3, #3
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d001      	beq.n	800e2b2 <tcp_receive+0xac6>
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	e000      	b.n	800e2b4 <tcp_receive+0xac8>
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	1919      	adds	r1, r3, r4
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e2ba:	b28b      	uxth	r3, r1
 800e2bc:	1ad3      	subs	r3, r2, r3
 800e2be:	b29a      	uxth	r2, r3
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f7fc ff47 	bl	800b158 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800e2ca:	68bb      	ldr	r3, [r7, #8]
 800e2cc:	685b      	ldr	r3, [r3, #4]
 800e2ce:	891b      	ldrh	r3, [r3, #8]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d028      	beq.n	800e326 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800e2d4:	4b0d      	ldr	r3, [pc, #52]	; (800e30c <tcp_receive+0xb20>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d01d      	beq.n	800e318 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800e2dc:	4b0b      	ldr	r3, [pc, #44]	; (800e30c <tcp_receive+0xb20>)
 800e2de:	681a      	ldr	r2, [r3, #0]
 800e2e0:	68bb      	ldr	r3, [r7, #8]
 800e2e2:	685b      	ldr	r3, [r3, #4]
 800e2e4:	4619      	mov	r1, r3
 800e2e6:	4610      	mov	r0, r2
 800e2e8:	f7fc fa64 	bl	800a7b4 <pbuf_cat>
 800e2ec:	e018      	b.n	800e320 <tcp_receive+0xb34>
 800e2ee:	bf00      	nop
 800e2f0:	20007d26 	.word	0x20007d26
 800e2f4:	20007d1c 	.word	0x20007d1c
 800e2f8:	20007cfc 	.word	0x20007cfc
 800e2fc:	08015194 	.word	0x08015194
 800e300:	08015574 	.word	0x08015574
 800e304:	080151e0 	.word	0x080151e0
 800e308:	080155b0 	.word	0x080155b0
 800e30c:	20007d2c 	.word	0x20007d2c
 800e310:	20007d29 	.word	0x20007d29
 800e314:	080155d0 	.word	0x080155d0
            } else {
              recv_data = cseg->p;
 800e318:	68bb      	ldr	r3, [r7, #8]
 800e31a:	685b      	ldr	r3, [r3, #4]
 800e31c:	4a70      	ldr	r2, [pc, #448]	; (800e4e0 <tcp_receive+0xcf4>)
 800e31e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800e320:	68bb      	ldr	r3, [r7, #8]
 800e322:	2200      	movs	r2, #0
 800e324:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800e326:	68bb      	ldr	r3, [r7, #8]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	899b      	ldrh	r3, [r3, #12]
 800e32c:	b29b      	uxth	r3, r3
 800e32e:	4618      	mov	r0, r3
 800e330:	f7fa fdc6 	bl	8008ec0 <lwip_htons>
 800e334:	4603      	mov	r3, r0
 800e336:	b2db      	uxtb	r3, r3
 800e338:	f003 0301 	and.w	r3, r3, #1
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d00d      	beq.n	800e35c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800e340:	4b68      	ldr	r3, [pc, #416]	; (800e4e4 <tcp_receive+0xcf8>)
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	f043 0320 	orr.w	r3, r3, #32
 800e348:	b2da      	uxtb	r2, r3
 800e34a:	4b66      	ldr	r3, [pc, #408]	; (800e4e4 <tcp_receive+0xcf8>)
 800e34c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	7d1b      	ldrb	r3, [r3, #20]
 800e352:	2b04      	cmp	r3, #4
 800e354:	d102      	bne.n	800e35c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	2207      	movs	r2, #7
 800e35a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800e35c:	68bb      	ldr	r3, [r7, #8]
 800e35e:	681a      	ldr	r2, [r3, #0]
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 800e364:	68b8      	ldr	r0, [r7, #8]
 800e366:	f7fd fbd6 	bl	800bb16 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d008      	beq.n	800e384 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e376:	68db      	ldr	r3, [r3, #12]
 800e378:	685a      	ldr	r2, [r3, #4]
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800e37e:	429a      	cmp	r2, r3
 800e380:	f43f af43 	beq.w	800e20a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	8b5b      	ldrh	r3, [r3, #26]
 800e388:	f003 0301 	and.w	r3, r3, #1
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d00e      	beq.n	800e3ae <tcp_receive+0xbc2>
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	8b5b      	ldrh	r3, [r3, #26]
 800e394:	f023 0301 	bic.w	r3, r3, #1
 800e398:	b29a      	uxth	r2, r3
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	835a      	strh	r2, [r3, #26]
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	8b5b      	ldrh	r3, [r3, #26]
 800e3a2:	f043 0302 	orr.w	r3, r3, #2
 800e3a6:	b29a      	uxth	r2, r3
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e3ac:	e188      	b.n	800e6c0 <tcp_receive+0xed4>
        tcp_ack(pcb);
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	8b5b      	ldrh	r3, [r3, #26]
 800e3b2:	f043 0301 	orr.w	r3, r3, #1
 800e3b6:	b29a      	uxth	r2, r3
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e3bc:	e180      	b.n	800e6c0 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d106      	bne.n	800e3d4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800e3c6:	4848      	ldr	r0, [pc, #288]	; (800e4e8 <tcp_receive+0xcfc>)
 800e3c8:	f7fd fbbe 	bl	800bb48 <tcp_seg_copy>
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	675a      	str	r2, [r3, #116]	; 0x74
 800e3d2:	e16d      	b.n	800e6b0 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3dc:	63bb      	str	r3, [r7, #56]	; 0x38
 800e3de:	e157      	b.n	800e690 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 800e3e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3e2:	68db      	ldr	r3, [r3, #12]
 800e3e4:	685a      	ldr	r2, [r3, #4]
 800e3e6:	4b41      	ldr	r3, [pc, #260]	; (800e4ec <tcp_receive+0xd00>)
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	429a      	cmp	r2, r3
 800e3ec:	d11d      	bne.n	800e42a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800e3ee:	4b3e      	ldr	r3, [pc, #248]	; (800e4e8 <tcp_receive+0xcfc>)
 800e3f0:	891a      	ldrh	r2, [r3, #8]
 800e3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3f4:	891b      	ldrh	r3, [r3, #8]
 800e3f6:	429a      	cmp	r2, r3
 800e3f8:	f240 814f 	bls.w	800e69a <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e3fc:	483a      	ldr	r0, [pc, #232]	; (800e4e8 <tcp_receive+0xcfc>)
 800e3fe:	f7fd fba3 	bl	800bb48 <tcp_seg_copy>
 800e402:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800e404:	697b      	ldr	r3, [r7, #20]
 800e406:	2b00      	cmp	r3, #0
 800e408:	f000 8149 	beq.w	800e69e <tcp_receive+0xeb2>
                  if (prev != NULL) {
 800e40c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d003      	beq.n	800e41a <tcp_receive+0xc2e>
                    prev->next = cseg;
 800e412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e414:	697a      	ldr	r2, [r7, #20]
 800e416:	601a      	str	r2, [r3, #0]
 800e418:	e002      	b.n	800e420 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	697a      	ldr	r2, [r7, #20]
 800e41e:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800e420:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e422:	6978      	ldr	r0, [r7, #20]
 800e424:	f7ff f8de 	bl	800d5e4 <tcp_oos_insert_segment>
                }
                break;
 800e428:	e139      	b.n	800e69e <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800e42a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d117      	bne.n	800e460 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800e430:	4b2e      	ldr	r3, [pc, #184]	; (800e4ec <tcp_receive+0xd00>)
 800e432:	681a      	ldr	r2, [r3, #0]
 800e434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e436:	68db      	ldr	r3, [r3, #12]
 800e438:	685b      	ldr	r3, [r3, #4]
 800e43a:	1ad3      	subs	r3, r2, r3
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	da57      	bge.n	800e4f0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e440:	4829      	ldr	r0, [pc, #164]	; (800e4e8 <tcp_receive+0xcfc>)
 800e442:	f7fd fb81 	bl	800bb48 <tcp_seg_copy>
 800e446:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800e448:	69bb      	ldr	r3, [r7, #24]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	f000 8129 	beq.w	800e6a2 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	69ba      	ldr	r2, [r7, #24]
 800e454:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800e456:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e458:	69b8      	ldr	r0, [r7, #24]
 800e45a:	f7ff f8c3 	bl	800d5e4 <tcp_oos_insert_segment>
                  }
                  break;
 800e45e:	e120      	b.n	800e6a2 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800e460:	4b22      	ldr	r3, [pc, #136]	; (800e4ec <tcp_receive+0xd00>)
 800e462:	681a      	ldr	r2, [r3, #0]
 800e464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e466:	68db      	ldr	r3, [r3, #12]
 800e468:	685b      	ldr	r3, [r3, #4]
 800e46a:	1ad3      	subs	r3, r2, r3
 800e46c:	3b01      	subs	r3, #1
 800e46e:	2b00      	cmp	r3, #0
 800e470:	db3e      	blt.n	800e4f0 <tcp_receive+0xd04>
 800e472:	4b1e      	ldr	r3, [pc, #120]	; (800e4ec <tcp_receive+0xd00>)
 800e474:	681a      	ldr	r2, [r3, #0]
 800e476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e478:	68db      	ldr	r3, [r3, #12]
 800e47a:	685b      	ldr	r3, [r3, #4]
 800e47c:	1ad3      	subs	r3, r2, r3
 800e47e:	3301      	adds	r3, #1
 800e480:	2b00      	cmp	r3, #0
 800e482:	dc35      	bgt.n	800e4f0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e484:	4818      	ldr	r0, [pc, #96]	; (800e4e8 <tcp_receive+0xcfc>)
 800e486:	f7fd fb5f 	bl	800bb48 <tcp_seg_copy>
 800e48a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800e48c:	69fb      	ldr	r3, [r7, #28]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	f000 8109 	beq.w	800e6a6 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800e494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e496:	68db      	ldr	r3, [r3, #12]
 800e498:	685b      	ldr	r3, [r3, #4]
 800e49a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e49c:	8912      	ldrh	r2, [r2, #8]
 800e49e:	441a      	add	r2, r3
 800e4a0:	4b12      	ldr	r3, [pc, #72]	; (800e4ec <tcp_receive+0xd00>)
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	1ad3      	subs	r3, r2, r3
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	dd12      	ble.n	800e4d0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800e4aa:	4b10      	ldr	r3, [pc, #64]	; (800e4ec <tcp_receive+0xd00>)
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	b29a      	uxth	r2, r3
 800e4b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4b2:	68db      	ldr	r3, [r3, #12]
 800e4b4:	685b      	ldr	r3, [r3, #4]
 800e4b6:	b29b      	uxth	r3, r3
 800e4b8:	1ad3      	subs	r3, r2, r3
 800e4ba:	b29a      	uxth	r2, r3
 800e4bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4be:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800e4c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4c2:	685a      	ldr	r2, [r3, #4]
 800e4c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4c6:	891b      	ldrh	r3, [r3, #8]
 800e4c8:	4619      	mov	r1, r3
 800e4ca:	4610      	mov	r0, r2
 800e4cc:	f7fb ff1e 	bl	800a30c <pbuf_realloc>
                    }
                    prev->next = cseg;
 800e4d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4d2:	69fa      	ldr	r2, [r7, #28]
 800e4d4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800e4d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e4d8:	69f8      	ldr	r0, [r7, #28]
 800e4da:	f7ff f883 	bl	800d5e4 <tcp_oos_insert_segment>
                  }
                  break;
 800e4de:	e0e2      	b.n	800e6a6 <tcp_receive+0xeba>
 800e4e0:	20007d2c 	.word	0x20007d2c
 800e4e4:	20007d29 	.word	0x20007d29
 800e4e8:	20007cfc 	.word	0x20007cfc
 800e4ec:	20007d1c 	.word	0x20007d1c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800e4f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f2:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800e4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f040 80c6 	bne.w	800e68a <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800e4fe:	4b80      	ldr	r3, [pc, #512]	; (800e700 <tcp_receive+0xf14>)
 800e500:	681a      	ldr	r2, [r3, #0]
 800e502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e504:	68db      	ldr	r3, [r3, #12]
 800e506:	685b      	ldr	r3, [r3, #4]
 800e508:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	f340 80bd 	ble.w	800e68a <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800e510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e512:	68db      	ldr	r3, [r3, #12]
 800e514:	899b      	ldrh	r3, [r3, #12]
 800e516:	b29b      	uxth	r3, r3
 800e518:	4618      	mov	r0, r3
 800e51a:	f7fa fcd1 	bl	8008ec0 <lwip_htons>
 800e51e:	4603      	mov	r3, r0
 800e520:	b2db      	uxtb	r3, r3
 800e522:	f003 0301 	and.w	r3, r3, #1
 800e526:	2b00      	cmp	r3, #0
 800e528:	f040 80bf 	bne.w	800e6aa <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800e52c:	4875      	ldr	r0, [pc, #468]	; (800e704 <tcp_receive+0xf18>)
 800e52e:	f7fd fb0b 	bl	800bb48 <tcp_seg_copy>
 800e532:	4602      	mov	r2, r0
 800e534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e536:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800e538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	f000 80b6 	beq.w	800e6ae <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800e542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e544:	68db      	ldr	r3, [r3, #12]
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e54a:	8912      	ldrh	r2, [r2, #8]
 800e54c:	441a      	add	r2, r3
 800e54e:	4b6c      	ldr	r3, [pc, #432]	; (800e700 <tcp_receive+0xf14>)
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	1ad3      	subs	r3, r2, r3
 800e554:	2b00      	cmp	r3, #0
 800e556:	dd12      	ble.n	800e57e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800e558:	4b69      	ldr	r3, [pc, #420]	; (800e700 <tcp_receive+0xf14>)
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	b29a      	uxth	r2, r3
 800e55e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e560:	68db      	ldr	r3, [r3, #12]
 800e562:	685b      	ldr	r3, [r3, #4]
 800e564:	b29b      	uxth	r3, r3
 800e566:	1ad3      	subs	r3, r2, r3
 800e568:	b29a      	uxth	r2, r3
 800e56a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e56c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800e56e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e570:	685a      	ldr	r2, [r3, #4]
 800e572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e574:	891b      	ldrh	r3, [r3, #8]
 800e576:	4619      	mov	r1, r3
 800e578:	4610      	mov	r0, r2
 800e57a:	f7fb fec7 	bl	800a30c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800e57e:	4b62      	ldr	r3, [pc, #392]	; (800e708 <tcp_receive+0xf1c>)
 800e580:	881b      	ldrh	r3, [r3, #0]
 800e582:	461a      	mov	r2, r3
 800e584:	4b5e      	ldr	r3, [pc, #376]	; (800e700 <tcp_receive+0xf14>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	441a      	add	r2, r3
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e58e:	6879      	ldr	r1, [r7, #4]
 800e590:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e592:	440b      	add	r3, r1
 800e594:	1ad3      	subs	r3, r2, r3
 800e596:	2b00      	cmp	r3, #0
 800e598:	f340 8089 	ble.w	800e6ae <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800e59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	68db      	ldr	r3, [r3, #12]
 800e5a2:	899b      	ldrh	r3, [r3, #12]
 800e5a4:	b29b      	uxth	r3, r3
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f7fa fc8a 	bl	8008ec0 <lwip_htons>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	b2db      	uxtb	r3, r3
 800e5b0:	f003 0301 	and.w	r3, r3, #1
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d022      	beq.n	800e5fe <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800e5b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	68db      	ldr	r3, [r3, #12]
 800e5be:	899b      	ldrh	r3, [r3, #12]
 800e5c0:	b29b      	uxth	r3, r3
 800e5c2:	b21b      	sxth	r3, r3
 800e5c4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800e5c8:	b21c      	sxth	r4, r3
 800e5ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	68db      	ldr	r3, [r3, #12]
 800e5d0:	899b      	ldrh	r3, [r3, #12]
 800e5d2:	b29b      	uxth	r3, r3
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	f7fa fc73 	bl	8008ec0 <lwip_htons>
 800e5da:	4603      	mov	r3, r0
 800e5dc:	b2db      	uxtb	r3, r3
 800e5de:	b29b      	uxth	r3, r3
 800e5e0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f7fa fc6a 	bl	8008ec0 <lwip_htons>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	b21b      	sxth	r3, r3
 800e5f0:	4323      	orrs	r3, r4
 800e5f2:	b21a      	sxth	r2, r3
 800e5f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	68db      	ldr	r3, [r3, #12]
 800e5fa:	b292      	uxth	r2, r2
 800e5fc:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e602:	b29a      	uxth	r2, r3
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e608:	4413      	add	r3, r2
 800e60a:	b299      	uxth	r1, r3
 800e60c:	4b3c      	ldr	r3, [pc, #240]	; (800e700 <tcp_receive+0xf14>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	b29a      	uxth	r2, r3
 800e612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	1a8a      	subs	r2, r1, r2
 800e618:	b292      	uxth	r2, r2
 800e61a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800e61c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	685a      	ldr	r2, [r3, #4]
 800e622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	891b      	ldrh	r3, [r3, #8]
 800e628:	4619      	mov	r1, r3
 800e62a:	4610      	mov	r0, r2
 800e62c:	f7fb fe6e 	bl	800a30c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800e630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	891c      	ldrh	r4, [r3, #8]
 800e636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	68db      	ldr	r3, [r3, #12]
 800e63c:	899b      	ldrh	r3, [r3, #12]
 800e63e:	b29b      	uxth	r3, r3
 800e640:	4618      	mov	r0, r3
 800e642:	f7fa fc3d 	bl	8008ec0 <lwip_htons>
 800e646:	4603      	mov	r3, r0
 800e648:	b2db      	uxtb	r3, r3
 800e64a:	f003 0303 	and.w	r3, r3, #3
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d001      	beq.n	800e656 <tcp_receive+0xe6a>
 800e652:	2301      	movs	r3, #1
 800e654:	e000      	b.n	800e658 <tcp_receive+0xe6c>
 800e656:	2300      	movs	r3, #0
 800e658:	4423      	add	r3, r4
 800e65a:	b29a      	uxth	r2, r3
 800e65c:	4b2a      	ldr	r3, [pc, #168]	; (800e708 <tcp_receive+0xf1c>)
 800e65e:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800e660:	4b29      	ldr	r3, [pc, #164]	; (800e708 <tcp_receive+0xf1c>)
 800e662:	881b      	ldrh	r3, [r3, #0]
 800e664:	461a      	mov	r2, r3
 800e666:	4b26      	ldr	r3, [pc, #152]	; (800e700 <tcp_receive+0xf14>)
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	441a      	add	r2, r3
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e670:	6879      	ldr	r1, [r7, #4]
 800e672:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e674:	440b      	add	r3, r1
 800e676:	429a      	cmp	r2, r3
 800e678:	d019      	beq.n	800e6ae <tcp_receive+0xec2>
 800e67a:	4b24      	ldr	r3, [pc, #144]	; (800e70c <tcp_receive+0xf20>)
 800e67c:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 800e680:	4923      	ldr	r1, [pc, #140]	; (800e710 <tcp_receive+0xf24>)
 800e682:	4824      	ldr	r0, [pc, #144]	; (800e714 <tcp_receive+0xf28>)
 800e684:	f004 fc60 	bl	8012f48 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800e688:	e011      	b.n	800e6ae <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800e68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	63bb      	str	r3, [r7, #56]	; 0x38
 800e690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e692:	2b00      	cmp	r3, #0
 800e694:	f47f aea4 	bne.w	800e3e0 <tcp_receive+0xbf4>
 800e698:	e00a      	b.n	800e6b0 <tcp_receive+0xec4>
                break;
 800e69a:	bf00      	nop
 800e69c:	e008      	b.n	800e6b0 <tcp_receive+0xec4>
                break;
 800e69e:	bf00      	nop
 800e6a0:	e006      	b.n	800e6b0 <tcp_receive+0xec4>
                  break;
 800e6a2:	bf00      	nop
 800e6a4:	e004      	b.n	800e6b0 <tcp_receive+0xec4>
                  break;
 800e6a6:	bf00      	nop
 800e6a8:	e002      	b.n	800e6b0 <tcp_receive+0xec4>
                  break;
 800e6aa:	bf00      	nop
 800e6ac:	e000      	b.n	800e6b0 <tcp_receive+0xec4>
                break;
 800e6ae:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800e6b0:	6878      	ldr	r0, [r7, #4]
 800e6b2:	f001 fa33 	bl	800fb1c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 800e6b6:	e003      	b.n	800e6c0 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f001 fa2f 	bl	800fb1c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e6be:	e01a      	b.n	800e6f6 <tcp_receive+0xf0a>
 800e6c0:	e019      	b.n	800e6f6 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800e6c2:	4b0f      	ldr	r3, [pc, #60]	; (800e700 <tcp_receive+0xf14>)
 800e6c4:	681a      	ldr	r2, [r3, #0]
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6ca:	1ad3      	subs	r3, r2, r3
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	db0a      	blt.n	800e6e6 <tcp_receive+0xefa>
 800e6d0:	4b0b      	ldr	r3, [pc, #44]	; (800e700 <tcp_receive+0xf14>)
 800e6d2:	681a      	ldr	r2, [r3, #0]
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6d8:	6879      	ldr	r1, [r7, #4]
 800e6da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e6dc:	440b      	add	r3, r1
 800e6de:	1ad3      	subs	r3, r2, r3
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	dd07      	ble.n	800e6f6 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	8b5b      	ldrh	r3, [r3, #26]
 800e6ea:	f043 0302 	orr.w	r3, r3, #2
 800e6ee:	b29a      	uxth	r2, r3
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	835a      	strh	r2, [r3, #26]
    }
  }
}
 800e6f4:	e7ff      	b.n	800e6f6 <tcp_receive+0xf0a>
 800e6f6:	bf00      	nop
 800e6f8:	3750      	adds	r7, #80	; 0x50
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bdb0      	pop	{r4, r5, r7, pc}
 800e6fe:	bf00      	nop
 800e700:	20007d1c 	.word	0x20007d1c
 800e704:	20007cfc 	.word	0x20007cfc
 800e708:	20007d26 	.word	0x20007d26
 800e70c:	08015194 	.word	0x08015194
 800e710:	0801553c 	.word	0x0801553c
 800e714:	080151e0 	.word	0x080151e0

0800e718 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 800e718:	b480      	push	{r7}
 800e71a:	b083      	sub	sp, #12
 800e71c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 800e71e:	4b15      	ldr	r3, [pc, #84]	; (800e774 <tcp_get_next_optbyte+0x5c>)
 800e720:	881b      	ldrh	r3, [r3, #0]
 800e722:	1c5a      	adds	r2, r3, #1
 800e724:	b291      	uxth	r1, r2
 800e726:	4a13      	ldr	r2, [pc, #76]	; (800e774 <tcp_get_next_optbyte+0x5c>)
 800e728:	8011      	strh	r1, [r2, #0]
 800e72a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e72c:	4b12      	ldr	r3, [pc, #72]	; (800e778 <tcp_get_next_optbyte+0x60>)
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d004      	beq.n	800e73e <tcp_get_next_optbyte+0x26>
 800e734:	4b11      	ldr	r3, [pc, #68]	; (800e77c <tcp_get_next_optbyte+0x64>)
 800e736:	881b      	ldrh	r3, [r3, #0]
 800e738:	88fa      	ldrh	r2, [r7, #6]
 800e73a:	429a      	cmp	r2, r3
 800e73c:	d208      	bcs.n	800e750 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800e73e:	4b10      	ldr	r3, [pc, #64]	; (800e780 <tcp_get_next_optbyte+0x68>)
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	3314      	adds	r3, #20
 800e744:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 800e746:	88fb      	ldrh	r3, [r7, #6]
 800e748:	683a      	ldr	r2, [r7, #0]
 800e74a:	4413      	add	r3, r2
 800e74c:	781b      	ldrb	r3, [r3, #0]
 800e74e:	e00b      	b.n	800e768 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e750:	88fb      	ldrh	r3, [r7, #6]
 800e752:	b2da      	uxtb	r2, r3
 800e754:	4b09      	ldr	r3, [pc, #36]	; (800e77c <tcp_get_next_optbyte+0x64>)
 800e756:	881b      	ldrh	r3, [r3, #0]
 800e758:	b2db      	uxtb	r3, r3
 800e75a:	1ad3      	subs	r3, r2, r3
 800e75c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 800e75e:	4b06      	ldr	r3, [pc, #24]	; (800e778 <tcp_get_next_optbyte+0x60>)
 800e760:	681a      	ldr	r2, [r3, #0]
 800e762:	797b      	ldrb	r3, [r7, #5]
 800e764:	4413      	add	r3, r2
 800e766:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e768:	4618      	mov	r0, r3
 800e76a:	370c      	adds	r7, #12
 800e76c:	46bd      	mov	sp, r7
 800e76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e772:	4770      	bx	lr
 800e774:	20007d18 	.word	0x20007d18
 800e778:	20007d14 	.word	0x20007d14
 800e77c:	20007d12 	.word	0x20007d12
 800e780:	20007d0c 	.word	0x20007d0c

0800e784 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b084      	sub	sp, #16
 800e788:	af00      	add	r7, sp, #0
 800e78a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d106      	bne.n	800e7a0 <tcp_parseopt+0x1c>
 800e792:	4b32      	ldr	r3, [pc, #200]	; (800e85c <tcp_parseopt+0xd8>)
 800e794:	f240 727d 	movw	r2, #1917	; 0x77d
 800e798:	4931      	ldr	r1, [pc, #196]	; (800e860 <tcp_parseopt+0xdc>)
 800e79a:	4832      	ldr	r0, [pc, #200]	; (800e864 <tcp_parseopt+0xe0>)
 800e79c:	f004 fbd4 	bl	8012f48 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800e7a0:	4b31      	ldr	r3, [pc, #196]	; (800e868 <tcp_parseopt+0xe4>)
 800e7a2:	881b      	ldrh	r3, [r3, #0]
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d055      	beq.n	800e854 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e7a8:	4b30      	ldr	r3, [pc, #192]	; (800e86c <tcp_parseopt+0xe8>)
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	801a      	strh	r2, [r3, #0]
 800e7ae:	e045      	b.n	800e83c <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 800e7b0:	f7ff ffb2 	bl	800e718 <tcp_get_next_optbyte>
 800e7b4:	4603      	mov	r3, r0
 800e7b6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800e7b8:	7bfb      	ldrb	r3, [r7, #15]
 800e7ba:	2b02      	cmp	r3, #2
 800e7bc:	d006      	beq.n	800e7cc <tcp_parseopt+0x48>
 800e7be:	2b02      	cmp	r3, #2
 800e7c0:	dc2b      	bgt.n	800e81a <tcp_parseopt+0x96>
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d041      	beq.n	800e84a <tcp_parseopt+0xc6>
 800e7c6:	2b01      	cmp	r3, #1
 800e7c8:	d127      	bne.n	800e81a <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 800e7ca:	e037      	b.n	800e83c <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800e7cc:	f7ff ffa4 	bl	800e718 <tcp_get_next_optbyte>
 800e7d0:	4603      	mov	r3, r0
 800e7d2:	2b04      	cmp	r3, #4
 800e7d4:	d13b      	bne.n	800e84e <tcp_parseopt+0xca>
 800e7d6:	4b25      	ldr	r3, [pc, #148]	; (800e86c <tcp_parseopt+0xe8>)
 800e7d8:	881b      	ldrh	r3, [r3, #0]
 800e7da:	3301      	adds	r3, #1
 800e7dc:	4a22      	ldr	r2, [pc, #136]	; (800e868 <tcp_parseopt+0xe4>)
 800e7de:	8812      	ldrh	r2, [r2, #0]
 800e7e0:	4293      	cmp	r3, r2
 800e7e2:	da34      	bge.n	800e84e <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800e7e4:	f7ff ff98 	bl	800e718 <tcp_get_next_optbyte>
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	b29b      	uxth	r3, r3
 800e7ec:	021b      	lsls	r3, r3, #8
 800e7ee:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 800e7f0:	f7ff ff92 	bl	800e718 <tcp_get_next_optbyte>
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	b29a      	uxth	r2, r3
 800e7f8:	89bb      	ldrh	r3, [r7, #12]
 800e7fa:	4313      	orrs	r3, r2
 800e7fc:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800e7fe:	89bb      	ldrh	r3, [r7, #12]
 800e800:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800e804:	d804      	bhi.n	800e810 <tcp_parseopt+0x8c>
 800e806:	89bb      	ldrh	r3, [r7, #12]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d001      	beq.n	800e810 <tcp_parseopt+0x8c>
 800e80c:	89ba      	ldrh	r2, [r7, #12]
 800e80e:	e001      	b.n	800e814 <tcp_parseopt+0x90>
 800e810:	f44f 7206 	mov.w	r2, #536	; 0x218
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 800e818:	e010      	b.n	800e83c <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 800e81a:	f7ff ff7d 	bl	800e718 <tcp_get_next_optbyte>
 800e81e:	4603      	mov	r3, r0
 800e820:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 800e822:	7afb      	ldrb	r3, [r7, #11]
 800e824:	2b01      	cmp	r3, #1
 800e826:	d914      	bls.n	800e852 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800e828:	7afb      	ldrb	r3, [r7, #11]
 800e82a:	b29a      	uxth	r2, r3
 800e82c:	4b0f      	ldr	r3, [pc, #60]	; (800e86c <tcp_parseopt+0xe8>)
 800e82e:	881b      	ldrh	r3, [r3, #0]
 800e830:	4413      	add	r3, r2
 800e832:	b29b      	uxth	r3, r3
 800e834:	3b02      	subs	r3, #2
 800e836:	b29a      	uxth	r2, r3
 800e838:	4b0c      	ldr	r3, [pc, #48]	; (800e86c <tcp_parseopt+0xe8>)
 800e83a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e83c:	4b0b      	ldr	r3, [pc, #44]	; (800e86c <tcp_parseopt+0xe8>)
 800e83e:	881a      	ldrh	r2, [r3, #0]
 800e840:	4b09      	ldr	r3, [pc, #36]	; (800e868 <tcp_parseopt+0xe4>)
 800e842:	881b      	ldrh	r3, [r3, #0]
 800e844:	429a      	cmp	r2, r3
 800e846:	d3b3      	bcc.n	800e7b0 <tcp_parseopt+0x2c>
 800e848:	e004      	b.n	800e854 <tcp_parseopt+0xd0>
          return;
 800e84a:	bf00      	nop
 800e84c:	e002      	b.n	800e854 <tcp_parseopt+0xd0>
            return;
 800e84e:	bf00      	nop
 800e850:	e000      	b.n	800e854 <tcp_parseopt+0xd0>
            return;
 800e852:	bf00      	nop
      }
    }
  }
}
 800e854:	3710      	adds	r7, #16
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	08015194 	.word	0x08015194
 800e860:	080155f8 	.word	0x080155f8
 800e864:	080151e0 	.word	0x080151e0
 800e868:	20007d10 	.word	0x20007d10
 800e86c:	20007d18 	.word	0x20007d18

0800e870 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800e870:	b480      	push	{r7}
 800e872:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800e874:	4b05      	ldr	r3, [pc, #20]	; (800e88c <tcp_trigger_input_pcb_close+0x1c>)
 800e876:	781b      	ldrb	r3, [r3, #0]
 800e878:	f043 0310 	orr.w	r3, r3, #16
 800e87c:	b2da      	uxtb	r2, r3
 800e87e:	4b03      	ldr	r3, [pc, #12]	; (800e88c <tcp_trigger_input_pcb_close+0x1c>)
 800e880:	701a      	strb	r2, [r3, #0]
}
 800e882:	bf00      	nop
 800e884:	46bd      	mov	sp, r7
 800e886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88a:	4770      	bx	lr
 800e88c:	20007d29 	.word	0x20007d29

0800e890 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b084      	sub	sp, #16
 800e894:	af00      	add	r7, sp, #0
 800e896:	60f8      	str	r0, [r7, #12]
 800e898:	60b9      	str	r1, [r7, #8]
 800e89a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d00a      	beq.n	800e8b8 <tcp_route+0x28>
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	7a1b      	ldrb	r3, [r3, #8]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d006      	beq.n	800e8b8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	7a1b      	ldrb	r3, [r3, #8]
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f7fb fb24 	bl	8009efc <netif_get_by_index>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	e003      	b.n	800e8c0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f002 fead 	bl	8011618 <ip4_route>
 800e8be:	4603      	mov	r3, r0
  }
}
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	3710      	adds	r7, #16
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bd80      	pop	{r7, pc}

0800e8c8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 800e8c8:	b590      	push	{r4, r7, lr}
 800e8ca:	b087      	sub	sp, #28
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	60b9      	str	r1, [r7, #8]
 800e8d2:	603b      	str	r3, [r7, #0]
 800e8d4:	4613      	mov	r3, r2
 800e8d6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d105      	bne.n	800e8ea <tcp_create_segment+0x22>
 800e8de:	4b44      	ldr	r3, [pc, #272]	; (800e9f0 <tcp_create_segment+0x128>)
 800e8e0:	22a3      	movs	r2, #163	; 0xa3
 800e8e2:	4944      	ldr	r1, [pc, #272]	; (800e9f4 <tcp_create_segment+0x12c>)
 800e8e4:	4844      	ldr	r0, [pc, #272]	; (800e9f8 <tcp_create_segment+0x130>)
 800e8e6:	f004 fb2f 	bl	8012f48 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800e8ea:	68bb      	ldr	r3, [r7, #8]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d105      	bne.n	800e8fc <tcp_create_segment+0x34>
 800e8f0:	4b3f      	ldr	r3, [pc, #252]	; (800e9f0 <tcp_create_segment+0x128>)
 800e8f2:	22a4      	movs	r2, #164	; 0xa4
 800e8f4:	4941      	ldr	r1, [pc, #260]	; (800e9fc <tcp_create_segment+0x134>)
 800e8f6:	4840      	ldr	r0, [pc, #256]	; (800e9f8 <tcp_create_segment+0x130>)
 800e8f8:	f004 fb26 	bl	8012f48 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800e8fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e900:	009b      	lsls	r3, r3, #2
 800e902:	b2db      	uxtb	r3, r3
 800e904:	f003 0304 	and.w	r3, r3, #4
 800e908:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800e90a:	2003      	movs	r0, #3
 800e90c:	f7fa ff8e 	bl	800982c <memp_malloc>
 800e910:	6138      	str	r0, [r7, #16]
 800e912:	693b      	ldr	r3, [r7, #16]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d104      	bne.n	800e922 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800e918:	68b8      	ldr	r0, [r7, #8]
 800e91a:	f7fb fe7d 	bl	800a618 <pbuf_free>
    return NULL;
 800e91e:	2300      	movs	r3, #0
 800e920:	e061      	b.n	800e9e6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 800e922:	693b      	ldr	r3, [r7, #16]
 800e924:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800e928:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	2200      	movs	r2, #0
 800e92e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	68ba      	ldr	r2, [r7, #8]
 800e934:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e936:	68bb      	ldr	r3, [r7, #8]
 800e938:	891a      	ldrh	r2, [r3, #8]
 800e93a:	7dfb      	ldrb	r3, [r7, #23]
 800e93c:	b29b      	uxth	r3, r3
 800e93e:	429a      	cmp	r2, r3
 800e940:	d205      	bcs.n	800e94e <tcp_create_segment+0x86>
 800e942:	4b2b      	ldr	r3, [pc, #172]	; (800e9f0 <tcp_create_segment+0x128>)
 800e944:	22b0      	movs	r2, #176	; 0xb0
 800e946:	492e      	ldr	r1, [pc, #184]	; (800ea00 <tcp_create_segment+0x138>)
 800e948:	482b      	ldr	r0, [pc, #172]	; (800e9f8 <tcp_create_segment+0x130>)
 800e94a:	f004 fafd 	bl	8012f48 <iprintf>
  seg->len = p->tot_len - optlen;
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	891a      	ldrh	r2, [r3, #8]
 800e952:	7dfb      	ldrb	r3, [r7, #23]
 800e954:	b29b      	uxth	r3, r3
 800e956:	1ad3      	subs	r3, r2, r3
 800e958:	b29a      	uxth	r2, r3
 800e95a:	693b      	ldr	r3, [r7, #16]
 800e95c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 800e95e:	2114      	movs	r1, #20
 800e960:	68b8      	ldr	r0, [r7, #8]
 800e962:	f7fb fdc3 	bl	800a4ec <pbuf_add_header>
 800e966:	4603      	mov	r3, r0
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d004      	beq.n	800e976 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800e96c:	6938      	ldr	r0, [r7, #16]
 800e96e:	f7fd f8d2 	bl	800bb16 <tcp_seg_free>
    return NULL;
 800e972:	2300      	movs	r3, #0
 800e974:	e037      	b.n	800e9e6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e976:	693b      	ldr	r3, [r7, #16]
 800e978:	685b      	ldr	r3, [r3, #4]
 800e97a:	685a      	ldr	r2, [r3, #4]
 800e97c:	693b      	ldr	r3, [r7, #16]
 800e97e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	8ada      	ldrh	r2, [r3, #22]
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	68dc      	ldr	r4, [r3, #12]
 800e988:	4610      	mov	r0, r2
 800e98a:	f7fa fa99 	bl	8008ec0 <lwip_htons>
 800e98e:	4603      	mov	r3, r0
 800e990:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	8b1a      	ldrh	r2, [r3, #24]
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	68dc      	ldr	r4, [r3, #12]
 800e99a:	4610      	mov	r0, r2
 800e99c:	f7fa fa90 	bl	8008ec0 <lwip_htons>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800e9a4:	693b      	ldr	r3, [r7, #16]
 800e9a6:	68dc      	ldr	r4, [r3, #12]
 800e9a8:	6838      	ldr	r0, [r7, #0]
 800e9aa:	f7fa fa9e 	bl	8008eea <lwip_htonl>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e9b2:	7dfb      	ldrb	r3, [r7, #23]
 800e9b4:	089b      	lsrs	r3, r3, #2
 800e9b6:	b2db      	uxtb	r3, r3
 800e9b8:	b29b      	uxth	r3, r3
 800e9ba:	3305      	adds	r3, #5
 800e9bc:	b29b      	uxth	r3, r3
 800e9be:	031b      	lsls	r3, r3, #12
 800e9c0:	b29a      	uxth	r2, r3
 800e9c2:	79fb      	ldrb	r3, [r7, #7]
 800e9c4:	b29b      	uxth	r3, r3
 800e9c6:	4313      	orrs	r3, r2
 800e9c8:	b29a      	uxth	r2, r3
 800e9ca:	693b      	ldr	r3, [r7, #16]
 800e9cc:	68dc      	ldr	r4, [r3, #12]
 800e9ce:	4610      	mov	r0, r2
 800e9d0:	f7fa fa76 	bl	8008ec0 <lwip_htons>
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	68db      	ldr	r3, [r3, #12]
 800e9dc:	2200      	movs	r2, #0
 800e9de:	749a      	strb	r2, [r3, #18]
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	74da      	strb	r2, [r3, #19]
  return seg;
 800e9e4:	693b      	ldr	r3, [r7, #16]
}
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	371c      	adds	r7, #28
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd90      	pop	{r4, r7, pc}
 800e9ee:	bf00      	nop
 800e9f0:	08015614 	.word	0x08015614
 800e9f4:	08015648 	.word	0x08015648
 800e9f8:	08015668 	.word	0x08015668
 800e9fc:	08015690 	.word	0x08015690
 800ea00:	080156b4 	.word	0x080156b4

0800ea04 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 800ea04:	b590      	push	{r4, r7, lr}
 800ea06:	b08b      	sub	sp, #44	; 0x2c
 800ea08:	af02      	add	r7, sp, #8
 800ea0a:	6078      	str	r0, [r7, #4]
 800ea0c:	460b      	mov	r3, r1
 800ea0e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 800ea10:	2300      	movs	r3, #0
 800ea12:	61fb      	str	r3, [r7, #28]
 800ea14:	2300      	movs	r3, #0
 800ea16:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800ea18:	2300      	movs	r3, #0
 800ea1a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d106      	bne.n	800ea30 <tcp_split_unsent_seg+0x2c>
 800ea22:	4b95      	ldr	r3, [pc, #596]	; (800ec78 <tcp_split_unsent_seg+0x274>)
 800ea24:	f240 324b 	movw	r2, #843	; 0x34b
 800ea28:	4994      	ldr	r1, [pc, #592]	; (800ec7c <tcp_split_unsent_seg+0x278>)
 800ea2a:	4895      	ldr	r0, [pc, #596]	; (800ec80 <tcp_split_unsent_seg+0x27c>)
 800ea2c:	f004 fa8c 	bl	8012f48 <iprintf>

  useg = pcb->unsent;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea34:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 800ea36:	697b      	ldr	r3, [r7, #20]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d102      	bne.n	800ea42 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 800ea3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ea40:	e116      	b.n	800ec70 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 800ea42:	887b      	ldrh	r3, [r7, #2]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d109      	bne.n	800ea5c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800ea48:	4b8b      	ldr	r3, [pc, #556]	; (800ec78 <tcp_split_unsent_seg+0x274>)
 800ea4a:	f240 3253 	movw	r2, #851	; 0x353
 800ea4e:	498d      	ldr	r1, [pc, #564]	; (800ec84 <tcp_split_unsent_seg+0x280>)
 800ea50:	488b      	ldr	r0, [pc, #556]	; (800ec80 <tcp_split_unsent_seg+0x27c>)
 800ea52:	f004 fa79 	bl	8012f48 <iprintf>
    return ERR_VAL;
 800ea56:	f06f 0305 	mvn.w	r3, #5
 800ea5a:	e109      	b.n	800ec70 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	891b      	ldrh	r3, [r3, #8]
 800ea60:	887a      	ldrh	r2, [r7, #2]
 800ea62:	429a      	cmp	r2, r3
 800ea64:	d301      	bcc.n	800ea6a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 800ea66:	2300      	movs	r3, #0
 800ea68:	e102      	b.n	800ec70 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea6e:	887a      	ldrh	r2, [r7, #2]
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d906      	bls.n	800ea82 <tcp_split_unsent_seg+0x7e>
 800ea74:	4b80      	ldr	r3, [pc, #512]	; (800ec78 <tcp_split_unsent_seg+0x274>)
 800ea76:	f240 325b 	movw	r2, #859	; 0x35b
 800ea7a:	4983      	ldr	r1, [pc, #524]	; (800ec88 <tcp_split_unsent_seg+0x284>)
 800ea7c:	4880      	ldr	r0, [pc, #512]	; (800ec80 <tcp_split_unsent_seg+0x27c>)
 800ea7e:	f004 fa63 	bl	8012f48 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	891b      	ldrh	r3, [r3, #8]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d106      	bne.n	800ea98 <tcp_split_unsent_seg+0x94>
 800ea8a:	4b7b      	ldr	r3, [pc, #492]	; (800ec78 <tcp_split_unsent_seg+0x274>)
 800ea8c:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800ea90:	497e      	ldr	r1, [pc, #504]	; (800ec8c <tcp_split_unsent_seg+0x288>)
 800ea92:	487b      	ldr	r0, [pc, #492]	; (800ec80 <tcp_split_unsent_seg+0x27c>)
 800ea94:	f004 fa58 	bl	8012f48 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 800ea98:	697b      	ldr	r3, [r7, #20]
 800ea9a:	7a9b      	ldrb	r3, [r3, #10]
 800ea9c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800ea9e:	7bfb      	ldrb	r3, [r7, #15]
 800eaa0:	009b      	lsls	r3, r3, #2
 800eaa2:	b2db      	uxtb	r3, r3
 800eaa4:	f003 0304 	and.w	r3, r3, #4
 800eaa8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	891a      	ldrh	r2, [r3, #8]
 800eaae:	887b      	ldrh	r3, [r7, #2]
 800eab0:	1ad3      	subs	r3, r2, r3
 800eab2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800eab4:	7bbb      	ldrb	r3, [r7, #14]
 800eab6:	b29a      	uxth	r2, r3
 800eab8:	89bb      	ldrh	r3, [r7, #12]
 800eaba:	4413      	add	r3, r2
 800eabc:	b29b      	uxth	r3, r3
 800eabe:	f44f 7220 	mov.w	r2, #640	; 0x280
 800eac2:	4619      	mov	r1, r3
 800eac4:	2036      	movs	r0, #54	; 0x36
 800eac6:	f7fb fac3 	bl	800a050 <pbuf_alloc>
 800eaca:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800eacc:	693b      	ldr	r3, [r7, #16]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	f000 80b7 	beq.w	800ec42 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 800ead4:	697b      	ldr	r3, [r7, #20]
 800ead6:	685b      	ldr	r3, [r3, #4]
 800ead8:	891a      	ldrh	r2, [r3, #8]
 800eada:	697b      	ldr	r3, [r7, #20]
 800eadc:	891b      	ldrh	r3, [r3, #8]
 800eade:	1ad3      	subs	r3, r2, r3
 800eae0:	b29a      	uxth	r2, r3
 800eae2:	887b      	ldrh	r3, [r7, #2]
 800eae4:	4413      	add	r3, r2
 800eae6:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800eae8:	697b      	ldr	r3, [r7, #20]
 800eaea:	6858      	ldr	r0, [r3, #4]
 800eaec:	693b      	ldr	r3, [r7, #16]
 800eaee:	685a      	ldr	r2, [r3, #4]
 800eaf0:	7bbb      	ldrb	r3, [r7, #14]
 800eaf2:	18d1      	adds	r1, r2, r3
 800eaf4:	897b      	ldrh	r3, [r7, #10]
 800eaf6:	89ba      	ldrh	r2, [r7, #12]
 800eaf8:	f7fb ff84 	bl	800aa04 <pbuf_copy_partial>
 800eafc:	4603      	mov	r3, r0
 800eafe:	461a      	mov	r2, r3
 800eb00:	89bb      	ldrh	r3, [r7, #12]
 800eb02:	4293      	cmp	r3, r2
 800eb04:	f040 809f 	bne.w	800ec46 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	68db      	ldr	r3, [r3, #12]
 800eb0c:	899b      	ldrh	r3, [r3, #12]
 800eb0e:	b29b      	uxth	r3, r3
 800eb10:	4618      	mov	r0, r3
 800eb12:	f7fa f9d5 	bl	8008ec0 <lwip_htons>
 800eb16:	4603      	mov	r3, r0
 800eb18:	b2db      	uxtb	r3, r3
 800eb1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eb1e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 800eb20:	2300      	movs	r3, #0
 800eb22:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 800eb24:	7efb      	ldrb	r3, [r7, #27]
 800eb26:	f003 0308 	and.w	r3, r3, #8
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d007      	beq.n	800eb3e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 800eb2e:	7efb      	ldrb	r3, [r7, #27]
 800eb30:	f023 0308 	bic.w	r3, r3, #8
 800eb34:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 800eb36:	7ebb      	ldrb	r3, [r7, #26]
 800eb38:	f043 0308 	orr.w	r3, r3, #8
 800eb3c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 800eb3e:	7efb      	ldrb	r3, [r7, #27]
 800eb40:	f003 0301 	and.w	r3, r3, #1
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d007      	beq.n	800eb58 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 800eb48:	7efb      	ldrb	r3, [r7, #27]
 800eb4a:	f023 0301 	bic.w	r3, r3, #1
 800eb4e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 800eb50:	7ebb      	ldrb	r3, [r7, #26]
 800eb52:	f043 0301 	orr.w	r3, r3, #1
 800eb56:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800eb58:	697b      	ldr	r3, [r7, #20]
 800eb5a:	68db      	ldr	r3, [r3, #12]
 800eb5c:	685b      	ldr	r3, [r3, #4]
 800eb5e:	4618      	mov	r0, r3
 800eb60:	f7fa f9c3 	bl	8008eea <lwip_htonl>
 800eb64:	4602      	mov	r2, r0
 800eb66:	887b      	ldrh	r3, [r7, #2]
 800eb68:	18d1      	adds	r1, r2, r3
 800eb6a:	7eba      	ldrb	r2, [r7, #26]
 800eb6c:	7bfb      	ldrb	r3, [r7, #15]
 800eb6e:	9300      	str	r3, [sp, #0]
 800eb70:	460b      	mov	r3, r1
 800eb72:	6939      	ldr	r1, [r7, #16]
 800eb74:	6878      	ldr	r0, [r7, #4]
 800eb76:	f7ff fea7 	bl	800e8c8 <tcp_create_segment>
 800eb7a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 800eb7c:	69fb      	ldr	r3, [r7, #28]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d063      	beq.n	800ec4a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800eb82:	697b      	ldr	r3, [r7, #20]
 800eb84:	685b      	ldr	r3, [r3, #4]
 800eb86:	4618      	mov	r0, r3
 800eb88:	f7fb fdd4 	bl	800a734 <pbuf_clen>
 800eb8c:	4603      	mov	r3, r0
 800eb8e:	461a      	mov	r2, r3
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800eb96:	1a9b      	subs	r3, r3, r2
 800eb98:	b29a      	uxth	r2, r3
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800eba0:	697b      	ldr	r3, [r7, #20]
 800eba2:	6858      	ldr	r0, [r3, #4]
 800eba4:	697b      	ldr	r3, [r7, #20]
 800eba6:	685b      	ldr	r3, [r3, #4]
 800eba8:	891a      	ldrh	r2, [r3, #8]
 800ebaa:	89bb      	ldrh	r3, [r7, #12]
 800ebac:	1ad3      	subs	r3, r2, r3
 800ebae:	b29b      	uxth	r3, r3
 800ebb0:	4619      	mov	r1, r3
 800ebb2:	f7fb fbab 	bl	800a30c <pbuf_realloc>
  useg->len -= remainder;
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	891a      	ldrh	r2, [r3, #8]
 800ebba:	89bb      	ldrh	r3, [r7, #12]
 800ebbc:	1ad3      	subs	r3, r2, r3
 800ebbe:	b29a      	uxth	r2, r3
 800ebc0:	697b      	ldr	r3, [r7, #20]
 800ebc2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800ebc4:	697b      	ldr	r3, [r7, #20]
 800ebc6:	68db      	ldr	r3, [r3, #12]
 800ebc8:	899b      	ldrh	r3, [r3, #12]
 800ebca:	b29c      	uxth	r4, r3
 800ebcc:	7efb      	ldrb	r3, [r7, #27]
 800ebce:	b29b      	uxth	r3, r3
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f7fa f975 	bl	8008ec0 <lwip_htons>
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	461a      	mov	r2, r3
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	68db      	ldr	r3, [r3, #12]
 800ebde:	4322      	orrs	r2, r4
 800ebe0:	b292      	uxth	r2, r2
 800ebe2:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800ebe4:	697b      	ldr	r3, [r7, #20]
 800ebe6:	685b      	ldr	r3, [r3, #4]
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f7fb fda3 	bl	800a734 <pbuf_clen>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	461a      	mov	r2, r3
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800ebf8:	4413      	add	r3, r2
 800ebfa:	b29a      	uxth	r2, r3
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ec02:	69fb      	ldr	r3, [r7, #28]
 800ec04:	685b      	ldr	r3, [r3, #4]
 800ec06:	4618      	mov	r0, r3
 800ec08:	f7fb fd94 	bl	800a734 <pbuf_clen>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	461a      	mov	r2, r3
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800ec16:	4413      	add	r3, r2
 800ec18:	b29a      	uxth	r2, r3
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	681a      	ldr	r2, [r3, #0]
 800ec24:	69fb      	ldr	r3, [r7, #28]
 800ec26:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 800ec28:	697b      	ldr	r3, [r7, #20]
 800ec2a:	69fa      	ldr	r2, [r7, #28]
 800ec2c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 800ec2e:	69fb      	ldr	r3, [r7, #28]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d103      	bne.n	800ec3e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	2200      	movs	r2, #0
 800ec3a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	e016      	b.n	800ec70 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 800ec42:	bf00      	nop
 800ec44:	e002      	b.n	800ec4c <tcp_split_unsent_seg+0x248>
    goto memerr;
 800ec46:	bf00      	nop
 800ec48:	e000      	b.n	800ec4c <tcp_split_unsent_seg+0x248>
    goto memerr;
 800ec4a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 800ec4c:	69fb      	ldr	r3, [r7, #28]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d006      	beq.n	800ec60 <tcp_split_unsent_seg+0x25c>
 800ec52:	4b09      	ldr	r3, [pc, #36]	; (800ec78 <tcp_split_unsent_seg+0x274>)
 800ec54:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800ec58:	490d      	ldr	r1, [pc, #52]	; (800ec90 <tcp_split_unsent_seg+0x28c>)
 800ec5a:	4809      	ldr	r0, [pc, #36]	; (800ec80 <tcp_split_unsent_seg+0x27c>)
 800ec5c:	f004 f974 	bl	8012f48 <iprintf>
  if (p != NULL) {
 800ec60:	693b      	ldr	r3, [r7, #16]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d002      	beq.n	800ec6c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 800ec66:	6938      	ldr	r0, [r7, #16]
 800ec68:	f7fb fcd6 	bl	800a618 <pbuf_free>
  }

  return ERR_MEM;
 800ec6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ec70:	4618      	mov	r0, r3
 800ec72:	3724      	adds	r7, #36	; 0x24
 800ec74:	46bd      	mov	sp, r7
 800ec76:	bd90      	pop	{r4, r7, pc}
 800ec78:	08015614 	.word	0x08015614
 800ec7c:	080159a8 	.word	0x080159a8
 800ec80:	08015668 	.word	0x08015668
 800ec84:	080159cc 	.word	0x080159cc
 800ec88:	080159f0 	.word	0x080159f0
 800ec8c:	08015a00 	.word	0x08015a00
 800ec90:	08015a10 	.word	0x08015a10

0800ec94 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800ec94:	b590      	push	{r4, r7, lr}
 800ec96:	b085      	sub	sp, #20
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d106      	bne.n	800ecb0 <tcp_send_fin+0x1c>
 800eca2:	4b21      	ldr	r3, [pc, #132]	; (800ed28 <tcp_send_fin+0x94>)
 800eca4:	f240 32eb 	movw	r2, #1003	; 0x3eb
 800eca8:	4920      	ldr	r1, [pc, #128]	; (800ed2c <tcp_send_fin+0x98>)
 800ecaa:	4821      	ldr	r0, [pc, #132]	; (800ed30 <tcp_send_fin+0x9c>)
 800ecac:	f004 f94c 	bl	8012f48 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d02e      	beq.n	800ed16 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ecbc:	60fb      	str	r3, [r7, #12]
 800ecbe:	e002      	b.n	800ecc6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d1f8      	bne.n	800ecc0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	68db      	ldr	r3, [r3, #12]
 800ecd2:	899b      	ldrh	r3, [r3, #12]
 800ecd4:	b29b      	uxth	r3, r3
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7fa f8f2 	bl	8008ec0 <lwip_htons>
 800ecdc:	4603      	mov	r3, r0
 800ecde:	b2db      	uxtb	r3, r3
 800ece0:	f003 0307 	and.w	r3, r3, #7
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d116      	bne.n	800ed16 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	68db      	ldr	r3, [r3, #12]
 800ecec:	899b      	ldrh	r3, [r3, #12]
 800ecee:	b29c      	uxth	r4, r3
 800ecf0:	2001      	movs	r0, #1
 800ecf2:	f7fa f8e5 	bl	8008ec0 <lwip_htons>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	461a      	mov	r2, r3
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	68db      	ldr	r3, [r3, #12]
 800ecfe:	4322      	orrs	r2, r4
 800ed00:	b292      	uxth	r2, r2
 800ed02:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	8b5b      	ldrh	r3, [r3, #26]
 800ed08:	f043 0320 	orr.w	r3, r3, #32
 800ed0c:	b29a      	uxth	r2, r3
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 800ed12:	2300      	movs	r3, #0
 800ed14:	e004      	b.n	800ed20 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800ed16:	2101      	movs	r1, #1
 800ed18:	6878      	ldr	r0, [r7, #4]
 800ed1a:	f000 f80b 	bl	800ed34 <tcp_enqueue_flags>
 800ed1e:	4603      	mov	r3, r0
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3714      	adds	r7, #20
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bd90      	pop	{r4, r7, pc}
 800ed28:	08015614 	.word	0x08015614
 800ed2c:	08015a1c 	.word	0x08015a1c
 800ed30:	08015668 	.word	0x08015668

0800ed34 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b08a      	sub	sp, #40	; 0x28
 800ed38:	af02      	add	r7, sp, #8
 800ed3a:	6078      	str	r0, [r7, #4]
 800ed3c:	460b      	mov	r3, r1
 800ed3e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800ed40:	2300      	movs	r3, #0
 800ed42:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800ed44:	2300      	movs	r3, #0
 800ed46:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800ed48:	78fb      	ldrb	r3, [r7, #3]
 800ed4a:	f003 0303 	and.w	r3, r3, #3
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d106      	bne.n	800ed60 <tcp_enqueue_flags+0x2c>
 800ed52:	4b67      	ldr	r3, [pc, #412]	; (800eef0 <tcp_enqueue_flags+0x1bc>)
 800ed54:	f240 4211 	movw	r2, #1041	; 0x411
 800ed58:	4966      	ldr	r1, [pc, #408]	; (800eef4 <tcp_enqueue_flags+0x1c0>)
 800ed5a:	4867      	ldr	r0, [pc, #412]	; (800eef8 <tcp_enqueue_flags+0x1c4>)
 800ed5c:	f004 f8f4 	bl	8012f48 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d106      	bne.n	800ed74 <tcp_enqueue_flags+0x40>
 800ed66:	4b62      	ldr	r3, [pc, #392]	; (800eef0 <tcp_enqueue_flags+0x1bc>)
 800ed68:	f240 4213 	movw	r2, #1043	; 0x413
 800ed6c:	4963      	ldr	r1, [pc, #396]	; (800eefc <tcp_enqueue_flags+0x1c8>)
 800ed6e:	4862      	ldr	r0, [pc, #392]	; (800eef8 <tcp_enqueue_flags+0x1c4>)
 800ed70:	f004 f8ea 	bl	8012f48 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 800ed74:	78fb      	ldrb	r3, [r7, #3]
 800ed76:	f003 0302 	and.w	r3, r3, #2
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d001      	beq.n	800ed82 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 800ed7e:	2301      	movs	r3, #1
 800ed80:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800ed82:	7ffb      	ldrb	r3, [r7, #31]
 800ed84:	009b      	lsls	r3, r3, #2
 800ed86:	b2db      	uxtb	r3, r3
 800ed88:	f003 0304 	and.w	r3, r3, #4
 800ed8c:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ed8e:	7dfb      	ldrb	r3, [r7, #23]
 800ed90:	b29b      	uxth	r3, r3
 800ed92:	f44f 7220 	mov.w	r2, #640	; 0x280
 800ed96:	4619      	mov	r1, r3
 800ed98:	2036      	movs	r0, #54	; 0x36
 800ed9a:	f7fb f959 	bl	800a050 <pbuf_alloc>
 800ed9e:	6138      	str	r0, [r7, #16]
 800eda0:	693b      	ldr	r3, [r7, #16]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d109      	bne.n	800edba <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	8b5b      	ldrh	r3, [r3, #26]
 800edaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edae:	b29a      	uxth	r2, r3
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800edb4:	f04f 33ff 	mov.w	r3, #4294967295
 800edb8:	e095      	b.n	800eee6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800edba:	693b      	ldr	r3, [r7, #16]
 800edbc:	895a      	ldrh	r2, [r3, #10]
 800edbe:	7dfb      	ldrb	r3, [r7, #23]
 800edc0:	b29b      	uxth	r3, r3
 800edc2:	429a      	cmp	r2, r3
 800edc4:	d206      	bcs.n	800edd4 <tcp_enqueue_flags+0xa0>
 800edc6:	4b4a      	ldr	r3, [pc, #296]	; (800eef0 <tcp_enqueue_flags+0x1bc>)
 800edc8:	f240 4239 	movw	r2, #1081	; 0x439
 800edcc:	494c      	ldr	r1, [pc, #304]	; (800ef00 <tcp_enqueue_flags+0x1cc>)
 800edce:	484a      	ldr	r0, [pc, #296]	; (800eef8 <tcp_enqueue_flags+0x1c4>)
 800edd0:	f004 f8ba 	bl	8012f48 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800edd8:	78fa      	ldrb	r2, [r7, #3]
 800edda:	7ffb      	ldrb	r3, [r7, #31]
 800eddc:	9300      	str	r3, [sp, #0]
 800edde:	460b      	mov	r3, r1
 800ede0:	6939      	ldr	r1, [r7, #16]
 800ede2:	6878      	ldr	r0, [r7, #4]
 800ede4:	f7ff fd70 	bl	800e8c8 <tcp_create_segment>
 800ede8:	60f8      	str	r0, [r7, #12]
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d109      	bne.n	800ee04 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	8b5b      	ldrh	r3, [r3, #26]
 800edf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edf8:	b29a      	uxth	r2, r3
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800edfe:	f04f 33ff 	mov.w	r3, #4294967295
 800ee02:	e070      	b.n	800eee6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	68db      	ldr	r3, [r3, #12]
 800ee08:	f003 0303 	and.w	r3, r3, #3
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d006      	beq.n	800ee1e <tcp_enqueue_flags+0xea>
 800ee10:	4b37      	ldr	r3, [pc, #220]	; (800eef0 <tcp_enqueue_flags+0x1bc>)
 800ee12:	f240 4242 	movw	r2, #1090	; 0x442
 800ee16:	493b      	ldr	r1, [pc, #236]	; (800ef04 <tcp_enqueue_flags+0x1d0>)
 800ee18:	4837      	ldr	r0, [pc, #220]	; (800eef8 <tcp_enqueue_flags+0x1c4>)
 800ee1a:	f004 f895 	bl	8012f48 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	891b      	ldrh	r3, [r3, #8]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d006      	beq.n	800ee34 <tcp_enqueue_flags+0x100>
 800ee26:	4b32      	ldr	r3, [pc, #200]	; (800eef0 <tcp_enqueue_flags+0x1bc>)
 800ee28:	f240 4243 	movw	r2, #1091	; 0x443
 800ee2c:	4936      	ldr	r1, [pc, #216]	; (800ef08 <tcp_enqueue_flags+0x1d4>)
 800ee2e:	4832      	ldr	r0, [pc, #200]	; (800eef8 <tcp_enqueue_flags+0x1c4>)
 800ee30:	f004 f88a 	bl	8012f48 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d103      	bne.n	800ee44 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	68fa      	ldr	r2, [r7, #12]
 800ee40:	66da      	str	r2, [r3, #108]	; 0x6c
 800ee42:	e00d      	b.n	800ee60 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ee48:	61bb      	str	r3, [r7, #24]
 800ee4a:	e002      	b.n	800ee52 <tcp_enqueue_flags+0x11e>
 800ee4c:	69bb      	ldr	r3, [r7, #24]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	61bb      	str	r3, [r7, #24]
 800ee52:	69bb      	ldr	r3, [r7, #24]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d1f8      	bne.n	800ee4c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 800ee5a:	69bb      	ldr	r3, [r7, #24]
 800ee5c:	68fa      	ldr	r2, [r7, #12]
 800ee5e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2200      	movs	r2, #0
 800ee64:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800ee68:	78fb      	ldrb	r3, [r7, #3]
 800ee6a:	f003 0302 	and.w	r3, r3, #2
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d104      	bne.n	800ee7c <tcp_enqueue_flags+0x148>
 800ee72:	78fb      	ldrb	r3, [r7, #3]
 800ee74:	f003 0301 	and.w	r3, r3, #1
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d004      	beq.n	800ee86 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ee80:	1c5a      	adds	r2, r3, #1
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800ee86:	78fb      	ldrb	r3, [r7, #3]
 800ee88:	f003 0301 	and.w	r3, r3, #1
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d006      	beq.n	800ee9e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	8b5b      	ldrh	r3, [r3, #26]
 800ee94:	f043 0320 	orr.w	r3, r3, #32
 800ee98:	b29a      	uxth	r2, r3
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	685b      	ldr	r3, [r3, #4]
 800eea2:	4618      	mov	r0, r3
 800eea4:	f7fb fc46 	bl	800a734 <pbuf_clen>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	461a      	mov	r2, r3
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800eeb2:	4413      	add	r3, r2
 800eeb4:	b29a      	uxth	r2, r3
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d00e      	beq.n	800eee4 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d10a      	bne.n	800eee4 <tcp_enqueue_flags+0x1b0>
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d106      	bne.n	800eee4 <tcp_enqueue_flags+0x1b0>
 800eed6:	4b06      	ldr	r3, [pc, #24]	; (800eef0 <tcp_enqueue_flags+0x1bc>)
 800eed8:	f240 4265 	movw	r2, #1125	; 0x465
 800eedc:	490b      	ldr	r1, [pc, #44]	; (800ef0c <tcp_enqueue_flags+0x1d8>)
 800eede:	4806      	ldr	r0, [pc, #24]	; (800eef8 <tcp_enqueue_flags+0x1c4>)
 800eee0:	f004 f832 	bl	8012f48 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800eee4:	2300      	movs	r3, #0
}
 800eee6:	4618      	mov	r0, r3
 800eee8:	3720      	adds	r7, #32
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd80      	pop	{r7, pc}
 800eeee:	bf00      	nop
 800eef0:	08015614 	.word	0x08015614
 800eef4:	08015a38 	.word	0x08015a38
 800eef8:	08015668 	.word	0x08015668
 800eefc:	08015a90 	.word	0x08015a90
 800ef00:	08015ab0 	.word	0x08015ab0
 800ef04:	08015aec 	.word	0x08015aec
 800ef08:	08015b04 	.word	0x08015b04
 800ef0c:	08015b30 	.word	0x08015b30

0800ef10 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800ef10:	b5b0      	push	{r4, r5, r7, lr}
 800ef12:	b08a      	sub	sp, #40	; 0x28
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d106      	bne.n	800ef2c <tcp_output+0x1c>
 800ef1e:	4b9e      	ldr	r3, [pc, #632]	; (800f198 <tcp_output+0x288>)
 800ef20:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800ef24:	499d      	ldr	r1, [pc, #628]	; (800f19c <tcp_output+0x28c>)
 800ef26:	489e      	ldr	r0, [pc, #632]	; (800f1a0 <tcp_output+0x290>)
 800ef28:	f004 f80e 	bl	8012f48 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	7d1b      	ldrb	r3, [r3, #20]
 800ef30:	2b01      	cmp	r3, #1
 800ef32:	d106      	bne.n	800ef42 <tcp_output+0x32>
 800ef34:	4b98      	ldr	r3, [pc, #608]	; (800f198 <tcp_output+0x288>)
 800ef36:	f240 42e3 	movw	r2, #1251	; 0x4e3
 800ef3a:	499a      	ldr	r1, [pc, #616]	; (800f1a4 <tcp_output+0x294>)
 800ef3c:	4898      	ldr	r0, [pc, #608]	; (800f1a0 <tcp_output+0x290>)
 800ef3e:	f004 f803 	bl	8012f48 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800ef42:	4b99      	ldr	r3, [pc, #612]	; (800f1a8 <tcp_output+0x298>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	687a      	ldr	r2, [r7, #4]
 800ef48:	429a      	cmp	r2, r3
 800ef4a:	d101      	bne.n	800ef50 <tcp_output+0x40>
    return ERR_OK;
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	e1ce      	b.n	800f2ee <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ef5c:	4293      	cmp	r3, r2
 800ef5e:	bf28      	it	cs
 800ef60:	4613      	movcs	r3, r2
 800ef62:	b29b      	uxth	r3, r3
 800ef64:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ef6a:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 800ef6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d10b      	bne.n	800ef8a <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	8b5b      	ldrh	r3, [r3, #26]
 800ef76:	f003 0302 	and.w	r3, r3, #2
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	f000 81aa 	beq.w	800f2d4 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 800ef80:	6878      	ldr	r0, [r7, #4]
 800ef82:	f000 fdcb 	bl	800fb1c <tcp_send_empty_ack>
 800ef86:	4603      	mov	r3, r0
 800ef88:	e1b1      	b.n	800f2ee <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800ef8a:	6879      	ldr	r1, [r7, #4]
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	3304      	adds	r3, #4
 800ef90:	461a      	mov	r2, r3
 800ef92:	6878      	ldr	r0, [r7, #4]
 800ef94:	f7ff fc7c 	bl	800e890 <tcp_route>
 800ef98:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800ef9a:	697b      	ldr	r3, [r7, #20]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d102      	bne.n	800efa6 <tcp_output+0x96>
    return ERR_RTE;
 800efa0:	f06f 0303 	mvn.w	r3, #3
 800efa4:	e1a3      	b.n	800f2ee <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d003      	beq.n	800efb4 <tcp_output+0xa4>
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d111      	bne.n	800efd8 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800efb4:	697b      	ldr	r3, [r7, #20]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d002      	beq.n	800efc0 <tcp_output+0xb0>
 800efba:	697b      	ldr	r3, [r7, #20]
 800efbc:	3304      	adds	r3, #4
 800efbe:	e000      	b.n	800efc2 <tcp_output+0xb2>
 800efc0:	2300      	movs	r3, #0
 800efc2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800efc4:	693b      	ldr	r3, [r7, #16]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d102      	bne.n	800efd0 <tcp_output+0xc0>
      return ERR_RTE;
 800efca:	f06f 0303 	mvn.w	r3, #3
 800efce:	e18e      	b.n	800f2ee <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800efd0:	693b      	ldr	r3, [r7, #16]
 800efd2:	681a      	ldr	r2, [r3, #0]
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800efd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efda:	68db      	ldr	r3, [r3, #12]
 800efdc:	685b      	ldr	r3, [r3, #4]
 800efde:	4618      	mov	r0, r3
 800efe0:	f7f9 ff83 	bl	8008eea <lwip_htonl>
 800efe4:	4602      	mov	r2, r0
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800efea:	1ad3      	subs	r3, r2, r3
 800efec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800efee:	8912      	ldrh	r2, [r2, #8]
 800eff0:	4413      	add	r3, r2
 800eff2:	69ba      	ldr	r2, [r7, #24]
 800eff4:	429a      	cmp	r2, r3
 800eff6:	d227      	bcs.n	800f048 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800effe:	461a      	mov	r2, r3
 800f000:	69bb      	ldr	r3, [r7, #24]
 800f002:	4293      	cmp	r3, r2
 800f004:	d114      	bne.n	800f030 <tcp_output+0x120>
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d110      	bne.n	800f030 <tcp_output+0x120>
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800f014:	2b00      	cmp	r3, #0
 800f016:	d10b      	bne.n	800f030 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	2200      	movs	r2, #0
 800f01c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	2201      	movs	r2, #1
 800f024:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2200      	movs	r2, #0
 800f02c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	8b5b      	ldrh	r3, [r3, #26]
 800f034:	f003 0302 	and.w	r3, r3, #2
 800f038:	2b00      	cmp	r3, #0
 800f03a:	f000 814d 	beq.w	800f2d8 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 800f03e:	6878      	ldr	r0, [r7, #4]
 800f040:	f000 fd6c 	bl	800fb1c <tcp_send_empty_ack>
 800f044:	4603      	mov	r3, r0
 800f046:	e152      	b.n	800f2ee <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2200      	movs	r2, #0
 800f04c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f054:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800f056:	6a3b      	ldr	r3, [r7, #32]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	f000 811c 	beq.w	800f296 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 800f05e:	e002      	b.n	800f066 <tcp_output+0x156>
 800f060:	6a3b      	ldr	r3, [r7, #32]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	623b      	str	r3, [r7, #32]
 800f066:	6a3b      	ldr	r3, [r7, #32]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d1f8      	bne.n	800f060 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 800f06e:	e112      	b.n	800f296 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800f070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f072:	68db      	ldr	r3, [r3, #12]
 800f074:	899b      	ldrh	r3, [r3, #12]
 800f076:	b29b      	uxth	r3, r3
 800f078:	4618      	mov	r0, r3
 800f07a:	f7f9 ff21 	bl	8008ec0 <lwip_htons>
 800f07e:	4603      	mov	r3, r0
 800f080:	b2db      	uxtb	r3, r3
 800f082:	f003 0304 	and.w	r3, r3, #4
 800f086:	2b00      	cmp	r3, #0
 800f088:	d006      	beq.n	800f098 <tcp_output+0x188>
 800f08a:	4b43      	ldr	r3, [pc, #268]	; (800f198 <tcp_output+0x288>)
 800f08c:	f240 5236 	movw	r2, #1334	; 0x536
 800f090:	4946      	ldr	r1, [pc, #280]	; (800f1ac <tcp_output+0x29c>)
 800f092:	4843      	ldr	r0, [pc, #268]	; (800f1a0 <tcp_output+0x290>)
 800f094:	f003 ff58 	bl	8012f48 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d01f      	beq.n	800f0e0 <tcp_output+0x1d0>
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	8b5b      	ldrh	r3, [r3, #26]
 800f0a4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d119      	bne.n	800f0e0 <tcp_output+0x1d0>
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d00b      	beq.n	800f0cc <tcp_output+0x1bc>
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d110      	bne.n	800f0e0 <tcp_output+0x1d0>
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f0c2:	891a      	ldrh	r2, [r3, #8]
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f0c8:	429a      	cmp	r2, r3
 800f0ca:	d209      	bcs.n	800f0e0 <tcp_output+0x1d0>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d004      	beq.n	800f0e0 <tcp_output+0x1d0>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f0dc:	2b08      	cmp	r3, #8
 800f0de:	d901      	bls.n	800f0e4 <tcp_output+0x1d4>
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	e000      	b.n	800f0e6 <tcp_output+0x1d6>
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d106      	bne.n	800f0f8 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	8b5b      	ldrh	r3, [r3, #26]
 800f0ee:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	f000 80e4 	beq.w	800f2c0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	7d1b      	ldrb	r3, [r3, #20]
 800f0fc:	2b02      	cmp	r3, #2
 800f0fe:	d00d      	beq.n	800f11c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800f100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f102:	68db      	ldr	r3, [r3, #12]
 800f104:	899b      	ldrh	r3, [r3, #12]
 800f106:	b29c      	uxth	r4, r3
 800f108:	2010      	movs	r0, #16
 800f10a:	f7f9 fed9 	bl	8008ec0 <lwip_htons>
 800f10e:	4603      	mov	r3, r0
 800f110:	461a      	mov	r2, r3
 800f112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f114:	68db      	ldr	r3, [r3, #12]
 800f116:	4322      	orrs	r2, r4
 800f118:	b292      	uxth	r2, r2
 800f11a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 800f11c:	697a      	ldr	r2, [r7, #20]
 800f11e:	6879      	ldr	r1, [r7, #4]
 800f120:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f122:	f000 f909 	bl	800f338 <tcp_output_segment>
 800f126:	4603      	mov	r3, r0
 800f128:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800f12a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d009      	beq.n	800f146 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	8b5b      	ldrh	r3, [r3, #26]
 800f136:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f13a:	b29a      	uxth	r2, r3
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	835a      	strh	r2, [r3, #26]
      return err;
 800f140:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f144:	e0d3      	b.n	800f2ee <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 800f146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f148:	681a      	ldr	r2, [r3, #0]
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	7d1b      	ldrb	r3, [r3, #20]
 800f152:	2b02      	cmp	r3, #2
 800f154:	d006      	beq.n	800f164 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	8b5b      	ldrh	r3, [r3, #26]
 800f15a:	f023 0303 	bic.w	r3, r3, #3
 800f15e:	b29a      	uxth	r2, r3
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f166:	68db      	ldr	r3, [r3, #12]
 800f168:	685b      	ldr	r3, [r3, #4]
 800f16a:	4618      	mov	r0, r3
 800f16c:	f7f9 febd 	bl	8008eea <lwip_htonl>
 800f170:	4604      	mov	r4, r0
 800f172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f174:	891b      	ldrh	r3, [r3, #8]
 800f176:	461d      	mov	r5, r3
 800f178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f17a:	68db      	ldr	r3, [r3, #12]
 800f17c:	899b      	ldrh	r3, [r3, #12]
 800f17e:	b29b      	uxth	r3, r3
 800f180:	4618      	mov	r0, r3
 800f182:	f7f9 fe9d 	bl	8008ec0 <lwip_htons>
 800f186:	4603      	mov	r3, r0
 800f188:	b2db      	uxtb	r3, r3
 800f18a:	f003 0303 	and.w	r3, r3, #3
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d00e      	beq.n	800f1b0 <tcp_output+0x2a0>
 800f192:	2301      	movs	r3, #1
 800f194:	e00d      	b.n	800f1b2 <tcp_output+0x2a2>
 800f196:	bf00      	nop
 800f198:	08015614 	.word	0x08015614
 800f19c:	08015b58 	.word	0x08015b58
 800f1a0:	08015668 	.word	0x08015668
 800f1a4:	08015b70 	.word	0x08015b70
 800f1a8:	2000eb88 	.word	0x2000eb88
 800f1ac:	08015b98 	.word	0x08015b98
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	442b      	add	r3, r5
 800f1b4:	4423      	add	r3, r4
 800f1b6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f1bc:	68bb      	ldr	r3, [r7, #8]
 800f1be:	1ad3      	subs	r3, r2, r3
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	da02      	bge.n	800f1ca <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	68ba      	ldr	r2, [r7, #8]
 800f1c8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800f1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1cc:	891b      	ldrh	r3, [r3, #8]
 800f1ce:	461c      	mov	r4, r3
 800f1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1d2:	68db      	ldr	r3, [r3, #12]
 800f1d4:	899b      	ldrh	r3, [r3, #12]
 800f1d6:	b29b      	uxth	r3, r3
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7f9 fe71 	bl	8008ec0 <lwip_htons>
 800f1de:	4603      	mov	r3, r0
 800f1e0:	b2db      	uxtb	r3, r3
 800f1e2:	f003 0303 	and.w	r3, r3, #3
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d001      	beq.n	800f1ee <tcp_output+0x2de>
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	e000      	b.n	800f1f0 <tcp_output+0x2e0>
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	4423      	add	r3, r4
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d049      	beq.n	800f28a <tcp_output+0x37a>
      seg->next = NULL;
 800f1f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1f8:	2200      	movs	r2, #0
 800f1fa:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f200:	2b00      	cmp	r3, #0
 800f202:	d105      	bne.n	800f210 <tcp_output+0x300>
        pcb->unacked = seg;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f208:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 800f20a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f20c:	623b      	str	r3, [r7, #32]
 800f20e:	e03f      	b.n	800f290 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800f210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f212:	68db      	ldr	r3, [r3, #12]
 800f214:	685b      	ldr	r3, [r3, #4]
 800f216:	4618      	mov	r0, r3
 800f218:	f7f9 fe67 	bl	8008eea <lwip_htonl>
 800f21c:	4604      	mov	r4, r0
 800f21e:	6a3b      	ldr	r3, [r7, #32]
 800f220:	68db      	ldr	r3, [r3, #12]
 800f222:	685b      	ldr	r3, [r3, #4]
 800f224:	4618      	mov	r0, r3
 800f226:	f7f9 fe60 	bl	8008eea <lwip_htonl>
 800f22a:	4603      	mov	r3, r0
 800f22c:	1ae3      	subs	r3, r4, r3
 800f22e:	2b00      	cmp	r3, #0
 800f230:	da24      	bge.n	800f27c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	3370      	adds	r3, #112	; 0x70
 800f236:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800f238:	e002      	b.n	800f240 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 800f23a:	69fb      	ldr	r3, [r7, #28]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800f240:	69fb      	ldr	r3, [r7, #28]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d011      	beq.n	800f26c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f248:	69fb      	ldr	r3, [r7, #28]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	68db      	ldr	r3, [r3, #12]
 800f24e:	685b      	ldr	r3, [r3, #4]
 800f250:	4618      	mov	r0, r3
 800f252:	f7f9 fe4a 	bl	8008eea <lwip_htonl>
 800f256:	4604      	mov	r4, r0
 800f258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f25a:	68db      	ldr	r3, [r3, #12]
 800f25c:	685b      	ldr	r3, [r3, #4]
 800f25e:	4618      	mov	r0, r3
 800f260:	f7f9 fe43 	bl	8008eea <lwip_htonl>
 800f264:	4603      	mov	r3, r0
 800f266:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800f268:	2b00      	cmp	r3, #0
 800f26a:	dbe6      	blt.n	800f23a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 800f26c:	69fb      	ldr	r3, [r7, #28]
 800f26e:	681a      	ldr	r2, [r3, #0]
 800f270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f272:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800f274:	69fb      	ldr	r3, [r7, #28]
 800f276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f278:	601a      	str	r2, [r3, #0]
 800f27a:	e009      	b.n	800f290 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800f27c:	6a3b      	ldr	r3, [r7, #32]
 800f27e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f280:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800f282:	6a3b      	ldr	r3, [r7, #32]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	623b      	str	r3, [r7, #32]
 800f288:	e002      	b.n	800f290 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800f28a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f28c:	f7fc fc43 	bl	800bb16 <tcp_seg_free>
    }
    seg = pcb->unsent;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f294:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 800f296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d012      	beq.n	800f2c2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800f29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f29e:	68db      	ldr	r3, [r3, #12]
 800f2a0:	685b      	ldr	r3, [r3, #4]
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	f7f9 fe21 	bl	8008eea <lwip_htonl>
 800f2a8:	4602      	mov	r2, r0
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f2ae:	1ad3      	subs	r3, r2, r3
 800f2b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f2b2:	8912      	ldrh	r2, [r2, #8]
 800f2b4:	4413      	add	r3, r2
  while (seg != NULL &&
 800f2b6:	69ba      	ldr	r2, [r7, #24]
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	f4bf aed9 	bcs.w	800f070 <tcp_output+0x160>
 800f2be:	e000      	b.n	800f2c2 <tcp_output+0x3b2>
      break;
 800f2c0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d108      	bne.n	800f2dc <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 800f2d2:	e004      	b.n	800f2de <tcp_output+0x3ce>
    goto output_done;
 800f2d4:	bf00      	nop
 800f2d6:	e002      	b.n	800f2de <tcp_output+0x3ce>
    goto output_done;
 800f2d8:	bf00      	nop
 800f2da:	e000      	b.n	800f2de <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 800f2dc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	8b5b      	ldrh	r3, [r3, #26]
 800f2e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f2e6:	b29a      	uxth	r2, r3
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 800f2ec:	2300      	movs	r3, #0
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	3728      	adds	r7, #40	; 0x28
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	bdb0      	pop	{r4, r5, r7, pc}
 800f2f6:	bf00      	nop

0800f2f8 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b082      	sub	sp, #8
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d106      	bne.n	800f314 <tcp_output_segment_busy+0x1c>
 800f306:	4b09      	ldr	r3, [pc, #36]	; (800f32c <tcp_output_segment_busy+0x34>)
 800f308:	f240 529a 	movw	r2, #1434	; 0x59a
 800f30c:	4908      	ldr	r1, [pc, #32]	; (800f330 <tcp_output_segment_busy+0x38>)
 800f30e:	4809      	ldr	r0, [pc, #36]	; (800f334 <tcp_output_segment_busy+0x3c>)
 800f310:	f003 fe1a 	bl	8012f48 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	685b      	ldr	r3, [r3, #4]
 800f318:	7b9b      	ldrb	r3, [r3, #14]
 800f31a:	2b01      	cmp	r3, #1
 800f31c:	d001      	beq.n	800f322 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 800f31e:	2301      	movs	r3, #1
 800f320:	e000      	b.n	800f324 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 800f322:	2300      	movs	r3, #0
}
 800f324:	4618      	mov	r0, r3
 800f326:	3708      	adds	r7, #8
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}
 800f32c:	08015614 	.word	0x08015614
 800f330:	08015bb0 	.word	0x08015bb0
 800f334:	08015668 	.word	0x08015668

0800f338 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 800f338:	b5b0      	push	{r4, r5, r7, lr}
 800f33a:	b08c      	sub	sp, #48	; 0x30
 800f33c:	af04      	add	r7, sp, #16
 800f33e:	60f8      	str	r0, [r7, #12]
 800f340:	60b9      	str	r1, [r7, #8]
 800f342:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d106      	bne.n	800f358 <tcp_output_segment+0x20>
 800f34a:	4b63      	ldr	r3, [pc, #396]	; (800f4d8 <tcp_output_segment+0x1a0>)
 800f34c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 800f350:	4962      	ldr	r1, [pc, #392]	; (800f4dc <tcp_output_segment+0x1a4>)
 800f352:	4863      	ldr	r0, [pc, #396]	; (800f4e0 <tcp_output_segment+0x1a8>)
 800f354:	f003 fdf8 	bl	8012f48 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d106      	bne.n	800f36c <tcp_output_segment+0x34>
 800f35e:	4b5e      	ldr	r3, [pc, #376]	; (800f4d8 <tcp_output_segment+0x1a0>)
 800f360:	f240 52b9 	movw	r2, #1465	; 0x5b9
 800f364:	495f      	ldr	r1, [pc, #380]	; (800f4e4 <tcp_output_segment+0x1ac>)
 800f366:	485e      	ldr	r0, [pc, #376]	; (800f4e0 <tcp_output_segment+0x1a8>)
 800f368:	f003 fdee 	bl	8012f48 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d106      	bne.n	800f380 <tcp_output_segment+0x48>
 800f372:	4b59      	ldr	r3, [pc, #356]	; (800f4d8 <tcp_output_segment+0x1a0>)
 800f374:	f240 52ba 	movw	r2, #1466	; 0x5ba
 800f378:	495b      	ldr	r1, [pc, #364]	; (800f4e8 <tcp_output_segment+0x1b0>)
 800f37a:	4859      	ldr	r0, [pc, #356]	; (800f4e0 <tcp_output_segment+0x1a8>)
 800f37c:	f003 fde4 	bl	8012f48 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 800f380:	68f8      	ldr	r0, [r7, #12]
 800f382:	f7ff ffb9 	bl	800f2f8 <tcp_output_segment_busy>
 800f386:	4603      	mov	r3, r0
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d001      	beq.n	800f390 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 800f38c:	2300      	movs	r3, #0
 800f38e:	e09f      	b.n	800f4d0 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800f390:	68bb      	ldr	r3, [r7, #8]
 800f392:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	68dc      	ldr	r4, [r3, #12]
 800f398:	4610      	mov	r0, r2
 800f39a:	f7f9 fda6 	bl	8008eea <lwip_htonl>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800f3a2:	68bb      	ldr	r3, [r7, #8]
 800f3a4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	68dc      	ldr	r4, [r3, #12]
 800f3aa:	4610      	mov	r0, r2
 800f3ac:	f7f9 fd88 	bl	8008ec0 <lwip_htons>
 800f3b0:	4603      	mov	r3, r0
 800f3b2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3b8:	68ba      	ldr	r2, [r7, #8]
 800f3ba:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800f3bc:	441a      	add	r2, r3
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	68db      	ldr	r3, [r3, #12]
 800f3c6:	3314      	adds	r3, #20
 800f3c8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	7a9b      	ldrb	r3, [r3, #10]
 800f3ce:	f003 0301 	and.w	r3, r3, #1
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d015      	beq.n	800f402 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800f3d6:	68bb      	ldr	r3, [r7, #8]
 800f3d8:	3304      	adds	r3, #4
 800f3da:	461a      	mov	r2, r3
 800f3dc:	6879      	ldr	r1, [r7, #4]
 800f3de:	f44f 7006 	mov.w	r0, #536	; 0x218
 800f3e2:	f7fc fe8f 	bl	800c104 <tcp_eff_send_mss_netif>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800f3ea:	8b7b      	ldrh	r3, [r7, #26]
 800f3ec:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	f7f9 fd7a 	bl	8008eea <lwip_htonl>
 800f3f6:	4602      	mov	r2, r0
 800f3f8:	69fb      	ldr	r3, [r7, #28]
 800f3fa:	601a      	str	r2, [r3, #0]
    opts += 1;
 800f3fc:	69fb      	ldr	r3, [r7, #28]
 800f3fe:	3304      	adds	r3, #4
 800f400:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f408:	2b00      	cmp	r3, #0
 800f40a:	da02      	bge.n	800f412 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 800f40c:	68bb      	ldr	r3, [r7, #8]
 800f40e:	2200      	movs	r2, #0
 800f410:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 800f412:	68bb      	ldr	r3, [r7, #8]
 800f414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f416:	2b00      	cmp	r3, #0
 800f418:	d10c      	bne.n	800f434 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 800f41a:	4b34      	ldr	r3, [pc, #208]	; (800f4ec <tcp_output_segment+0x1b4>)
 800f41c:	681a      	ldr	r2, [r3, #0]
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	68db      	ldr	r3, [r3, #12]
 800f426:	685b      	ldr	r3, [r3, #4]
 800f428:	4618      	mov	r0, r3
 800f42a:	f7f9 fd5e 	bl	8008eea <lwip_htonl>
 800f42e:	4602      	mov	r2, r0
 800f430:	68bb      	ldr	r3, [r7, #8]
 800f432:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	68da      	ldr	r2, [r3, #12]
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	685b      	ldr	r3, [r3, #4]
 800f43c:	685b      	ldr	r3, [r3, #4]
 800f43e:	1ad3      	subs	r3, r2, r3
 800f440:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	685b      	ldr	r3, [r3, #4]
 800f446:	8959      	ldrh	r1, [r3, #10]
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	685b      	ldr	r3, [r3, #4]
 800f44c:	8b3a      	ldrh	r2, [r7, #24]
 800f44e:	1a8a      	subs	r2, r1, r2
 800f450:	b292      	uxth	r2, r2
 800f452:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	685b      	ldr	r3, [r3, #4]
 800f458:	8919      	ldrh	r1, [r3, #8]
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	685b      	ldr	r3, [r3, #4]
 800f45e:	8b3a      	ldrh	r2, [r7, #24]
 800f460:	1a8a      	subs	r2, r1, r2
 800f462:	b292      	uxth	r2, r2
 800f464:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	685b      	ldr	r3, [r3, #4]
 800f46a:	68fa      	ldr	r2, [r7, #12]
 800f46c:	68d2      	ldr	r2, [r2, #12]
 800f46e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	68db      	ldr	r3, [r3, #12]
 800f474:	2200      	movs	r2, #0
 800f476:	741a      	strb	r2, [r3, #16]
 800f478:	2200      	movs	r2, #0
 800f47a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	68db      	ldr	r3, [r3, #12]
 800f480:	f103 0214 	add.w	r2, r3, #20
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	7a9b      	ldrb	r3, [r3, #10]
 800f488:	009b      	lsls	r3, r3, #2
 800f48a:	f003 0304 	and.w	r3, r3, #4
 800f48e:	4413      	add	r3, r2
 800f490:	69fa      	ldr	r2, [r7, #28]
 800f492:	429a      	cmp	r2, r3
 800f494:	d006      	beq.n	800f4a4 <tcp_output_segment+0x16c>
 800f496:	4b10      	ldr	r3, [pc, #64]	; (800f4d8 <tcp_output_segment+0x1a0>)
 800f498:	f240 621c 	movw	r2, #1564	; 0x61c
 800f49c:	4914      	ldr	r1, [pc, #80]	; (800f4f0 <tcp_output_segment+0x1b8>)
 800f49e:	4810      	ldr	r0, [pc, #64]	; (800f4e0 <tcp_output_segment+0x1a8>)
 800f4a0:	f003 fd52 	bl	8012f48 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	6858      	ldr	r0, [r3, #4]
 800f4a8:	68b9      	ldr	r1, [r7, #8]
 800f4aa:	68bb      	ldr	r3, [r7, #8]
 800f4ac:	1d1c      	adds	r4, r3, #4
 800f4ae:	68bb      	ldr	r3, [r7, #8]
 800f4b0:	7add      	ldrb	r5, [r3, #11]
 800f4b2:	68bb      	ldr	r3, [r7, #8]
 800f4b4:	7a9b      	ldrb	r3, [r3, #10]
 800f4b6:	687a      	ldr	r2, [r7, #4]
 800f4b8:	9202      	str	r2, [sp, #8]
 800f4ba:	2206      	movs	r2, #6
 800f4bc:	9201      	str	r2, [sp, #4]
 800f4be:	9300      	str	r3, [sp, #0]
 800f4c0:	462b      	mov	r3, r5
 800f4c2:	4622      	mov	r2, r4
 800f4c4:	f002 fa66 	bl	8011994 <ip4_output_if>
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 800f4cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	3720      	adds	r7, #32
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bdb0      	pop	{r4, r5, r7, pc}
 800f4d8:	08015614 	.word	0x08015614
 800f4dc:	08015bd8 	.word	0x08015bd8
 800f4e0:	08015668 	.word	0x08015668
 800f4e4:	08015bf8 	.word	0x08015bf8
 800f4e8:	08015c18 	.word	0x08015c18
 800f4ec:	2000eb78 	.word	0x2000eb78
 800f4f0:	08015c3c 	.word	0x08015c3c

0800f4f4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 800f4f4:	b5b0      	push	{r4, r5, r7, lr}
 800f4f6:	b084      	sub	sp, #16
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d106      	bne.n	800f510 <tcp_rexmit_rto_prepare+0x1c>
 800f502:	4b31      	ldr	r3, [pc, #196]	; (800f5c8 <tcp_rexmit_rto_prepare+0xd4>)
 800f504:	f240 6263 	movw	r2, #1635	; 0x663
 800f508:	4930      	ldr	r1, [pc, #192]	; (800f5cc <tcp_rexmit_rto_prepare+0xd8>)
 800f50a:	4831      	ldr	r0, [pc, #196]	; (800f5d0 <tcp_rexmit_rto_prepare+0xdc>)
 800f50c:	f003 fd1c 	bl	8012f48 <iprintf>

  if (pcb->unacked == NULL) {
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f514:	2b00      	cmp	r3, #0
 800f516:	d102      	bne.n	800f51e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 800f518:	f06f 0305 	mvn.w	r3, #5
 800f51c:	e050      	b.n	800f5c0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f522:	60fb      	str	r3, [r7, #12]
 800f524:	e00b      	b.n	800f53e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 800f526:	68f8      	ldr	r0, [r7, #12]
 800f528:	f7ff fee6 	bl	800f2f8 <tcp_output_segment_busy>
 800f52c:	4603      	mov	r3, r0
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d002      	beq.n	800f538 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 800f532:	f06f 0305 	mvn.w	r3, #5
 800f536:	e043      	b.n	800f5c0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	60fb      	str	r3, [r7, #12]
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d1ef      	bne.n	800f526 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 800f546:	68f8      	ldr	r0, [r7, #12]
 800f548:	f7ff fed6 	bl	800f2f8 <tcp_output_segment_busy>
 800f54c:	4603      	mov	r3, r0
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d002      	beq.n	800f558 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 800f552:	f06f 0305 	mvn.w	r3, #5
 800f556:	e033      	b.n	800f5c0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	2200      	movs	r2, #0
 800f56c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	8b5b      	ldrh	r3, [r3, #26]
 800f572:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800f576:	b29a      	uxth	r2, r3
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	68db      	ldr	r3, [r3, #12]
 800f580:	685b      	ldr	r3, [r3, #4]
 800f582:	4618      	mov	r0, r3
 800f584:	f7f9 fcb1 	bl	8008eea <lwip_htonl>
 800f588:	4604      	mov	r4, r0
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	891b      	ldrh	r3, [r3, #8]
 800f58e:	461d      	mov	r5, r3
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	68db      	ldr	r3, [r3, #12]
 800f594:	899b      	ldrh	r3, [r3, #12]
 800f596:	b29b      	uxth	r3, r3
 800f598:	4618      	mov	r0, r3
 800f59a:	f7f9 fc91 	bl	8008ec0 <lwip_htons>
 800f59e:	4603      	mov	r3, r0
 800f5a0:	b2db      	uxtb	r3, r3
 800f5a2:	f003 0303 	and.w	r3, r3, #3
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d001      	beq.n	800f5ae <tcp_rexmit_rto_prepare+0xba>
 800f5aa:	2301      	movs	r3, #1
 800f5ac:	e000      	b.n	800f5b0 <tcp_rexmit_rto_prepare+0xbc>
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	442b      	add	r3, r5
 800f5b2:	18e2      	adds	r2, r4, r3
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 800f5be:	2300      	movs	r3, #0
}
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	3710      	adds	r7, #16
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	bdb0      	pop	{r4, r5, r7, pc}
 800f5c8:	08015614 	.word	0x08015614
 800f5cc:	08015c50 	.word	0x08015c50
 800f5d0:	08015668 	.word	0x08015668

0800f5d4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 800f5d4:	b580      	push	{r7, lr}
 800f5d6:	b082      	sub	sp, #8
 800f5d8:	af00      	add	r7, sp, #0
 800f5da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d106      	bne.n	800f5f0 <tcp_rexmit_rto_commit+0x1c>
 800f5e2:	4b0d      	ldr	r3, [pc, #52]	; (800f618 <tcp_rexmit_rto_commit+0x44>)
 800f5e4:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800f5e8:	490c      	ldr	r1, [pc, #48]	; (800f61c <tcp_rexmit_rto_commit+0x48>)
 800f5ea:	480d      	ldr	r0, [pc, #52]	; (800f620 <tcp_rexmit_rto_commit+0x4c>)
 800f5ec:	f003 fcac 	bl	8012f48 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f5f6:	2bff      	cmp	r3, #255	; 0xff
 800f5f8:	d007      	beq.n	800f60a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f600:	3301      	adds	r3, #1
 800f602:	b2da      	uxtb	r2, r3
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 800f60a:	6878      	ldr	r0, [r7, #4]
 800f60c:	f7ff fc80 	bl	800ef10 <tcp_output>
}
 800f610:	bf00      	nop
 800f612:	3708      	adds	r7, #8
 800f614:	46bd      	mov	sp, r7
 800f616:	bd80      	pop	{r7, pc}
 800f618:	08015614 	.word	0x08015614
 800f61c:	08015c74 	.word	0x08015c74
 800f620:	08015668 	.word	0x08015668

0800f624 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b082      	sub	sp, #8
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d106      	bne.n	800f640 <tcp_rexmit_rto+0x1c>
 800f632:	4b0a      	ldr	r3, [pc, #40]	; (800f65c <tcp_rexmit_rto+0x38>)
 800f634:	f240 62ad 	movw	r2, #1709	; 0x6ad
 800f638:	4909      	ldr	r1, [pc, #36]	; (800f660 <tcp_rexmit_rto+0x3c>)
 800f63a:	480a      	ldr	r0, [pc, #40]	; (800f664 <tcp_rexmit_rto+0x40>)
 800f63c:	f003 fc84 	bl	8012f48 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800f640:	6878      	ldr	r0, [r7, #4]
 800f642:	f7ff ff57 	bl	800f4f4 <tcp_rexmit_rto_prepare>
 800f646:	4603      	mov	r3, r0
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d102      	bne.n	800f652 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 800f64c:	6878      	ldr	r0, [r7, #4]
 800f64e:	f7ff ffc1 	bl	800f5d4 <tcp_rexmit_rto_commit>
  }
}
 800f652:	bf00      	nop
 800f654:	3708      	adds	r7, #8
 800f656:	46bd      	mov	sp, r7
 800f658:	bd80      	pop	{r7, pc}
 800f65a:	bf00      	nop
 800f65c:	08015614 	.word	0x08015614
 800f660:	08015c98 	.word	0x08015c98
 800f664:	08015668 	.word	0x08015668

0800f668 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 800f668:	b590      	push	{r4, r7, lr}
 800f66a:	b085      	sub	sp, #20
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d106      	bne.n	800f684 <tcp_rexmit+0x1c>
 800f676:	4b2f      	ldr	r3, [pc, #188]	; (800f734 <tcp_rexmit+0xcc>)
 800f678:	f240 62c1 	movw	r2, #1729	; 0x6c1
 800f67c:	492e      	ldr	r1, [pc, #184]	; (800f738 <tcp_rexmit+0xd0>)
 800f67e:	482f      	ldr	r0, [pc, #188]	; (800f73c <tcp_rexmit+0xd4>)
 800f680:	f003 fc62 	bl	8012f48 <iprintf>

  if (pcb->unacked == NULL) {
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d102      	bne.n	800f692 <tcp_rexmit+0x2a>
    return ERR_VAL;
 800f68c:	f06f 0305 	mvn.w	r3, #5
 800f690:	e04c      	b.n	800f72c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f696:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 800f698:	68b8      	ldr	r0, [r7, #8]
 800f69a:	f7ff fe2d 	bl	800f2f8 <tcp_output_segment_busy>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d002      	beq.n	800f6aa <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 800f6a4:	f06f 0305 	mvn.w	r3, #5
 800f6a8:	e040      	b.n	800f72c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	681a      	ldr	r2, [r3, #0]
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	336c      	adds	r3, #108	; 0x6c
 800f6b6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800f6b8:	e002      	b.n	800f6c0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d011      	beq.n	800f6ec <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	68db      	ldr	r3, [r3, #12]
 800f6ce:	685b      	ldr	r3, [r3, #4]
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	f7f9 fc0a 	bl	8008eea <lwip_htonl>
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	68bb      	ldr	r3, [r7, #8]
 800f6da:	68db      	ldr	r3, [r3, #12]
 800f6dc:	685b      	ldr	r3, [r3, #4]
 800f6de:	4618      	mov	r0, r3
 800f6e0:	f7f9 fc03 	bl	8008eea <lwip_htonl>
 800f6e4:	4603      	mov	r3, r0
 800f6e6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	dbe6      	blt.n	800f6ba <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	681a      	ldr	r2, [r3, #0]
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	68ba      	ldr	r2, [r7, #8]
 800f6f8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800f6fa:	68bb      	ldr	r3, [r7, #8]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d103      	bne.n	800f70a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	2200      	movs	r2, #0
 800f706:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f710:	2bff      	cmp	r3, #255	; 0xff
 800f712:	d007      	beq.n	800f724 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f71a:	3301      	adds	r3, #1
 800f71c:	b2da      	uxtb	r2, r3
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	2200      	movs	r2, #0
 800f728:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 800f72a:	2300      	movs	r3, #0
}
 800f72c:	4618      	mov	r0, r3
 800f72e:	3714      	adds	r7, #20
 800f730:	46bd      	mov	sp, r7
 800f732:	bd90      	pop	{r4, r7, pc}
 800f734:	08015614 	.word	0x08015614
 800f738:	08015cb4 	.word	0x08015cb4
 800f73c:	08015668 	.word	0x08015668

0800f740 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 800f740:	b580      	push	{r7, lr}
 800f742:	b082      	sub	sp, #8
 800f744:	af00      	add	r7, sp, #0
 800f746:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d106      	bne.n	800f75c <tcp_rexmit_fast+0x1c>
 800f74e:	4b2a      	ldr	r3, [pc, #168]	; (800f7f8 <tcp_rexmit_fast+0xb8>)
 800f750:	f240 62f9 	movw	r2, #1785	; 0x6f9
 800f754:	4929      	ldr	r1, [pc, #164]	; (800f7fc <tcp_rexmit_fast+0xbc>)
 800f756:	482a      	ldr	r0, [pc, #168]	; (800f800 <tcp_rexmit_fast+0xc0>)
 800f758:	f003 fbf6 	bl	8012f48 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f760:	2b00      	cmp	r3, #0
 800f762:	d045      	beq.n	800f7f0 <tcp_rexmit_fast+0xb0>
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	8b5b      	ldrh	r3, [r3, #26]
 800f768:	f003 0304 	and.w	r3, r3, #4
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d13f      	bne.n	800f7f0 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 800f770:	6878      	ldr	r0, [r7, #4]
 800f772:	f7ff ff79 	bl	800f668 <tcp_rexmit>
 800f776:	4603      	mov	r3, r0
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d139      	bne.n	800f7f0 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f788:	4293      	cmp	r3, r2
 800f78a:	bf28      	it	cs
 800f78c:	4613      	movcs	r3, r2
 800f78e:	b29b      	uxth	r3, r3
 800f790:	2b00      	cmp	r3, #0
 800f792:	da00      	bge.n	800f796 <tcp_rexmit_fast+0x56>
 800f794:	3301      	adds	r3, #1
 800f796:	105b      	asrs	r3, r3, #1
 800f798:	b29a      	uxth	r2, r3
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800f7a6:	461a      	mov	r2, r3
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f7ac:	005b      	lsls	r3, r3, #1
 800f7ae:	429a      	cmp	r2, r3
 800f7b0:	d206      	bcs.n	800f7c0 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f7b6:	005b      	lsls	r3, r3, #1
 800f7b8:	b29a      	uxth	r2, r3
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f7ca:	4619      	mov	r1, r3
 800f7cc:	0049      	lsls	r1, r1, #1
 800f7ce:	440b      	add	r3, r1
 800f7d0:	b29b      	uxth	r3, r3
 800f7d2:	4413      	add	r3, r2
 800f7d4:	b29a      	uxth	r2, r3
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	8b5b      	ldrh	r3, [r3, #26]
 800f7e0:	f043 0304 	orr.w	r3, r3, #4
 800f7e4:	b29a      	uxth	r2, r3
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 800f7f0:	bf00      	nop
 800f7f2:	3708      	adds	r7, #8
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	bd80      	pop	{r7, pc}
 800f7f8:	08015614 	.word	0x08015614
 800f7fc:	08015ccc 	.word	0x08015ccc
 800f800:	08015668 	.word	0x08015668

0800f804 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 800f804:	b580      	push	{r7, lr}
 800f806:	b086      	sub	sp, #24
 800f808:	af00      	add	r7, sp, #0
 800f80a:	60f8      	str	r0, [r7, #12]
 800f80c:	607b      	str	r3, [r7, #4]
 800f80e:	460b      	mov	r3, r1
 800f810:	817b      	strh	r3, [r7, #10]
 800f812:	4613      	mov	r3, r2
 800f814:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800f816:	897a      	ldrh	r2, [r7, #10]
 800f818:	893b      	ldrh	r3, [r7, #8]
 800f81a:	4413      	add	r3, r2
 800f81c:	b29b      	uxth	r3, r3
 800f81e:	3314      	adds	r3, #20
 800f820:	b29b      	uxth	r3, r3
 800f822:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f826:	4619      	mov	r1, r3
 800f828:	2022      	movs	r0, #34	; 0x22
 800f82a:	f7fa fc11 	bl	800a050 <pbuf_alloc>
 800f82e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 800f830:	697b      	ldr	r3, [r7, #20]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d04d      	beq.n	800f8d2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800f836:	897b      	ldrh	r3, [r7, #10]
 800f838:	3313      	adds	r3, #19
 800f83a:	697a      	ldr	r2, [r7, #20]
 800f83c:	8952      	ldrh	r2, [r2, #10]
 800f83e:	4293      	cmp	r3, r2
 800f840:	db06      	blt.n	800f850 <tcp_output_alloc_header_common+0x4c>
 800f842:	4b26      	ldr	r3, [pc, #152]	; (800f8dc <tcp_output_alloc_header_common+0xd8>)
 800f844:	f240 7223 	movw	r2, #1827	; 0x723
 800f848:	4925      	ldr	r1, [pc, #148]	; (800f8e0 <tcp_output_alloc_header_common+0xdc>)
 800f84a:	4826      	ldr	r0, [pc, #152]	; (800f8e4 <tcp_output_alloc_header_common+0xe0>)
 800f84c:	f003 fb7c 	bl	8012f48 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 800f850:	697b      	ldr	r3, [r7, #20]
 800f852:	685b      	ldr	r3, [r3, #4]
 800f854:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 800f856:	8c3b      	ldrh	r3, [r7, #32]
 800f858:	4618      	mov	r0, r3
 800f85a:	f7f9 fb31 	bl	8008ec0 <lwip_htons>
 800f85e:	4603      	mov	r3, r0
 800f860:	461a      	mov	r2, r3
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800f866:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f868:	4618      	mov	r0, r3
 800f86a:	f7f9 fb29 	bl	8008ec0 <lwip_htons>
 800f86e:	4603      	mov	r3, r0
 800f870:	461a      	mov	r2, r3
 800f872:	693b      	ldr	r3, [r7, #16]
 800f874:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 800f876:	693b      	ldr	r3, [r7, #16]
 800f878:	687a      	ldr	r2, [r7, #4]
 800f87a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 800f87c:	68f8      	ldr	r0, [r7, #12]
 800f87e:	f7f9 fb34 	bl	8008eea <lwip_htonl>
 800f882:	4602      	mov	r2, r0
 800f884:	693b      	ldr	r3, [r7, #16]
 800f886:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800f888:	897b      	ldrh	r3, [r7, #10]
 800f88a:	089b      	lsrs	r3, r3, #2
 800f88c:	b29b      	uxth	r3, r3
 800f88e:	3305      	adds	r3, #5
 800f890:	b29b      	uxth	r3, r3
 800f892:	031b      	lsls	r3, r3, #12
 800f894:	b29a      	uxth	r2, r3
 800f896:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f89a:	b29b      	uxth	r3, r3
 800f89c:	4313      	orrs	r3, r2
 800f89e:	b29b      	uxth	r3, r3
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	f7f9 fb0d 	bl	8008ec0 <lwip_htons>
 800f8a6:	4603      	mov	r3, r0
 800f8a8:	461a      	mov	r2, r3
 800f8aa:	693b      	ldr	r3, [r7, #16]
 800f8ac:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800f8ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	f7f9 fb05 	bl	8008ec0 <lwip_htons>
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	461a      	mov	r2, r3
 800f8ba:	693b      	ldr	r3, [r7, #16]
 800f8bc:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	741a      	strb	r2, [r3, #16]
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	749a      	strb	r2, [r3, #18]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 800f8d2:	697b      	ldr	r3, [r7, #20]
}
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	3718      	adds	r7, #24
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	bd80      	pop	{r7, pc}
 800f8dc:	08015614 	.word	0x08015614
 800f8e0:	08015cec 	.word	0x08015cec
 800f8e4:	08015668 	.word	0x08015668

0800f8e8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 800f8e8:	b5b0      	push	{r4, r5, r7, lr}
 800f8ea:	b08a      	sub	sp, #40	; 0x28
 800f8ec:	af04      	add	r7, sp, #16
 800f8ee:	60f8      	str	r0, [r7, #12]
 800f8f0:	607b      	str	r3, [r7, #4]
 800f8f2:	460b      	mov	r3, r1
 800f8f4:	817b      	strh	r3, [r7, #10]
 800f8f6:	4613      	mov	r3, r2
 800f8f8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d106      	bne.n	800f90e <tcp_output_alloc_header+0x26>
 800f900:	4b15      	ldr	r3, [pc, #84]	; (800f958 <tcp_output_alloc_header+0x70>)
 800f902:	f240 7242 	movw	r2, #1858	; 0x742
 800f906:	4915      	ldr	r1, [pc, #84]	; (800f95c <tcp_output_alloc_header+0x74>)
 800f908:	4815      	ldr	r0, [pc, #84]	; (800f960 <tcp_output_alloc_header+0x78>)
 800f90a:	f003 fb1d 	bl	8012f48 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	8adb      	ldrh	r3, [r3, #22]
 800f916:	68fa      	ldr	r2, [r7, #12]
 800f918:	8b12      	ldrh	r2, [r2, #24]
 800f91a:	68f9      	ldr	r1, [r7, #12]
 800f91c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 800f91e:	893d      	ldrh	r5, [r7, #8]
 800f920:	897c      	ldrh	r4, [r7, #10]
 800f922:	9103      	str	r1, [sp, #12]
 800f924:	2110      	movs	r1, #16
 800f926:	9102      	str	r1, [sp, #8]
 800f928:	9201      	str	r2, [sp, #4]
 800f92a:	9300      	str	r3, [sp, #0]
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	462a      	mov	r2, r5
 800f930:	4621      	mov	r1, r4
 800f932:	f7ff ff67 	bl	800f804 <tcp_output_alloc_header_common>
 800f936:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 800f938:	697b      	ldr	r3, [r7, #20]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d006      	beq.n	800f94c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f942:	68fa      	ldr	r2, [r7, #12]
 800f944:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800f946:	441a      	add	r2, r3
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 800f94c:	697b      	ldr	r3, [r7, #20]
}
 800f94e:	4618      	mov	r0, r3
 800f950:	3718      	adds	r7, #24
 800f952:	46bd      	mov	sp, r7
 800f954:	bdb0      	pop	{r4, r5, r7, pc}
 800f956:	bf00      	nop
 800f958:	08015614 	.word	0x08015614
 800f95c:	08015d1c 	.word	0x08015d1c
 800f960:	08015668 	.word	0x08015668

0800f964 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b088      	sub	sp, #32
 800f968:	af00      	add	r7, sp, #0
 800f96a:	60f8      	str	r0, [r7, #12]
 800f96c:	60b9      	str	r1, [r7, #8]
 800f96e:	4611      	mov	r1, r2
 800f970:	461a      	mov	r2, r3
 800f972:	460b      	mov	r3, r1
 800f974:	71fb      	strb	r3, [r7, #7]
 800f976:	4613      	mov	r3, r2
 800f978:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 800f97a:	2300      	movs	r3, #0
 800f97c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 800f97e:	68bb      	ldr	r3, [r7, #8]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d106      	bne.n	800f992 <tcp_output_fill_options+0x2e>
 800f984:	4b13      	ldr	r3, [pc, #76]	; (800f9d4 <tcp_output_fill_options+0x70>)
 800f986:	f240 7256 	movw	r2, #1878	; 0x756
 800f98a:	4913      	ldr	r1, [pc, #76]	; (800f9d8 <tcp_output_fill_options+0x74>)
 800f98c:	4813      	ldr	r0, [pc, #76]	; (800f9dc <tcp_output_fill_options+0x78>)
 800f98e:	f003 fadb 	bl	8012f48 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 800f992:	68bb      	ldr	r3, [r7, #8]
 800f994:	685b      	ldr	r3, [r3, #4]
 800f996:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 800f998:	69bb      	ldr	r3, [r7, #24]
 800f99a:	3314      	adds	r3, #20
 800f99c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 800f99e:	69bb      	ldr	r3, [r7, #24]
 800f9a0:	f103 0214 	add.w	r2, r3, #20
 800f9a4:	8bfb      	ldrh	r3, [r7, #30]
 800f9a6:	009b      	lsls	r3, r3, #2
 800f9a8:	4619      	mov	r1, r3
 800f9aa:	79fb      	ldrb	r3, [r7, #7]
 800f9ac:	009b      	lsls	r3, r3, #2
 800f9ae:	f003 0304 	and.w	r3, r3, #4
 800f9b2:	440b      	add	r3, r1
 800f9b4:	4413      	add	r3, r2
 800f9b6:	697a      	ldr	r2, [r7, #20]
 800f9b8:	429a      	cmp	r2, r3
 800f9ba:	d006      	beq.n	800f9ca <tcp_output_fill_options+0x66>
 800f9bc:	4b05      	ldr	r3, [pc, #20]	; (800f9d4 <tcp_output_fill_options+0x70>)
 800f9be:	f240 7275 	movw	r2, #1909	; 0x775
 800f9c2:	4907      	ldr	r1, [pc, #28]	; (800f9e0 <tcp_output_fill_options+0x7c>)
 800f9c4:	4805      	ldr	r0, [pc, #20]	; (800f9dc <tcp_output_fill_options+0x78>)
 800f9c6:	f003 fabf 	bl	8012f48 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 800f9ca:	bf00      	nop
 800f9cc:	3720      	adds	r7, #32
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	bd80      	pop	{r7, pc}
 800f9d2:	bf00      	nop
 800f9d4:	08015614 	.word	0x08015614
 800f9d8:	08015d44 	.word	0x08015d44
 800f9dc:	08015668 	.word	0x08015668
 800f9e0:	08015c3c 	.word	0x08015c3c

0800f9e4 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b08a      	sub	sp, #40	; 0x28
 800f9e8:	af04      	add	r7, sp, #16
 800f9ea:	60f8      	str	r0, [r7, #12]
 800f9ec:	60b9      	str	r1, [r7, #8]
 800f9ee:	607a      	str	r2, [r7, #4]
 800f9f0:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800f9f2:	68bb      	ldr	r3, [r7, #8]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d106      	bne.n	800fa06 <tcp_output_control_segment+0x22>
 800f9f8:	4b1c      	ldr	r3, [pc, #112]	; (800fa6c <tcp_output_control_segment+0x88>)
 800f9fa:	f240 7287 	movw	r2, #1927	; 0x787
 800f9fe:	491c      	ldr	r1, [pc, #112]	; (800fa70 <tcp_output_control_segment+0x8c>)
 800fa00:	481c      	ldr	r0, [pc, #112]	; (800fa74 <tcp_output_control_segment+0x90>)
 800fa02:	f003 faa1 	bl	8012f48 <iprintf>

  netif = tcp_route(pcb, src, dst);
 800fa06:	683a      	ldr	r2, [r7, #0]
 800fa08:	6879      	ldr	r1, [r7, #4]
 800fa0a:	68f8      	ldr	r0, [r7, #12]
 800fa0c:	f7fe ff40 	bl	800e890 <tcp_route>
 800fa10:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 800fa12:	693b      	ldr	r3, [r7, #16]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d102      	bne.n	800fa1e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 800fa18:	23fc      	movs	r3, #252	; 0xfc
 800fa1a:	75fb      	strb	r3, [r7, #23]
 800fa1c:	e01c      	b.n	800fa58 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d006      	beq.n	800fa32 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	7adb      	ldrb	r3, [r3, #11]
 800fa28:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	7a9b      	ldrb	r3, [r3, #10]
 800fa2e:	757b      	strb	r3, [r7, #21]
 800fa30:	e003      	b.n	800fa3a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 800fa32:	23ff      	movs	r3, #255	; 0xff
 800fa34:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 800fa36:	2300      	movs	r3, #0
 800fa38:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800fa3a:	7dba      	ldrb	r2, [r7, #22]
 800fa3c:	693b      	ldr	r3, [r7, #16]
 800fa3e:	9302      	str	r3, [sp, #8]
 800fa40:	2306      	movs	r3, #6
 800fa42:	9301      	str	r3, [sp, #4]
 800fa44:	7d7b      	ldrb	r3, [r7, #21]
 800fa46:	9300      	str	r3, [sp, #0]
 800fa48:	4613      	mov	r3, r2
 800fa4a:	683a      	ldr	r2, [r7, #0]
 800fa4c:	6879      	ldr	r1, [r7, #4]
 800fa4e:	68b8      	ldr	r0, [r7, #8]
 800fa50:	f001 ffa0 	bl	8011994 <ip4_output_if>
 800fa54:	4603      	mov	r3, r0
 800fa56:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800fa58:	68b8      	ldr	r0, [r7, #8]
 800fa5a:	f7fa fddd 	bl	800a618 <pbuf_free>
  return err;
 800fa5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fa62:	4618      	mov	r0, r3
 800fa64:	3718      	adds	r7, #24
 800fa66:	46bd      	mov	sp, r7
 800fa68:	bd80      	pop	{r7, pc}
 800fa6a:	bf00      	nop
 800fa6c:	08015614 	.word	0x08015614
 800fa70:	08015d6c 	.word	0x08015d6c
 800fa74:	08015668 	.word	0x08015668

0800fa78 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800fa78:	b590      	push	{r4, r7, lr}
 800fa7a:	b08b      	sub	sp, #44	; 0x2c
 800fa7c:	af04      	add	r7, sp, #16
 800fa7e:	60f8      	str	r0, [r7, #12]
 800fa80:	60b9      	str	r1, [r7, #8]
 800fa82:	607a      	str	r2, [r7, #4]
 800fa84:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800fa86:	683b      	ldr	r3, [r7, #0]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d106      	bne.n	800fa9a <tcp_rst+0x22>
 800fa8c:	4b1f      	ldr	r3, [pc, #124]	; (800fb0c <tcp_rst+0x94>)
 800fa8e:	f240 72c4 	movw	r2, #1988	; 0x7c4
 800fa92:	491f      	ldr	r1, [pc, #124]	; (800fb10 <tcp_rst+0x98>)
 800fa94:	481f      	ldr	r0, [pc, #124]	; (800fb14 <tcp_rst+0x9c>)
 800fa96:	f003 fa57 	bl	8012f48 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800fa9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d106      	bne.n	800faae <tcp_rst+0x36>
 800faa0:	4b1a      	ldr	r3, [pc, #104]	; (800fb0c <tcp_rst+0x94>)
 800faa2:	f240 72c5 	movw	r2, #1989	; 0x7c5
 800faa6:	491c      	ldr	r1, [pc, #112]	; (800fb18 <tcp_rst+0xa0>)
 800faa8:	481a      	ldr	r0, [pc, #104]	; (800fb14 <tcp_rst+0x9c>)
 800faaa:	f003 fa4d 	bl	8012f48 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800faae:	2300      	movs	r3, #0
 800fab0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 800fab2:	f246 0308 	movw	r3, #24584	; 0x6008
 800fab6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800fab8:	7dfb      	ldrb	r3, [r7, #23]
 800faba:	b29c      	uxth	r4, r3
 800fabc:	68b8      	ldr	r0, [r7, #8]
 800fabe:	f7f9 fa14 	bl	8008eea <lwip_htonl>
 800fac2:	4602      	mov	r2, r0
 800fac4:	8abb      	ldrh	r3, [r7, #20]
 800fac6:	9303      	str	r3, [sp, #12]
 800fac8:	2314      	movs	r3, #20
 800faca:	9302      	str	r3, [sp, #8]
 800facc:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800face:	9301      	str	r3, [sp, #4]
 800fad0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800fad2:	9300      	str	r3, [sp, #0]
 800fad4:	4613      	mov	r3, r2
 800fad6:	2200      	movs	r2, #0
 800fad8:	4621      	mov	r1, r4
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f7ff fe92 	bl	800f804 <tcp_output_alloc_header_common>
 800fae0:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800fae2:	693b      	ldr	r3, [r7, #16]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d00c      	beq.n	800fb02 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800fae8:	7dfb      	ldrb	r3, [r7, #23]
 800faea:	2200      	movs	r2, #0
 800faec:	6939      	ldr	r1, [r7, #16]
 800faee:	68f8      	ldr	r0, [r7, #12]
 800faf0:	f7ff ff38 	bl	800f964 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800faf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800faf6:	683a      	ldr	r2, [r7, #0]
 800faf8:	6939      	ldr	r1, [r7, #16]
 800fafa:	68f8      	ldr	r0, [r7, #12]
 800fafc:	f7ff ff72 	bl	800f9e4 <tcp_output_control_segment>
 800fb00:	e000      	b.n	800fb04 <tcp_rst+0x8c>
    return;
 800fb02:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800fb04:	371c      	adds	r7, #28
 800fb06:	46bd      	mov	sp, r7
 800fb08:	bd90      	pop	{r4, r7, pc}
 800fb0a:	bf00      	nop
 800fb0c:	08015614 	.word	0x08015614
 800fb10:	08015d98 	.word	0x08015d98
 800fb14:	08015668 	.word	0x08015668
 800fb18:	08015db4 	.word	0x08015db4

0800fb1c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800fb1c:	b590      	push	{r4, r7, lr}
 800fb1e:	b087      	sub	sp, #28
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 800fb24:	2300      	movs	r3, #0
 800fb26:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 800fb28:	2300      	movs	r3, #0
 800fb2a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d106      	bne.n	800fb40 <tcp_send_empty_ack+0x24>
 800fb32:	4b28      	ldr	r3, [pc, #160]	; (800fbd4 <tcp_send_empty_ack+0xb8>)
 800fb34:	f240 72ea 	movw	r2, #2026	; 0x7ea
 800fb38:	4927      	ldr	r1, [pc, #156]	; (800fbd8 <tcp_send_empty_ack+0xbc>)
 800fb3a:	4828      	ldr	r0, [pc, #160]	; (800fbdc <tcp_send_empty_ack+0xc0>)
 800fb3c:	f003 fa04 	bl	8012f48 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800fb40:	7dfb      	ldrb	r3, [r7, #23]
 800fb42:	009b      	lsls	r3, r3, #2
 800fb44:	b2db      	uxtb	r3, r3
 800fb46:	f003 0304 	and.w	r3, r3, #4
 800fb4a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800fb4c:	7d7b      	ldrb	r3, [r7, #21]
 800fb4e:	b29c      	uxth	r4, r3
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fb54:	4618      	mov	r0, r3
 800fb56:	f7f9 f9c8 	bl	8008eea <lwip_htonl>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	4621      	mov	r1, r4
 800fb60:	6878      	ldr	r0, [r7, #4]
 800fb62:	f7ff fec1 	bl	800f8e8 <tcp_output_alloc_header>
 800fb66:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800fb68:	693b      	ldr	r3, [r7, #16]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d109      	bne.n	800fb82 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	8b5b      	ldrh	r3, [r3, #26]
 800fb72:	f043 0303 	orr.w	r3, r3, #3
 800fb76:	b29a      	uxth	r2, r3
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800fb7c:	f06f 0301 	mvn.w	r3, #1
 800fb80:	e023      	b.n	800fbca <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 800fb82:	7dbb      	ldrb	r3, [r7, #22]
 800fb84:	7dfa      	ldrb	r2, [r7, #23]
 800fb86:	6939      	ldr	r1, [r7, #16]
 800fb88:	6878      	ldr	r0, [r7, #4]
 800fb8a:	f7ff feeb 	bl	800f964 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fb8e:	687a      	ldr	r2, [r7, #4]
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	3304      	adds	r3, #4
 800fb94:	6939      	ldr	r1, [r7, #16]
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f7ff ff24 	bl	800f9e4 <tcp_output_control_segment>
 800fb9c:	4603      	mov	r3, r0
 800fb9e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800fba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d007      	beq.n	800fbb8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	8b5b      	ldrh	r3, [r3, #26]
 800fbac:	f043 0303 	orr.w	r3, r3, #3
 800fbb0:	b29a      	uxth	r2, r3
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	835a      	strh	r2, [r3, #26]
 800fbb6:	e006      	b.n	800fbc6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	8b5b      	ldrh	r3, [r3, #26]
 800fbbc:	f023 0303 	bic.w	r3, r3, #3
 800fbc0:	b29a      	uxth	r2, r3
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 800fbc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fbca:	4618      	mov	r0, r3
 800fbcc:	371c      	adds	r7, #28
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	bd90      	pop	{r4, r7, pc}
 800fbd2:	bf00      	nop
 800fbd4:	08015614 	.word	0x08015614
 800fbd8:	08015dd0 	.word	0x08015dd0
 800fbdc:	08015668 	.word	0x08015668

0800fbe0 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800fbe0:	b590      	push	{r4, r7, lr}
 800fbe2:	b087      	sub	sp, #28
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800fbe8:	2300      	movs	r3, #0
 800fbea:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d106      	bne.n	800fc00 <tcp_keepalive+0x20>
 800fbf2:	4b18      	ldr	r3, [pc, #96]	; (800fc54 <tcp_keepalive+0x74>)
 800fbf4:	f640 0224 	movw	r2, #2084	; 0x824
 800fbf8:	4917      	ldr	r1, [pc, #92]	; (800fc58 <tcp_keepalive+0x78>)
 800fbfa:	4818      	ldr	r0, [pc, #96]	; (800fc5c <tcp_keepalive+0x7c>)
 800fbfc:	f003 f9a4 	bl	8012f48 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 800fc00:	7dfb      	ldrb	r3, [r7, #23]
 800fc02:	b29c      	uxth	r4, r3
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fc08:	3b01      	subs	r3, #1
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f7f9 f96d 	bl	8008eea <lwip_htonl>
 800fc10:	4603      	mov	r3, r0
 800fc12:	2200      	movs	r2, #0
 800fc14:	4621      	mov	r1, r4
 800fc16:	6878      	ldr	r0, [r7, #4]
 800fc18:	f7ff fe66 	bl	800f8e8 <tcp_output_alloc_header>
 800fc1c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800fc1e:	693b      	ldr	r3, [r7, #16]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d102      	bne.n	800fc2a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 800fc24:	f04f 33ff 	mov.w	r3, #4294967295
 800fc28:	e010      	b.n	800fc4c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800fc2a:	7dfb      	ldrb	r3, [r7, #23]
 800fc2c:	2200      	movs	r2, #0
 800fc2e:	6939      	ldr	r1, [r7, #16]
 800fc30:	6878      	ldr	r0, [r7, #4]
 800fc32:	f7ff fe97 	bl	800f964 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fc36:	687a      	ldr	r2, [r7, #4]
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	3304      	adds	r3, #4
 800fc3c:	6939      	ldr	r1, [r7, #16]
 800fc3e:	6878      	ldr	r0, [r7, #4]
 800fc40:	f7ff fed0 	bl	800f9e4 <tcp_output_control_segment>
 800fc44:	4603      	mov	r3, r0
 800fc46:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800fc48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	371c      	adds	r7, #28
 800fc50:	46bd      	mov	sp, r7
 800fc52:	bd90      	pop	{r4, r7, pc}
 800fc54:	08015614 	.word	0x08015614
 800fc58:	08015df0 	.word	0x08015df0
 800fc5c:	08015668 	.word	0x08015668

0800fc60 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800fc60:	b590      	push	{r4, r7, lr}
 800fc62:	b08b      	sub	sp, #44	; 0x2c
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800fc68:	2300      	movs	r3, #0
 800fc6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d106      	bne.n	800fc82 <tcp_zero_window_probe+0x22>
 800fc74:	4b4c      	ldr	r3, [pc, #304]	; (800fda8 <tcp_zero_window_probe+0x148>)
 800fc76:	f640 024f 	movw	r2, #2127	; 0x84f
 800fc7a:	494c      	ldr	r1, [pc, #304]	; (800fdac <tcp_zero_window_probe+0x14c>)
 800fc7c:	484c      	ldr	r0, [pc, #304]	; (800fdb0 <tcp_zero_window_probe+0x150>)
 800fc7e:	f003 f963 	bl	8012f48 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fc86:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 800fc88:	6a3b      	ldr	r3, [r7, #32]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d101      	bne.n	800fc92 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 800fc8e:	2300      	movs	r3, #0
 800fc90:	e086      	b.n	800fda0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800fc98:	2bff      	cmp	r3, #255	; 0xff
 800fc9a:	d007      	beq.n	800fcac <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800fca2:	3301      	adds	r3, #1
 800fca4:	b2da      	uxtb	r2, r3
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800fcac:	6a3b      	ldr	r3, [r7, #32]
 800fcae:	68db      	ldr	r3, [r3, #12]
 800fcb0:	899b      	ldrh	r3, [r3, #12]
 800fcb2:	b29b      	uxth	r3, r3
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f7f9 f903 	bl	8008ec0 <lwip_htons>
 800fcba:	4603      	mov	r3, r0
 800fcbc:	b2db      	uxtb	r3, r3
 800fcbe:	f003 0301 	and.w	r3, r3, #1
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d005      	beq.n	800fcd2 <tcp_zero_window_probe+0x72>
 800fcc6:	6a3b      	ldr	r3, [r7, #32]
 800fcc8:	891b      	ldrh	r3, [r3, #8]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d101      	bne.n	800fcd2 <tcp_zero_window_probe+0x72>
 800fcce:	2301      	movs	r3, #1
 800fcd0:	e000      	b.n	800fcd4 <tcp_zero_window_probe+0x74>
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 800fcd6:	7ffb      	ldrb	r3, [r7, #31]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	bf0c      	ite	eq
 800fcdc:	2301      	moveq	r3, #1
 800fcde:	2300      	movne	r3, #0
 800fce0:	b2db      	uxtb	r3, r3
 800fce2:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800fce4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fce8:	b299      	uxth	r1, r3
 800fcea:	6a3b      	ldr	r3, [r7, #32]
 800fcec:	68db      	ldr	r3, [r3, #12]
 800fcee:	685b      	ldr	r3, [r3, #4]
 800fcf0:	8bba      	ldrh	r2, [r7, #28]
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	f7ff fdf8 	bl	800f8e8 <tcp_output_alloc_header>
 800fcf8:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 800fcfa:	69bb      	ldr	r3, [r7, #24]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d102      	bne.n	800fd06 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 800fd00:	f04f 33ff 	mov.w	r3, #4294967295
 800fd04:	e04c      	b.n	800fda0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	685b      	ldr	r3, [r3, #4]
 800fd0a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 800fd0c:	7ffb      	ldrb	r3, [r7, #31]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d011      	beq.n	800fd36 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800fd12:	697b      	ldr	r3, [r7, #20]
 800fd14:	899b      	ldrh	r3, [r3, #12]
 800fd16:	b29b      	uxth	r3, r3
 800fd18:	b21b      	sxth	r3, r3
 800fd1a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800fd1e:	b21c      	sxth	r4, r3
 800fd20:	2011      	movs	r0, #17
 800fd22:	f7f9 f8cd 	bl	8008ec0 <lwip_htons>
 800fd26:	4603      	mov	r3, r0
 800fd28:	b21b      	sxth	r3, r3
 800fd2a:	4323      	orrs	r3, r4
 800fd2c:	b21b      	sxth	r3, r3
 800fd2e:	b29a      	uxth	r2, r3
 800fd30:	697b      	ldr	r3, [r7, #20]
 800fd32:	819a      	strh	r2, [r3, #12]
 800fd34:	e010      	b.n	800fd58 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 800fd36:	69bb      	ldr	r3, [r7, #24]
 800fd38:	685b      	ldr	r3, [r3, #4]
 800fd3a:	3314      	adds	r3, #20
 800fd3c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800fd3e:	6a3b      	ldr	r3, [r7, #32]
 800fd40:	6858      	ldr	r0, [r3, #4]
 800fd42:	6a3b      	ldr	r3, [r7, #32]
 800fd44:	685b      	ldr	r3, [r3, #4]
 800fd46:	891a      	ldrh	r2, [r3, #8]
 800fd48:	6a3b      	ldr	r3, [r7, #32]
 800fd4a:	891b      	ldrh	r3, [r3, #8]
 800fd4c:	1ad3      	subs	r3, r2, r3
 800fd4e:	b29b      	uxth	r3, r3
 800fd50:	2201      	movs	r2, #1
 800fd52:	6939      	ldr	r1, [r7, #16]
 800fd54:	f7fa fe56 	bl	800aa04 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800fd58:	6a3b      	ldr	r3, [r7, #32]
 800fd5a:	68db      	ldr	r3, [r3, #12]
 800fd5c:	685b      	ldr	r3, [r3, #4]
 800fd5e:	4618      	mov	r0, r3
 800fd60:	f7f9 f8c3 	bl	8008eea <lwip_htonl>
 800fd64:	4603      	mov	r3, r0
 800fd66:	3301      	adds	r3, #1
 800fd68:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	1ad3      	subs	r3, r2, r3
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	da02      	bge.n	800fd7c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	68fa      	ldr	r2, [r7, #12]
 800fd7a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800fd7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fd80:	2200      	movs	r2, #0
 800fd82:	69b9      	ldr	r1, [r7, #24]
 800fd84:	6878      	ldr	r0, [r7, #4]
 800fd86:	f7ff fded 	bl	800f964 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fd8a:	687a      	ldr	r2, [r7, #4]
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	3304      	adds	r3, #4
 800fd90:	69b9      	ldr	r1, [r7, #24]
 800fd92:	6878      	ldr	r0, [r7, #4]
 800fd94:	f7ff fe26 	bl	800f9e4 <tcp_output_control_segment>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800fd9c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800fda0:	4618      	mov	r0, r3
 800fda2:	372c      	adds	r7, #44	; 0x2c
 800fda4:	46bd      	mov	sp, r7
 800fda6:	bd90      	pop	{r4, r7, pc}
 800fda8:	08015614 	.word	0x08015614
 800fdac:	08015e0c 	.word	0x08015e0c
 800fdb0:	08015668 	.word	0x08015668

0800fdb4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b082      	sub	sp, #8
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 800fdbc:	f7fa ff10 	bl	800abe0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800fdc0:	4b0a      	ldr	r3, [pc, #40]	; (800fdec <tcpip_tcp_timer+0x38>)
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d103      	bne.n	800fdd0 <tcpip_tcp_timer+0x1c>
 800fdc8:	4b09      	ldr	r3, [pc, #36]	; (800fdf0 <tcpip_tcp_timer+0x3c>)
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d005      	beq.n	800fddc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800fdd0:	2200      	movs	r2, #0
 800fdd2:	4908      	ldr	r1, [pc, #32]	; (800fdf4 <tcpip_tcp_timer+0x40>)
 800fdd4:	20fa      	movs	r0, #250	; 0xfa
 800fdd6:	f000 f8f3 	bl	800ffc0 <sys_timeout>
 800fdda:	e003      	b.n	800fde4 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 800fddc:	4b06      	ldr	r3, [pc, #24]	; (800fdf8 <tcpip_tcp_timer+0x44>)
 800fdde:	2200      	movs	r2, #0
 800fde0:	601a      	str	r2, [r3, #0]
  }
}
 800fde2:	bf00      	nop
 800fde4:	bf00      	nop
 800fde6:	3708      	adds	r7, #8
 800fde8:	46bd      	mov	sp, r7
 800fdea:	bd80      	pop	{r7, pc}
 800fdec:	2000eb74 	.word	0x2000eb74
 800fdf0:	2000eb84 	.word	0x2000eb84
 800fdf4:	0800fdb5 	.word	0x0800fdb5
 800fdf8:	20007d38 	.word	0x20007d38

0800fdfc <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800fe00:	4b0a      	ldr	r3, [pc, #40]	; (800fe2c <tcp_timer_needed+0x30>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d10f      	bne.n	800fe28 <tcp_timer_needed+0x2c>
 800fe08:	4b09      	ldr	r3, [pc, #36]	; (800fe30 <tcp_timer_needed+0x34>)
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d103      	bne.n	800fe18 <tcp_timer_needed+0x1c>
 800fe10:	4b08      	ldr	r3, [pc, #32]	; (800fe34 <tcp_timer_needed+0x38>)
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d007      	beq.n	800fe28 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 800fe18:	4b04      	ldr	r3, [pc, #16]	; (800fe2c <tcp_timer_needed+0x30>)
 800fe1a:	2201      	movs	r2, #1
 800fe1c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800fe1e:	2200      	movs	r2, #0
 800fe20:	4905      	ldr	r1, [pc, #20]	; (800fe38 <tcp_timer_needed+0x3c>)
 800fe22:	20fa      	movs	r0, #250	; 0xfa
 800fe24:	f000 f8cc 	bl	800ffc0 <sys_timeout>
  }
}
 800fe28:	bf00      	nop
 800fe2a:	bd80      	pop	{r7, pc}
 800fe2c:	20007d38 	.word	0x20007d38
 800fe30:	2000eb74 	.word	0x2000eb74
 800fe34:	2000eb84 	.word	0x2000eb84
 800fe38:	0800fdb5 	.word	0x0800fdb5

0800fe3c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b086      	sub	sp, #24
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	60f8      	str	r0, [r7, #12]
 800fe44:	60b9      	str	r1, [r7, #8]
 800fe46:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800fe48:	200a      	movs	r0, #10
 800fe4a:	f7f9 fcef 	bl	800982c <memp_malloc>
 800fe4e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 800fe50:	693b      	ldr	r3, [r7, #16]
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d109      	bne.n	800fe6a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800fe56:	693b      	ldr	r3, [r7, #16]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d151      	bne.n	800ff00 <sys_timeout_abs+0xc4>
 800fe5c:	4b2a      	ldr	r3, [pc, #168]	; (800ff08 <sys_timeout_abs+0xcc>)
 800fe5e:	22be      	movs	r2, #190	; 0xbe
 800fe60:	492a      	ldr	r1, [pc, #168]	; (800ff0c <sys_timeout_abs+0xd0>)
 800fe62:	482b      	ldr	r0, [pc, #172]	; (800ff10 <sys_timeout_abs+0xd4>)
 800fe64:	f003 f870 	bl	8012f48 <iprintf>
    return;
 800fe68:	e04a      	b.n	800ff00 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 800fe6a:	693b      	ldr	r3, [r7, #16]
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800fe70:	693b      	ldr	r3, [r7, #16]
 800fe72:	68ba      	ldr	r2, [r7, #8]
 800fe74:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800fe76:	693b      	ldr	r3, [r7, #16]
 800fe78:	687a      	ldr	r2, [r7, #4]
 800fe7a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 800fe7c:	693b      	ldr	r3, [r7, #16]
 800fe7e:	68fa      	ldr	r2, [r7, #12]
 800fe80:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800fe82:	4b24      	ldr	r3, [pc, #144]	; (800ff14 <sys_timeout_abs+0xd8>)
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d103      	bne.n	800fe92 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 800fe8a:	4a22      	ldr	r2, [pc, #136]	; (800ff14 <sys_timeout_abs+0xd8>)
 800fe8c:	693b      	ldr	r3, [r7, #16]
 800fe8e:	6013      	str	r3, [r2, #0]
    return;
 800fe90:	e037      	b.n	800ff02 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 800fe92:	693b      	ldr	r3, [r7, #16]
 800fe94:	685a      	ldr	r2, [r3, #4]
 800fe96:	4b1f      	ldr	r3, [pc, #124]	; (800ff14 <sys_timeout_abs+0xd8>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	685b      	ldr	r3, [r3, #4]
 800fe9c:	1ad3      	subs	r3, r2, r3
 800fe9e:	0fdb      	lsrs	r3, r3, #31
 800fea0:	f003 0301 	and.w	r3, r3, #1
 800fea4:	b2db      	uxtb	r3, r3
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d007      	beq.n	800feba <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 800feaa:	4b1a      	ldr	r3, [pc, #104]	; (800ff14 <sys_timeout_abs+0xd8>)
 800feac:	681a      	ldr	r2, [r3, #0]
 800feae:	693b      	ldr	r3, [r7, #16]
 800feb0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800feb2:	4a18      	ldr	r2, [pc, #96]	; (800ff14 <sys_timeout_abs+0xd8>)
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	6013      	str	r3, [r2, #0]
 800feb8:	e023      	b.n	800ff02 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800feba:	4b16      	ldr	r3, [pc, #88]	; (800ff14 <sys_timeout_abs+0xd8>)
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	617b      	str	r3, [r7, #20]
 800fec0:	e01a      	b.n	800fef8 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800fec2:	697b      	ldr	r3, [r7, #20]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d00b      	beq.n	800fee2 <sys_timeout_abs+0xa6>
 800feca:	693b      	ldr	r3, [r7, #16]
 800fecc:	685a      	ldr	r2, [r3, #4]
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	685b      	ldr	r3, [r3, #4]
 800fed4:	1ad3      	subs	r3, r2, r3
 800fed6:	0fdb      	lsrs	r3, r3, #31
 800fed8:	f003 0301 	and.w	r3, r3, #1
 800fedc:	b2db      	uxtb	r3, r3
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d007      	beq.n	800fef2 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	681a      	ldr	r2, [r3, #0]
 800fee6:	693b      	ldr	r3, [r7, #16]
 800fee8:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800feea:	697b      	ldr	r3, [r7, #20]
 800feec:	693a      	ldr	r2, [r7, #16]
 800feee:	601a      	str	r2, [r3, #0]
        break;
 800fef0:	e007      	b.n	800ff02 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 800fef2:	697b      	ldr	r3, [r7, #20]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	617b      	str	r3, [r7, #20]
 800fef8:	697b      	ldr	r3, [r7, #20]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d1e1      	bne.n	800fec2 <sys_timeout_abs+0x86>
 800fefe:	e000      	b.n	800ff02 <sys_timeout_abs+0xc6>
    return;
 800ff00:	bf00      	nop
      }
    }
  }
}
 800ff02:	3718      	adds	r7, #24
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}
 800ff08:	08015e30 	.word	0x08015e30
 800ff0c:	08015e64 	.word	0x08015e64
 800ff10:	08015ea4 	.word	0x08015ea4
 800ff14:	20007d30 	.word	0x20007d30

0800ff18 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b086      	sub	sp, #24
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800ff24:	697b      	ldr	r3, [r7, #20]
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	4798      	blx	r3

  now = sys_now();
 800ff2a:	f7f5 fdcf 	bl	8005acc <sys_now>
 800ff2e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800ff30:	697b      	ldr	r3, [r7, #20]
 800ff32:	681a      	ldr	r2, [r3, #0]
 800ff34:	4b0f      	ldr	r3, [pc, #60]	; (800ff74 <lwip_cyclic_timer+0x5c>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	4413      	add	r3, r2
 800ff3a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800ff3c:	68fa      	ldr	r2, [r7, #12]
 800ff3e:	693b      	ldr	r3, [r7, #16]
 800ff40:	1ad3      	subs	r3, r2, r3
 800ff42:	0fdb      	lsrs	r3, r3, #31
 800ff44:	f003 0301 	and.w	r3, r3, #1
 800ff48:	b2db      	uxtb	r3, r3
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d009      	beq.n	800ff62 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800ff4e:	697b      	ldr	r3, [r7, #20]
 800ff50:	681a      	ldr	r2, [r3, #0]
 800ff52:	693b      	ldr	r3, [r7, #16]
 800ff54:	4413      	add	r3, r2
 800ff56:	687a      	ldr	r2, [r7, #4]
 800ff58:	4907      	ldr	r1, [pc, #28]	; (800ff78 <lwip_cyclic_timer+0x60>)
 800ff5a:	4618      	mov	r0, r3
 800ff5c:	f7ff ff6e 	bl	800fe3c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800ff60:	e004      	b.n	800ff6c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800ff62:	687a      	ldr	r2, [r7, #4]
 800ff64:	4904      	ldr	r1, [pc, #16]	; (800ff78 <lwip_cyclic_timer+0x60>)
 800ff66:	68f8      	ldr	r0, [r7, #12]
 800ff68:	f7ff ff68 	bl	800fe3c <sys_timeout_abs>
}
 800ff6c:	bf00      	nop
 800ff6e:	3718      	adds	r7, #24
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd80      	pop	{r7, pc}
 800ff74:	20007d34 	.word	0x20007d34
 800ff78:	0800ff19 	.word	0x0800ff19

0800ff7c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b082      	sub	sp, #8
 800ff80:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800ff82:	2301      	movs	r3, #1
 800ff84:	607b      	str	r3, [r7, #4]
 800ff86:	e00e      	b.n	800ffa6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 800ff88:	4a0b      	ldr	r2, [pc, #44]	; (800ffb8 <sys_timeouts_init+0x3c>)
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	00db      	lsls	r3, r3, #3
 800ff94:	4a08      	ldr	r2, [pc, #32]	; (800ffb8 <sys_timeouts_init+0x3c>)
 800ff96:	4413      	add	r3, r2
 800ff98:	461a      	mov	r2, r3
 800ff9a:	4908      	ldr	r1, [pc, #32]	; (800ffbc <sys_timeouts_init+0x40>)
 800ff9c:	f000 f810 	bl	800ffc0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	3301      	adds	r3, #1
 800ffa4:	607b      	str	r3, [r7, #4]
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	2b02      	cmp	r3, #2
 800ffaa:	d9ed      	bls.n	800ff88 <sys_timeouts_init+0xc>
  }
}
 800ffac:	bf00      	nop
 800ffae:	bf00      	nop
 800ffb0:	3708      	adds	r7, #8
 800ffb2:	46bd      	mov	sp, r7
 800ffb4:	bd80      	pop	{r7, pc}
 800ffb6:	bf00      	nop
 800ffb8:	08016a50 	.word	0x08016a50
 800ffbc:	0800ff19 	.word	0x0800ff19

0800ffc0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b086      	sub	sp, #24
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	60f8      	str	r0, [r7, #12]
 800ffc8:	60b9      	str	r1, [r7, #8]
 800ffca:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ffd2:	d306      	bcc.n	800ffe2 <sys_timeout+0x22>
 800ffd4:	4b0a      	ldr	r3, [pc, #40]	; (8010000 <sys_timeout+0x40>)
 800ffd6:	f240 1229 	movw	r2, #297	; 0x129
 800ffda:	490a      	ldr	r1, [pc, #40]	; (8010004 <sys_timeout+0x44>)
 800ffdc:	480a      	ldr	r0, [pc, #40]	; (8010008 <sys_timeout+0x48>)
 800ffde:	f002 ffb3 	bl	8012f48 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800ffe2:	f7f5 fd73 	bl	8005acc <sys_now>
 800ffe6:	4602      	mov	r2, r0
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	4413      	add	r3, r2
 800ffec:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800ffee:	687a      	ldr	r2, [r7, #4]
 800fff0:	68b9      	ldr	r1, [r7, #8]
 800fff2:	6978      	ldr	r0, [r7, #20]
 800fff4:	f7ff ff22 	bl	800fe3c <sys_timeout_abs>
#endif
}
 800fff8:	bf00      	nop
 800fffa:	3718      	adds	r7, #24
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bd80      	pop	{r7, pc}
 8010000:	08015e30 	.word	0x08015e30
 8010004:	08015ecc 	.word	0x08015ecc
 8010008:	08015ea4 	.word	0x08015ea4

0801000c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801000c:	b580      	push	{r7, lr}
 801000e:	b084      	sub	sp, #16
 8010010:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8010012:	f7f5 fd5b 	bl	8005acc <sys_now>
 8010016:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8010018:	4b17      	ldr	r3, [pc, #92]	; (8010078 <sys_check_timeouts+0x6c>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d022      	beq.n	801006a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8010024:	68bb      	ldr	r3, [r7, #8]
 8010026:	685b      	ldr	r3, [r3, #4]
 8010028:	68fa      	ldr	r2, [r7, #12]
 801002a:	1ad3      	subs	r3, r2, r3
 801002c:	0fdb      	lsrs	r3, r3, #31
 801002e:	f003 0301 	and.w	r3, r3, #1
 8010032:	b2db      	uxtb	r3, r3
 8010034:	2b00      	cmp	r3, #0
 8010036:	d11a      	bne.n	801006e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8010038:	68bb      	ldr	r3, [r7, #8]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	4a0e      	ldr	r2, [pc, #56]	; (8010078 <sys_check_timeouts+0x6c>)
 801003e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8010040:	68bb      	ldr	r3, [r7, #8]
 8010042:	689b      	ldr	r3, [r3, #8]
 8010044:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8010046:	68bb      	ldr	r3, [r7, #8]
 8010048:	68db      	ldr	r3, [r3, #12]
 801004a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801004c:	68bb      	ldr	r3, [r7, #8]
 801004e:	685b      	ldr	r3, [r3, #4]
 8010050:	4a0a      	ldr	r2, [pc, #40]	; (801007c <sys_check_timeouts+0x70>)
 8010052:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8010054:	68b9      	ldr	r1, [r7, #8]
 8010056:	200a      	movs	r0, #10
 8010058:	f7f9 fc3a 	bl	80098d0 <memp_free>
    if (handler != NULL) {
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d0da      	beq.n	8010018 <sys_check_timeouts+0xc>
      handler(arg);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	6838      	ldr	r0, [r7, #0]
 8010066:	4798      	blx	r3
  do {
 8010068:	e7d6      	b.n	8010018 <sys_check_timeouts+0xc>
      return;
 801006a:	bf00      	nop
 801006c:	e000      	b.n	8010070 <sys_check_timeouts+0x64>
      return;
 801006e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8010070:	3710      	adds	r7, #16
 8010072:	46bd      	mov	sp, r7
 8010074:	bd80      	pop	{r7, pc}
 8010076:	bf00      	nop
 8010078:	20007d30 	.word	0x20007d30
 801007c:	20007d34 	.word	0x20007d34

08010080 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b082      	sub	sp, #8
 8010084:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8010086:	4b16      	ldr	r3, [pc, #88]	; (80100e0 <sys_timeouts_sleeptime+0x60>)
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d102      	bne.n	8010094 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801008e:	f04f 33ff 	mov.w	r3, #4294967295
 8010092:	e020      	b.n	80100d6 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8010094:	f7f5 fd1a 	bl	8005acc <sys_now>
 8010098:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801009a:	4b11      	ldr	r3, [pc, #68]	; (80100e0 <sys_timeouts_sleeptime+0x60>)
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	685a      	ldr	r2, [r3, #4]
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	1ad3      	subs	r3, r2, r3
 80100a4:	0fdb      	lsrs	r3, r3, #31
 80100a6:	f003 0301 	and.w	r3, r3, #1
 80100aa:	b2db      	uxtb	r3, r3
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d001      	beq.n	80100b4 <sys_timeouts_sleeptime+0x34>
    return 0;
 80100b0:	2300      	movs	r3, #0
 80100b2:	e010      	b.n	80100d6 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80100b4:	4b0a      	ldr	r3, [pc, #40]	; (80100e0 <sys_timeouts_sleeptime+0x60>)
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	685a      	ldr	r2, [r3, #4]
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	1ad3      	subs	r3, r2, r3
 80100be:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	da06      	bge.n	80100d4 <sys_timeouts_sleeptime+0x54>
 80100c6:	4b07      	ldr	r3, [pc, #28]	; (80100e4 <sys_timeouts_sleeptime+0x64>)
 80100c8:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80100cc:	4906      	ldr	r1, [pc, #24]	; (80100e8 <sys_timeouts_sleeptime+0x68>)
 80100ce:	4807      	ldr	r0, [pc, #28]	; (80100ec <sys_timeouts_sleeptime+0x6c>)
 80100d0:	f002 ff3a 	bl	8012f48 <iprintf>
    return ret;
 80100d4:	683b      	ldr	r3, [r7, #0]
  }
}
 80100d6:	4618      	mov	r0, r3
 80100d8:	3708      	adds	r7, #8
 80100da:	46bd      	mov	sp, r7
 80100dc:	bd80      	pop	{r7, pc}
 80100de:	bf00      	nop
 80100e0:	20007d30 	.word	0x20007d30
 80100e4:	08015e30 	.word	0x08015e30
 80100e8:	08015f04 	.word	0x08015f04
 80100ec:	08015ea4 	.word	0x08015ea4

080100f0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80100f0:	b580      	push	{r7, lr}
 80100f2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80100f4:	f002 ff40 	bl	8012f78 <rand>
 80100f8:	4603      	mov	r3, r0
 80100fa:	b29b      	uxth	r3, r3
 80100fc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010100:	b29b      	uxth	r3, r3
 8010102:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010106:	b29a      	uxth	r2, r3
 8010108:	4b01      	ldr	r3, [pc, #4]	; (8010110 <udp_init+0x20>)
 801010a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801010c:	bf00      	nop
 801010e:	bd80      	pop	{r7, pc}
 8010110:	20000018 	.word	0x20000018

08010114 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b084      	sub	sp, #16
 8010118:	af00      	add	r7, sp, #0
 801011a:	60f8      	str	r0, [r7, #12]
 801011c:	60b9      	str	r1, [r7, #8]
 801011e:	4613      	mov	r3, r2
 8010120:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d105      	bne.n	8010134 <udp_input_local_match+0x20>
 8010128:	4b27      	ldr	r3, [pc, #156]	; (80101c8 <udp_input_local_match+0xb4>)
 801012a:	2287      	movs	r2, #135	; 0x87
 801012c:	4927      	ldr	r1, [pc, #156]	; (80101cc <udp_input_local_match+0xb8>)
 801012e:	4828      	ldr	r0, [pc, #160]	; (80101d0 <udp_input_local_match+0xbc>)
 8010130:	f002 ff0a 	bl	8012f48 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8010134:	68bb      	ldr	r3, [r7, #8]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d105      	bne.n	8010146 <udp_input_local_match+0x32>
 801013a:	4b23      	ldr	r3, [pc, #140]	; (80101c8 <udp_input_local_match+0xb4>)
 801013c:	2288      	movs	r2, #136	; 0x88
 801013e:	4925      	ldr	r1, [pc, #148]	; (80101d4 <udp_input_local_match+0xc0>)
 8010140:	4823      	ldr	r0, [pc, #140]	; (80101d0 <udp_input_local_match+0xbc>)
 8010142:	f002 ff01 	bl	8012f48 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	7a1b      	ldrb	r3, [r3, #8]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d00b      	beq.n	8010166 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	7a1a      	ldrb	r2, [r3, #8]
 8010152:	4b21      	ldr	r3, [pc, #132]	; (80101d8 <udp_input_local_match+0xc4>)
 8010154:	685b      	ldr	r3, [r3, #4]
 8010156:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801015a:	3301      	adds	r3, #1
 801015c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801015e:	429a      	cmp	r2, r3
 8010160:	d001      	beq.n	8010166 <udp_input_local_match+0x52>
    return 0;
 8010162:	2300      	movs	r3, #0
 8010164:	e02b      	b.n	80101be <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8010166:	79fb      	ldrb	r3, [r7, #7]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d018      	beq.n	801019e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d013      	beq.n	801019a <udp_input_local_match+0x86>
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d00f      	beq.n	801019a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801017a:	4b17      	ldr	r3, [pc, #92]	; (80101d8 <udp_input_local_match+0xc4>)
 801017c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801017e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010182:	d00a      	beq.n	801019a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	681a      	ldr	r2, [r3, #0]
 8010188:	4b13      	ldr	r3, [pc, #76]	; (80101d8 <udp_input_local_match+0xc4>)
 801018a:	695b      	ldr	r3, [r3, #20]
 801018c:	405a      	eors	r2, r3
 801018e:	68bb      	ldr	r3, [r7, #8]
 8010190:	3308      	adds	r3, #8
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8010196:	2b00      	cmp	r3, #0
 8010198:	d110      	bne.n	80101bc <udp_input_local_match+0xa8>
          return 1;
 801019a:	2301      	movs	r3, #1
 801019c:	e00f      	b.n	80101be <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d009      	beq.n	80101b8 <udp_input_local_match+0xa4>
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d005      	beq.n	80101b8 <udp_input_local_match+0xa4>
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	681a      	ldr	r2, [r3, #0]
 80101b0:	4b09      	ldr	r3, [pc, #36]	; (80101d8 <udp_input_local_match+0xc4>)
 80101b2:	695b      	ldr	r3, [r3, #20]
 80101b4:	429a      	cmp	r2, r3
 80101b6:	d101      	bne.n	80101bc <udp_input_local_match+0xa8>
        return 1;
 80101b8:	2301      	movs	r3, #1
 80101ba:	e000      	b.n	80101be <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80101bc:	2300      	movs	r3, #0
}
 80101be:	4618      	mov	r0, r3
 80101c0:	3710      	adds	r7, #16
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}
 80101c6:	bf00      	nop
 80101c8:	08015f18 	.word	0x08015f18
 80101cc:	08015f48 	.word	0x08015f48
 80101d0:	08015f6c 	.word	0x08015f6c
 80101d4:	08015f94 	.word	0x08015f94
 80101d8:	2000b460 	.word	0x2000b460

080101dc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80101dc:	b590      	push	{r4, r7, lr}
 80101de:	b08d      	sub	sp, #52	; 0x34
 80101e0:	af02      	add	r7, sp, #8
 80101e2:	6078      	str	r0, [r7, #4]
 80101e4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80101e6:	2300      	movs	r3, #0
 80101e8:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d105      	bne.n	80101fc <udp_input+0x20>
 80101f0:	4b7c      	ldr	r3, [pc, #496]	; (80103e4 <udp_input+0x208>)
 80101f2:	22cf      	movs	r2, #207	; 0xcf
 80101f4:	497c      	ldr	r1, [pc, #496]	; (80103e8 <udp_input+0x20c>)
 80101f6:	487d      	ldr	r0, [pc, #500]	; (80103ec <udp_input+0x210>)
 80101f8:	f002 fea6 	bl	8012f48 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d105      	bne.n	801020e <udp_input+0x32>
 8010202:	4b78      	ldr	r3, [pc, #480]	; (80103e4 <udp_input+0x208>)
 8010204:	22d0      	movs	r2, #208	; 0xd0
 8010206:	497a      	ldr	r1, [pc, #488]	; (80103f0 <udp_input+0x214>)
 8010208:	4878      	ldr	r0, [pc, #480]	; (80103ec <udp_input+0x210>)
 801020a:	f002 fe9d 	bl	8012f48 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	895b      	ldrh	r3, [r3, #10]
 8010212:	2b07      	cmp	r3, #7
 8010214:	d803      	bhi.n	801021e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8010216:	6878      	ldr	r0, [r7, #4]
 8010218:	f7fa f9fe 	bl	800a618 <pbuf_free>
    goto end;
 801021c:	e0de      	b.n	80103dc <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	685b      	ldr	r3, [r3, #4]
 8010222:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8010224:	4b73      	ldr	r3, [pc, #460]	; (80103f4 <udp_input+0x218>)
 8010226:	695b      	ldr	r3, [r3, #20]
 8010228:	4a72      	ldr	r2, [pc, #456]	; (80103f4 <udp_input+0x218>)
 801022a:	6812      	ldr	r2, [r2, #0]
 801022c:	4611      	mov	r1, r2
 801022e:	4618      	mov	r0, r3
 8010230:	f001 fc88 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 8010234:	4603      	mov	r3, r0
 8010236:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8010238:	697b      	ldr	r3, [r7, #20]
 801023a:	881b      	ldrh	r3, [r3, #0]
 801023c:	b29b      	uxth	r3, r3
 801023e:	4618      	mov	r0, r3
 8010240:	f7f8 fe3e 	bl	8008ec0 <lwip_htons>
 8010244:	4603      	mov	r3, r0
 8010246:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8010248:	697b      	ldr	r3, [r7, #20]
 801024a:	885b      	ldrh	r3, [r3, #2]
 801024c:	b29b      	uxth	r3, r3
 801024e:	4618      	mov	r0, r3
 8010250:	f7f8 fe36 	bl	8008ec0 <lwip_htons>
 8010254:	4603      	mov	r3, r0
 8010256:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8010258:	2300      	movs	r3, #0
 801025a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801025c:	2300      	movs	r3, #0
 801025e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8010260:	2300      	movs	r3, #0
 8010262:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010264:	4b64      	ldr	r3, [pc, #400]	; (80103f8 <udp_input+0x21c>)
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	627b      	str	r3, [r7, #36]	; 0x24
 801026a:	e054      	b.n	8010316 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801026c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801026e:	8a5b      	ldrh	r3, [r3, #18]
 8010270:	89fa      	ldrh	r2, [r7, #14]
 8010272:	429a      	cmp	r2, r3
 8010274:	d14a      	bne.n	801030c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8010276:	7cfb      	ldrb	r3, [r7, #19]
 8010278:	461a      	mov	r2, r3
 801027a:	6839      	ldr	r1, [r7, #0]
 801027c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801027e:	f7ff ff49 	bl	8010114 <udp_input_local_match>
 8010282:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8010284:	2b00      	cmp	r3, #0
 8010286:	d041      	beq.n	801030c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8010288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801028a:	7c1b      	ldrb	r3, [r3, #16]
 801028c:	f003 0304 	and.w	r3, r3, #4
 8010290:	2b00      	cmp	r3, #0
 8010292:	d11d      	bne.n	80102d0 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8010294:	69fb      	ldr	r3, [r7, #28]
 8010296:	2b00      	cmp	r3, #0
 8010298:	d102      	bne.n	80102a0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801029a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801029c:	61fb      	str	r3, [r7, #28]
 801029e:	e017      	b.n	80102d0 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80102a0:	7cfb      	ldrb	r3, [r7, #19]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d014      	beq.n	80102d0 <udp_input+0xf4>
 80102a6:	4b53      	ldr	r3, [pc, #332]	; (80103f4 <udp_input+0x218>)
 80102a8:	695b      	ldr	r3, [r3, #20]
 80102aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ae:	d10f      	bne.n	80102d0 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80102b0:	69fb      	ldr	r3, [r7, #28]
 80102b2:	681a      	ldr	r2, [r3, #0]
 80102b4:	683b      	ldr	r3, [r7, #0]
 80102b6:	3304      	adds	r3, #4
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	429a      	cmp	r2, r3
 80102bc:	d008      	beq.n	80102d0 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80102be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102c0:	681a      	ldr	r2, [r3, #0]
 80102c2:	683b      	ldr	r3, [r7, #0]
 80102c4:	3304      	adds	r3, #4
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	429a      	cmp	r2, r3
 80102ca:	d101      	bne.n	80102d0 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80102cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102ce:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80102d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102d2:	8a9b      	ldrh	r3, [r3, #20]
 80102d4:	8a3a      	ldrh	r2, [r7, #16]
 80102d6:	429a      	cmp	r2, r3
 80102d8:	d118      	bne.n	801030c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80102da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102dc:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d005      	beq.n	80102ee <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80102e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102e4:	685a      	ldr	r2, [r3, #4]
 80102e6:	4b43      	ldr	r3, [pc, #268]	; (80103f4 <udp_input+0x218>)
 80102e8:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80102ea:	429a      	cmp	r2, r3
 80102ec:	d10e      	bne.n	801030c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80102ee:	6a3b      	ldr	r3, [r7, #32]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d014      	beq.n	801031e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80102f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102f6:	68da      	ldr	r2, [r3, #12]
 80102f8:	6a3b      	ldr	r3, [r7, #32]
 80102fa:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80102fc:	4b3e      	ldr	r3, [pc, #248]	; (80103f8 <udp_input+0x21c>)
 80102fe:	681a      	ldr	r2, [r3, #0]
 8010300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010302:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8010304:	4a3c      	ldr	r2, [pc, #240]	; (80103f8 <udp_input+0x21c>)
 8010306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010308:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801030a:	e008      	b.n	801031e <udp_input+0x142>
      }
    }

    prev = pcb;
 801030c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801030e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010312:	68db      	ldr	r3, [r3, #12]
 8010314:	627b      	str	r3, [r7, #36]	; 0x24
 8010316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010318:	2b00      	cmp	r3, #0
 801031a:	d1a7      	bne.n	801026c <udp_input+0x90>
 801031c:	e000      	b.n	8010320 <udp_input+0x144>
        break;
 801031e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8010320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010322:	2b00      	cmp	r3, #0
 8010324:	d101      	bne.n	801032a <udp_input+0x14e>
    pcb = uncon_pcb;
 8010326:	69fb      	ldr	r3, [r7, #28]
 8010328:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801032a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801032c:	2b00      	cmp	r3, #0
 801032e:	d002      	beq.n	8010336 <udp_input+0x15a>
    for_us = 1;
 8010330:	2301      	movs	r3, #1
 8010332:	76fb      	strb	r3, [r7, #27]
 8010334:	e00a      	b.n	801034c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	3304      	adds	r3, #4
 801033a:	681a      	ldr	r2, [r3, #0]
 801033c:	4b2d      	ldr	r3, [pc, #180]	; (80103f4 <udp_input+0x218>)
 801033e:	695b      	ldr	r3, [r3, #20]
 8010340:	429a      	cmp	r2, r3
 8010342:	bf0c      	ite	eq
 8010344:	2301      	moveq	r3, #1
 8010346:	2300      	movne	r3, #0
 8010348:	b2db      	uxtb	r3, r3
 801034a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801034c:	7efb      	ldrb	r3, [r7, #27]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d041      	beq.n	80103d6 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8010352:	2108      	movs	r1, #8
 8010354:	6878      	ldr	r0, [r7, #4]
 8010356:	f7fa f8d9 	bl	800a50c <pbuf_remove_header>
 801035a:	4603      	mov	r3, r0
 801035c:	2b00      	cmp	r3, #0
 801035e:	d00a      	beq.n	8010376 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8010360:	4b20      	ldr	r3, [pc, #128]	; (80103e4 <udp_input+0x208>)
 8010362:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8010366:	4925      	ldr	r1, [pc, #148]	; (80103fc <udp_input+0x220>)
 8010368:	4820      	ldr	r0, [pc, #128]	; (80103ec <udp_input+0x210>)
 801036a:	f002 fded 	bl	8012f48 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801036e:	6878      	ldr	r0, [r7, #4]
 8010370:	f7fa f952 	bl	800a618 <pbuf_free>
      goto end;
 8010374:	e032      	b.n	80103dc <udp_input+0x200>
    }

    if (pcb != NULL) {
 8010376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010378:	2b00      	cmp	r3, #0
 801037a:	d012      	beq.n	80103a2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801037c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801037e:	699b      	ldr	r3, [r3, #24]
 8010380:	2b00      	cmp	r3, #0
 8010382:	d00a      	beq.n	801039a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8010384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010386:	699c      	ldr	r4, [r3, #24]
 8010388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801038a:	69d8      	ldr	r0, [r3, #28]
 801038c:	8a3b      	ldrh	r3, [r7, #16]
 801038e:	9300      	str	r3, [sp, #0]
 8010390:	4b1b      	ldr	r3, [pc, #108]	; (8010400 <udp_input+0x224>)
 8010392:	687a      	ldr	r2, [r7, #4]
 8010394:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010396:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8010398:	e021      	b.n	80103de <udp_input+0x202>
        pbuf_free(p);
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f7fa f93c 	bl	800a618 <pbuf_free>
        goto end;
 80103a0:	e01c      	b.n	80103dc <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80103a2:	7cfb      	ldrb	r3, [r7, #19]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d112      	bne.n	80103ce <udp_input+0x1f2>
 80103a8:	4b12      	ldr	r3, [pc, #72]	; (80103f4 <udp_input+0x218>)
 80103aa:	695b      	ldr	r3, [r3, #20]
 80103ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80103b0:	2be0      	cmp	r3, #224	; 0xe0
 80103b2:	d00c      	beq.n	80103ce <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80103b4:	4b0f      	ldr	r3, [pc, #60]	; (80103f4 <udp_input+0x218>)
 80103b6:	899b      	ldrh	r3, [r3, #12]
 80103b8:	3308      	adds	r3, #8
 80103ba:	b29b      	uxth	r3, r3
 80103bc:	b21b      	sxth	r3, r3
 80103be:	4619      	mov	r1, r3
 80103c0:	6878      	ldr	r0, [r7, #4]
 80103c2:	f7fa f916 	bl	800a5f2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80103c6:	2103      	movs	r1, #3
 80103c8:	6878      	ldr	r0, [r7, #4]
 80103ca:	f001 f89b 	bl	8011504 <icmp_dest_unreach>
      pbuf_free(p);
 80103ce:	6878      	ldr	r0, [r7, #4]
 80103d0:	f7fa f922 	bl	800a618 <pbuf_free>
  return;
 80103d4:	e003      	b.n	80103de <udp_input+0x202>
    pbuf_free(p);
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f7fa f91e 	bl	800a618 <pbuf_free>
  return;
 80103dc:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80103de:	372c      	adds	r7, #44	; 0x2c
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd90      	pop	{r4, r7, pc}
 80103e4:	08015f18 	.word	0x08015f18
 80103e8:	08015fbc 	.word	0x08015fbc
 80103ec:	08015f6c 	.word	0x08015f6c
 80103f0:	08015fd4 	.word	0x08015fd4
 80103f4:	2000b460 	.word	0x2000b460
 80103f8:	2000eb8c 	.word	0x2000eb8c
 80103fc:	08015ff0 	.word	0x08015ff0
 8010400:	2000b470 	.word	0x2000b470

08010404 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010404:	b480      	push	{r7}
 8010406:	b085      	sub	sp, #20
 8010408:	af00      	add	r7, sp, #0
 801040a:	6078      	str	r0, [r7, #4]
 801040c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d01e      	beq.n	8010452 <udp_netif_ip_addr_changed+0x4e>
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d01a      	beq.n	8010452 <udp_netif_ip_addr_changed+0x4e>
 801041c:	683b      	ldr	r3, [r7, #0]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d017      	beq.n	8010452 <udp_netif_ip_addr_changed+0x4e>
 8010422:	683b      	ldr	r3, [r7, #0]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d013      	beq.n	8010452 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801042a:	4b0d      	ldr	r3, [pc, #52]	; (8010460 <udp_netif_ip_addr_changed+0x5c>)
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	60fb      	str	r3, [r7, #12]
 8010430:	e00c      	b.n	801044c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	681a      	ldr	r2, [r3, #0]
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	429a      	cmp	r2, r3
 801043c:	d103      	bne.n	8010446 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	681a      	ldr	r2, [r3, #0]
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	68db      	ldr	r3, [r3, #12]
 801044a:	60fb      	str	r3, [r7, #12]
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d1ef      	bne.n	8010432 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8010452:	bf00      	nop
 8010454:	3714      	adds	r7, #20
 8010456:	46bd      	mov	sp, r7
 8010458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801045c:	4770      	bx	lr
 801045e:	bf00      	nop
 8010460:	2000eb8c 	.word	0x2000eb8c

08010464 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b082      	sub	sp, #8
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801046c:	4915      	ldr	r1, [pc, #84]	; (80104c4 <etharp_free_entry+0x60>)
 801046e:	687a      	ldr	r2, [r7, #4]
 8010470:	4613      	mov	r3, r2
 8010472:	005b      	lsls	r3, r3, #1
 8010474:	4413      	add	r3, r2
 8010476:	00db      	lsls	r3, r3, #3
 8010478:	440b      	add	r3, r1
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d013      	beq.n	80104a8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8010480:	4910      	ldr	r1, [pc, #64]	; (80104c4 <etharp_free_entry+0x60>)
 8010482:	687a      	ldr	r2, [r7, #4]
 8010484:	4613      	mov	r3, r2
 8010486:	005b      	lsls	r3, r3, #1
 8010488:	4413      	add	r3, r2
 801048a:	00db      	lsls	r3, r3, #3
 801048c:	440b      	add	r3, r1
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	4618      	mov	r0, r3
 8010492:	f7fa f8c1 	bl	800a618 <pbuf_free>
    arp_table[i].q = NULL;
 8010496:	490b      	ldr	r1, [pc, #44]	; (80104c4 <etharp_free_entry+0x60>)
 8010498:	687a      	ldr	r2, [r7, #4]
 801049a:	4613      	mov	r3, r2
 801049c:	005b      	lsls	r3, r3, #1
 801049e:	4413      	add	r3, r2
 80104a0:	00db      	lsls	r3, r3, #3
 80104a2:	440b      	add	r3, r1
 80104a4:	2200      	movs	r2, #0
 80104a6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80104a8:	4906      	ldr	r1, [pc, #24]	; (80104c4 <etharp_free_entry+0x60>)
 80104aa:	687a      	ldr	r2, [r7, #4]
 80104ac:	4613      	mov	r3, r2
 80104ae:	005b      	lsls	r3, r3, #1
 80104b0:	4413      	add	r3, r2
 80104b2:	00db      	lsls	r3, r3, #3
 80104b4:	440b      	add	r3, r1
 80104b6:	3314      	adds	r3, #20
 80104b8:	2200      	movs	r2, #0
 80104ba:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80104bc:	bf00      	nop
 80104be:	3708      	adds	r7, #8
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}
 80104c4:	20007d3c 	.word	0x20007d3c

080104c8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80104c8:	b580      	push	{r7, lr}
 80104ca:	b082      	sub	sp, #8
 80104cc:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80104ce:	2300      	movs	r3, #0
 80104d0:	607b      	str	r3, [r7, #4]
 80104d2:	e096      	b.n	8010602 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80104d4:	494f      	ldr	r1, [pc, #316]	; (8010614 <etharp_tmr+0x14c>)
 80104d6:	687a      	ldr	r2, [r7, #4]
 80104d8:	4613      	mov	r3, r2
 80104da:	005b      	lsls	r3, r3, #1
 80104dc:	4413      	add	r3, r2
 80104de:	00db      	lsls	r3, r3, #3
 80104e0:	440b      	add	r3, r1
 80104e2:	3314      	adds	r3, #20
 80104e4:	781b      	ldrb	r3, [r3, #0]
 80104e6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80104e8:	78fb      	ldrb	r3, [r7, #3]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	f000 8086 	beq.w	80105fc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80104f0:	4948      	ldr	r1, [pc, #288]	; (8010614 <etharp_tmr+0x14c>)
 80104f2:	687a      	ldr	r2, [r7, #4]
 80104f4:	4613      	mov	r3, r2
 80104f6:	005b      	lsls	r3, r3, #1
 80104f8:	4413      	add	r3, r2
 80104fa:	00db      	lsls	r3, r3, #3
 80104fc:	440b      	add	r3, r1
 80104fe:	3312      	adds	r3, #18
 8010500:	881b      	ldrh	r3, [r3, #0]
 8010502:	3301      	adds	r3, #1
 8010504:	b298      	uxth	r0, r3
 8010506:	4943      	ldr	r1, [pc, #268]	; (8010614 <etharp_tmr+0x14c>)
 8010508:	687a      	ldr	r2, [r7, #4]
 801050a:	4613      	mov	r3, r2
 801050c:	005b      	lsls	r3, r3, #1
 801050e:	4413      	add	r3, r2
 8010510:	00db      	lsls	r3, r3, #3
 8010512:	440b      	add	r3, r1
 8010514:	3312      	adds	r3, #18
 8010516:	4602      	mov	r2, r0
 8010518:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801051a:	493e      	ldr	r1, [pc, #248]	; (8010614 <etharp_tmr+0x14c>)
 801051c:	687a      	ldr	r2, [r7, #4]
 801051e:	4613      	mov	r3, r2
 8010520:	005b      	lsls	r3, r3, #1
 8010522:	4413      	add	r3, r2
 8010524:	00db      	lsls	r3, r3, #3
 8010526:	440b      	add	r3, r1
 8010528:	3312      	adds	r3, #18
 801052a:	881b      	ldrh	r3, [r3, #0]
 801052c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8010530:	d215      	bcs.n	801055e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010532:	4938      	ldr	r1, [pc, #224]	; (8010614 <etharp_tmr+0x14c>)
 8010534:	687a      	ldr	r2, [r7, #4]
 8010536:	4613      	mov	r3, r2
 8010538:	005b      	lsls	r3, r3, #1
 801053a:	4413      	add	r3, r2
 801053c:	00db      	lsls	r3, r3, #3
 801053e:	440b      	add	r3, r1
 8010540:	3314      	adds	r3, #20
 8010542:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010544:	2b01      	cmp	r3, #1
 8010546:	d10e      	bne.n	8010566 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8010548:	4932      	ldr	r1, [pc, #200]	; (8010614 <etharp_tmr+0x14c>)
 801054a:	687a      	ldr	r2, [r7, #4]
 801054c:	4613      	mov	r3, r2
 801054e:	005b      	lsls	r3, r3, #1
 8010550:	4413      	add	r3, r2
 8010552:	00db      	lsls	r3, r3, #3
 8010554:	440b      	add	r3, r1
 8010556:	3312      	adds	r3, #18
 8010558:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801055a:	2b04      	cmp	r3, #4
 801055c:	d903      	bls.n	8010566 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801055e:	6878      	ldr	r0, [r7, #4]
 8010560:	f7ff ff80 	bl	8010464 <etharp_free_entry>
 8010564:	e04a      	b.n	80105fc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8010566:	492b      	ldr	r1, [pc, #172]	; (8010614 <etharp_tmr+0x14c>)
 8010568:	687a      	ldr	r2, [r7, #4]
 801056a:	4613      	mov	r3, r2
 801056c:	005b      	lsls	r3, r3, #1
 801056e:	4413      	add	r3, r2
 8010570:	00db      	lsls	r3, r3, #3
 8010572:	440b      	add	r3, r1
 8010574:	3314      	adds	r3, #20
 8010576:	781b      	ldrb	r3, [r3, #0]
 8010578:	2b03      	cmp	r3, #3
 801057a:	d10a      	bne.n	8010592 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801057c:	4925      	ldr	r1, [pc, #148]	; (8010614 <etharp_tmr+0x14c>)
 801057e:	687a      	ldr	r2, [r7, #4]
 8010580:	4613      	mov	r3, r2
 8010582:	005b      	lsls	r3, r3, #1
 8010584:	4413      	add	r3, r2
 8010586:	00db      	lsls	r3, r3, #3
 8010588:	440b      	add	r3, r1
 801058a:	3314      	adds	r3, #20
 801058c:	2204      	movs	r2, #4
 801058e:	701a      	strb	r2, [r3, #0]
 8010590:	e034      	b.n	80105fc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8010592:	4920      	ldr	r1, [pc, #128]	; (8010614 <etharp_tmr+0x14c>)
 8010594:	687a      	ldr	r2, [r7, #4]
 8010596:	4613      	mov	r3, r2
 8010598:	005b      	lsls	r3, r3, #1
 801059a:	4413      	add	r3, r2
 801059c:	00db      	lsls	r3, r3, #3
 801059e:	440b      	add	r3, r1
 80105a0:	3314      	adds	r3, #20
 80105a2:	781b      	ldrb	r3, [r3, #0]
 80105a4:	2b04      	cmp	r3, #4
 80105a6:	d10a      	bne.n	80105be <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80105a8:	491a      	ldr	r1, [pc, #104]	; (8010614 <etharp_tmr+0x14c>)
 80105aa:	687a      	ldr	r2, [r7, #4]
 80105ac:	4613      	mov	r3, r2
 80105ae:	005b      	lsls	r3, r3, #1
 80105b0:	4413      	add	r3, r2
 80105b2:	00db      	lsls	r3, r3, #3
 80105b4:	440b      	add	r3, r1
 80105b6:	3314      	adds	r3, #20
 80105b8:	2202      	movs	r2, #2
 80105ba:	701a      	strb	r2, [r3, #0]
 80105bc:	e01e      	b.n	80105fc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80105be:	4915      	ldr	r1, [pc, #84]	; (8010614 <etharp_tmr+0x14c>)
 80105c0:	687a      	ldr	r2, [r7, #4]
 80105c2:	4613      	mov	r3, r2
 80105c4:	005b      	lsls	r3, r3, #1
 80105c6:	4413      	add	r3, r2
 80105c8:	00db      	lsls	r3, r3, #3
 80105ca:	440b      	add	r3, r1
 80105cc:	3314      	adds	r3, #20
 80105ce:	781b      	ldrb	r3, [r3, #0]
 80105d0:	2b01      	cmp	r3, #1
 80105d2:	d113      	bne.n	80105fc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80105d4:	490f      	ldr	r1, [pc, #60]	; (8010614 <etharp_tmr+0x14c>)
 80105d6:	687a      	ldr	r2, [r7, #4]
 80105d8:	4613      	mov	r3, r2
 80105da:	005b      	lsls	r3, r3, #1
 80105dc:	4413      	add	r3, r2
 80105de:	00db      	lsls	r3, r3, #3
 80105e0:	440b      	add	r3, r1
 80105e2:	3308      	adds	r3, #8
 80105e4:	6818      	ldr	r0, [r3, #0]
 80105e6:	687a      	ldr	r2, [r7, #4]
 80105e8:	4613      	mov	r3, r2
 80105ea:	005b      	lsls	r3, r3, #1
 80105ec:	4413      	add	r3, r2
 80105ee:	00db      	lsls	r3, r3, #3
 80105f0:	4a08      	ldr	r2, [pc, #32]	; (8010614 <etharp_tmr+0x14c>)
 80105f2:	4413      	add	r3, r2
 80105f4:	3304      	adds	r3, #4
 80105f6:	4619      	mov	r1, r3
 80105f8:	f000 fe6e 	bl	80112d8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	3301      	adds	r3, #1
 8010600:	607b      	str	r3, [r7, #4]
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	2b09      	cmp	r3, #9
 8010606:	f77f af65 	ble.w	80104d4 <etharp_tmr+0xc>
      }
    }
  }
}
 801060a:	bf00      	nop
 801060c:	bf00      	nop
 801060e:	3708      	adds	r7, #8
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}
 8010614:	20007d3c 	.word	0x20007d3c

08010618 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b08a      	sub	sp, #40	; 0x28
 801061c:	af00      	add	r7, sp, #0
 801061e:	60f8      	str	r0, [r7, #12]
 8010620:	460b      	mov	r3, r1
 8010622:	607a      	str	r2, [r7, #4]
 8010624:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010626:	230a      	movs	r3, #10
 8010628:	84fb      	strh	r3, [r7, #38]	; 0x26
 801062a:	230a      	movs	r3, #10
 801062c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801062e:	230a      	movs	r3, #10
 8010630:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8010632:	2300      	movs	r3, #0
 8010634:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8010636:	230a      	movs	r3, #10
 8010638:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801063a:	2300      	movs	r3, #0
 801063c:	83bb      	strh	r3, [r7, #28]
 801063e:	2300      	movs	r3, #0
 8010640:	837b      	strh	r3, [r7, #26]
 8010642:	2300      	movs	r3, #0
 8010644:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010646:	2300      	movs	r3, #0
 8010648:	843b      	strh	r3, [r7, #32]
 801064a:	e0ae      	b.n	80107aa <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801064c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010650:	49a6      	ldr	r1, [pc, #664]	; (80108ec <etharp_find_entry+0x2d4>)
 8010652:	4613      	mov	r3, r2
 8010654:	005b      	lsls	r3, r3, #1
 8010656:	4413      	add	r3, r2
 8010658:	00db      	lsls	r3, r3, #3
 801065a:	440b      	add	r3, r1
 801065c:	3314      	adds	r3, #20
 801065e:	781b      	ldrb	r3, [r3, #0]
 8010660:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010662:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8010666:	2b0a      	cmp	r3, #10
 8010668:	d105      	bne.n	8010676 <etharp_find_entry+0x5e>
 801066a:	7dfb      	ldrb	r3, [r7, #23]
 801066c:	2b00      	cmp	r3, #0
 801066e:	d102      	bne.n	8010676 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8010670:	8c3b      	ldrh	r3, [r7, #32]
 8010672:	847b      	strh	r3, [r7, #34]	; 0x22
 8010674:	e095      	b.n	80107a2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8010676:	7dfb      	ldrb	r3, [r7, #23]
 8010678:	2b00      	cmp	r3, #0
 801067a:	f000 8092 	beq.w	80107a2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801067e:	7dfb      	ldrb	r3, [r7, #23]
 8010680:	2b01      	cmp	r3, #1
 8010682:	d009      	beq.n	8010698 <etharp_find_entry+0x80>
 8010684:	7dfb      	ldrb	r3, [r7, #23]
 8010686:	2b01      	cmp	r3, #1
 8010688:	d806      	bhi.n	8010698 <etharp_find_entry+0x80>
 801068a:	4b99      	ldr	r3, [pc, #612]	; (80108f0 <etharp_find_entry+0x2d8>)
 801068c:	f240 1223 	movw	r2, #291	; 0x123
 8010690:	4998      	ldr	r1, [pc, #608]	; (80108f4 <etharp_find_entry+0x2dc>)
 8010692:	4899      	ldr	r0, [pc, #612]	; (80108f8 <etharp_find_entry+0x2e0>)
 8010694:	f002 fc58 	bl	8012f48 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d020      	beq.n	80106e0 <etharp_find_entry+0xc8>
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	6819      	ldr	r1, [r3, #0]
 80106a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80106a6:	4891      	ldr	r0, [pc, #580]	; (80108ec <etharp_find_entry+0x2d4>)
 80106a8:	4613      	mov	r3, r2
 80106aa:	005b      	lsls	r3, r3, #1
 80106ac:	4413      	add	r3, r2
 80106ae:	00db      	lsls	r3, r3, #3
 80106b0:	4403      	add	r3, r0
 80106b2:	3304      	adds	r3, #4
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	4299      	cmp	r1, r3
 80106b8:	d112      	bne.n	80106e0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d00c      	beq.n	80106da <etharp_find_entry+0xc2>
 80106c0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80106c4:	4989      	ldr	r1, [pc, #548]	; (80108ec <etharp_find_entry+0x2d4>)
 80106c6:	4613      	mov	r3, r2
 80106c8:	005b      	lsls	r3, r3, #1
 80106ca:	4413      	add	r3, r2
 80106cc:	00db      	lsls	r3, r3, #3
 80106ce:	440b      	add	r3, r1
 80106d0:	3308      	adds	r3, #8
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	687a      	ldr	r2, [r7, #4]
 80106d6:	429a      	cmp	r2, r3
 80106d8:	d102      	bne.n	80106e0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80106da:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80106de:	e100      	b.n	80108e2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80106e0:	7dfb      	ldrb	r3, [r7, #23]
 80106e2:	2b01      	cmp	r3, #1
 80106e4:	d140      	bne.n	8010768 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80106e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80106ea:	4980      	ldr	r1, [pc, #512]	; (80108ec <etharp_find_entry+0x2d4>)
 80106ec:	4613      	mov	r3, r2
 80106ee:	005b      	lsls	r3, r3, #1
 80106f0:	4413      	add	r3, r2
 80106f2:	00db      	lsls	r3, r3, #3
 80106f4:	440b      	add	r3, r1
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d01a      	beq.n	8010732 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80106fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010700:	497a      	ldr	r1, [pc, #488]	; (80108ec <etharp_find_entry+0x2d4>)
 8010702:	4613      	mov	r3, r2
 8010704:	005b      	lsls	r3, r3, #1
 8010706:	4413      	add	r3, r2
 8010708:	00db      	lsls	r3, r3, #3
 801070a:	440b      	add	r3, r1
 801070c:	3312      	adds	r3, #18
 801070e:	881b      	ldrh	r3, [r3, #0]
 8010710:	8bba      	ldrh	r2, [r7, #28]
 8010712:	429a      	cmp	r2, r3
 8010714:	d845      	bhi.n	80107a2 <etharp_find_entry+0x18a>
            old_queue = i;
 8010716:	8c3b      	ldrh	r3, [r7, #32]
 8010718:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801071a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801071e:	4973      	ldr	r1, [pc, #460]	; (80108ec <etharp_find_entry+0x2d4>)
 8010720:	4613      	mov	r3, r2
 8010722:	005b      	lsls	r3, r3, #1
 8010724:	4413      	add	r3, r2
 8010726:	00db      	lsls	r3, r3, #3
 8010728:	440b      	add	r3, r1
 801072a:	3312      	adds	r3, #18
 801072c:	881b      	ldrh	r3, [r3, #0]
 801072e:	83bb      	strh	r3, [r7, #28]
 8010730:	e037      	b.n	80107a2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8010732:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010736:	496d      	ldr	r1, [pc, #436]	; (80108ec <etharp_find_entry+0x2d4>)
 8010738:	4613      	mov	r3, r2
 801073a:	005b      	lsls	r3, r3, #1
 801073c:	4413      	add	r3, r2
 801073e:	00db      	lsls	r3, r3, #3
 8010740:	440b      	add	r3, r1
 8010742:	3312      	adds	r3, #18
 8010744:	881b      	ldrh	r3, [r3, #0]
 8010746:	8b7a      	ldrh	r2, [r7, #26]
 8010748:	429a      	cmp	r2, r3
 801074a:	d82a      	bhi.n	80107a2 <etharp_find_entry+0x18a>
            old_pending = i;
 801074c:	8c3b      	ldrh	r3, [r7, #32]
 801074e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8010750:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010754:	4965      	ldr	r1, [pc, #404]	; (80108ec <etharp_find_entry+0x2d4>)
 8010756:	4613      	mov	r3, r2
 8010758:	005b      	lsls	r3, r3, #1
 801075a:	4413      	add	r3, r2
 801075c:	00db      	lsls	r3, r3, #3
 801075e:	440b      	add	r3, r1
 8010760:	3312      	adds	r3, #18
 8010762:	881b      	ldrh	r3, [r3, #0]
 8010764:	837b      	strh	r3, [r7, #26]
 8010766:	e01c      	b.n	80107a2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8010768:	7dfb      	ldrb	r3, [r7, #23]
 801076a:	2b01      	cmp	r3, #1
 801076c:	d919      	bls.n	80107a2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801076e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010772:	495e      	ldr	r1, [pc, #376]	; (80108ec <etharp_find_entry+0x2d4>)
 8010774:	4613      	mov	r3, r2
 8010776:	005b      	lsls	r3, r3, #1
 8010778:	4413      	add	r3, r2
 801077a:	00db      	lsls	r3, r3, #3
 801077c:	440b      	add	r3, r1
 801077e:	3312      	adds	r3, #18
 8010780:	881b      	ldrh	r3, [r3, #0]
 8010782:	8b3a      	ldrh	r2, [r7, #24]
 8010784:	429a      	cmp	r2, r3
 8010786:	d80c      	bhi.n	80107a2 <etharp_find_entry+0x18a>
            old_stable = i;
 8010788:	8c3b      	ldrh	r3, [r7, #32]
 801078a:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801078c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010790:	4956      	ldr	r1, [pc, #344]	; (80108ec <etharp_find_entry+0x2d4>)
 8010792:	4613      	mov	r3, r2
 8010794:	005b      	lsls	r3, r3, #1
 8010796:	4413      	add	r3, r2
 8010798:	00db      	lsls	r3, r3, #3
 801079a:	440b      	add	r3, r1
 801079c:	3312      	adds	r3, #18
 801079e:	881b      	ldrh	r3, [r3, #0]
 80107a0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80107a2:	8c3b      	ldrh	r3, [r7, #32]
 80107a4:	3301      	adds	r3, #1
 80107a6:	b29b      	uxth	r3, r3
 80107a8:	843b      	strh	r3, [r7, #32]
 80107aa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80107ae:	2b09      	cmp	r3, #9
 80107b0:	f77f af4c 	ble.w	801064c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80107b4:	7afb      	ldrb	r3, [r7, #11]
 80107b6:	f003 0302 	and.w	r3, r3, #2
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d108      	bne.n	80107d0 <etharp_find_entry+0x1b8>
 80107be:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80107c2:	2b0a      	cmp	r3, #10
 80107c4:	d107      	bne.n	80107d6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80107c6:	7afb      	ldrb	r3, [r7, #11]
 80107c8:	f003 0301 	and.w	r3, r3, #1
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d102      	bne.n	80107d6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80107d0:	f04f 33ff 	mov.w	r3, #4294967295
 80107d4:	e085      	b.n	80108e2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80107d6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80107da:	2b09      	cmp	r3, #9
 80107dc:	dc02      	bgt.n	80107e4 <etharp_find_entry+0x1cc>
    i = empty;
 80107de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80107e0:	843b      	strh	r3, [r7, #32]
 80107e2:	e039      	b.n	8010858 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80107e4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80107e8:	2b09      	cmp	r3, #9
 80107ea:	dc14      	bgt.n	8010816 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80107ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80107ee:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80107f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80107f4:	493d      	ldr	r1, [pc, #244]	; (80108ec <etharp_find_entry+0x2d4>)
 80107f6:	4613      	mov	r3, r2
 80107f8:	005b      	lsls	r3, r3, #1
 80107fa:	4413      	add	r3, r2
 80107fc:	00db      	lsls	r3, r3, #3
 80107fe:	440b      	add	r3, r1
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d018      	beq.n	8010838 <etharp_find_entry+0x220>
 8010806:	4b3a      	ldr	r3, [pc, #232]	; (80108f0 <etharp_find_entry+0x2d8>)
 8010808:	f240 126d 	movw	r2, #365	; 0x16d
 801080c:	493b      	ldr	r1, [pc, #236]	; (80108fc <etharp_find_entry+0x2e4>)
 801080e:	483a      	ldr	r0, [pc, #232]	; (80108f8 <etharp_find_entry+0x2e0>)
 8010810:	f002 fb9a 	bl	8012f48 <iprintf>
 8010814:	e010      	b.n	8010838 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010816:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801081a:	2b09      	cmp	r3, #9
 801081c:	dc02      	bgt.n	8010824 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801081e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010820:	843b      	strh	r3, [r7, #32]
 8010822:	e009      	b.n	8010838 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010824:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8010828:	2b09      	cmp	r3, #9
 801082a:	dc02      	bgt.n	8010832 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801082c:	8bfb      	ldrh	r3, [r7, #30]
 801082e:	843b      	strh	r3, [r7, #32]
 8010830:	e002      	b.n	8010838 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8010832:	f04f 33ff 	mov.w	r3, #4294967295
 8010836:	e054      	b.n	80108e2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010838:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801083c:	2b09      	cmp	r3, #9
 801083e:	dd06      	ble.n	801084e <etharp_find_entry+0x236>
 8010840:	4b2b      	ldr	r3, [pc, #172]	; (80108f0 <etharp_find_entry+0x2d8>)
 8010842:	f240 127f 	movw	r2, #383	; 0x17f
 8010846:	492e      	ldr	r1, [pc, #184]	; (8010900 <etharp_find_entry+0x2e8>)
 8010848:	482b      	ldr	r0, [pc, #172]	; (80108f8 <etharp_find_entry+0x2e0>)
 801084a:	f002 fb7d 	bl	8012f48 <iprintf>
    etharp_free_entry(i);
 801084e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010852:	4618      	mov	r0, r3
 8010854:	f7ff fe06 	bl	8010464 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010858:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801085c:	2b09      	cmp	r3, #9
 801085e:	dd06      	ble.n	801086e <etharp_find_entry+0x256>
 8010860:	4b23      	ldr	r3, [pc, #140]	; (80108f0 <etharp_find_entry+0x2d8>)
 8010862:	f240 1283 	movw	r2, #387	; 0x183
 8010866:	4926      	ldr	r1, [pc, #152]	; (8010900 <etharp_find_entry+0x2e8>)
 8010868:	4823      	ldr	r0, [pc, #140]	; (80108f8 <etharp_find_entry+0x2e0>)
 801086a:	f002 fb6d 	bl	8012f48 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801086e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010872:	491e      	ldr	r1, [pc, #120]	; (80108ec <etharp_find_entry+0x2d4>)
 8010874:	4613      	mov	r3, r2
 8010876:	005b      	lsls	r3, r3, #1
 8010878:	4413      	add	r3, r2
 801087a:	00db      	lsls	r3, r3, #3
 801087c:	440b      	add	r3, r1
 801087e:	3314      	adds	r3, #20
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	2b00      	cmp	r3, #0
 8010884:	d006      	beq.n	8010894 <etharp_find_entry+0x27c>
 8010886:	4b1a      	ldr	r3, [pc, #104]	; (80108f0 <etharp_find_entry+0x2d8>)
 8010888:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801088c:	491d      	ldr	r1, [pc, #116]	; (8010904 <etharp_find_entry+0x2ec>)
 801088e:	481a      	ldr	r0, [pc, #104]	; (80108f8 <etharp_find_entry+0x2e0>)
 8010890:	f002 fb5a 	bl	8012f48 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d00b      	beq.n	80108b2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801089a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	6819      	ldr	r1, [r3, #0]
 80108a2:	4812      	ldr	r0, [pc, #72]	; (80108ec <etharp_find_entry+0x2d4>)
 80108a4:	4613      	mov	r3, r2
 80108a6:	005b      	lsls	r3, r3, #1
 80108a8:	4413      	add	r3, r2
 80108aa:	00db      	lsls	r3, r3, #3
 80108ac:	4403      	add	r3, r0
 80108ae:	3304      	adds	r3, #4
 80108b0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80108b2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80108b6:	490d      	ldr	r1, [pc, #52]	; (80108ec <etharp_find_entry+0x2d4>)
 80108b8:	4613      	mov	r3, r2
 80108ba:	005b      	lsls	r3, r3, #1
 80108bc:	4413      	add	r3, r2
 80108be:	00db      	lsls	r3, r3, #3
 80108c0:	440b      	add	r3, r1
 80108c2:	3312      	adds	r3, #18
 80108c4:	2200      	movs	r2, #0
 80108c6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80108c8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80108cc:	4907      	ldr	r1, [pc, #28]	; (80108ec <etharp_find_entry+0x2d4>)
 80108ce:	4613      	mov	r3, r2
 80108d0:	005b      	lsls	r3, r3, #1
 80108d2:	4413      	add	r3, r2
 80108d4:	00db      	lsls	r3, r3, #3
 80108d6:	440b      	add	r3, r1
 80108d8:	3308      	adds	r3, #8
 80108da:	687a      	ldr	r2, [r7, #4]
 80108dc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 80108de:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 80108e2:	4618      	mov	r0, r3
 80108e4:	3728      	adds	r7, #40	; 0x28
 80108e6:	46bd      	mov	sp, r7
 80108e8:	bd80      	pop	{r7, pc}
 80108ea:	bf00      	nop
 80108ec:	20007d3c 	.word	0x20007d3c
 80108f0:	0801627c 	.word	0x0801627c
 80108f4:	080162b4 	.word	0x080162b4
 80108f8:	080162f4 	.word	0x080162f4
 80108fc:	0801631c 	.word	0x0801631c
 8010900:	08016334 	.word	0x08016334
 8010904:	08016348 	.word	0x08016348

08010908 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b088      	sub	sp, #32
 801090c:	af02      	add	r7, sp, #8
 801090e:	60f8      	str	r0, [r7, #12]
 8010910:	60b9      	str	r1, [r7, #8]
 8010912:	607a      	str	r2, [r7, #4]
 8010914:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801091c:	2b06      	cmp	r3, #6
 801091e:	d006      	beq.n	801092e <etharp_update_arp_entry+0x26>
 8010920:	4b48      	ldr	r3, [pc, #288]	; (8010a44 <etharp_update_arp_entry+0x13c>)
 8010922:	f240 12a9 	movw	r2, #425	; 0x1a9
 8010926:	4948      	ldr	r1, [pc, #288]	; (8010a48 <etharp_update_arp_entry+0x140>)
 8010928:	4848      	ldr	r0, [pc, #288]	; (8010a4c <etharp_update_arp_entry+0x144>)
 801092a:	f002 fb0d 	bl	8012f48 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801092e:	68bb      	ldr	r3, [r7, #8]
 8010930:	2b00      	cmp	r3, #0
 8010932:	d012      	beq.n	801095a <etharp_update_arp_entry+0x52>
 8010934:	68bb      	ldr	r3, [r7, #8]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d00e      	beq.n	801095a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801093c:	68bb      	ldr	r3, [r7, #8]
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	68f9      	ldr	r1, [r7, #12]
 8010942:	4618      	mov	r0, r3
 8010944:	f001 f8fe 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 8010948:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801094a:	2b00      	cmp	r3, #0
 801094c:	d105      	bne.n	801095a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801094e:	68bb      	ldr	r3, [r7, #8]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010956:	2be0      	cmp	r3, #224	; 0xe0
 8010958:	d102      	bne.n	8010960 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801095a:	f06f 030f 	mvn.w	r3, #15
 801095e:	e06c      	b.n	8010a3a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8010960:	78fb      	ldrb	r3, [r7, #3]
 8010962:	68fa      	ldr	r2, [r7, #12]
 8010964:	4619      	mov	r1, r3
 8010966:	68b8      	ldr	r0, [r7, #8]
 8010968:	f7ff fe56 	bl	8010618 <etharp_find_entry>
 801096c:	4603      	mov	r3, r0
 801096e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8010970:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010974:	2b00      	cmp	r3, #0
 8010976:	da02      	bge.n	801097e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8010978:	8afb      	ldrh	r3, [r7, #22]
 801097a:	b25b      	sxtb	r3, r3
 801097c:	e05d      	b.n	8010a3a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801097e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010982:	4933      	ldr	r1, [pc, #204]	; (8010a50 <etharp_update_arp_entry+0x148>)
 8010984:	4613      	mov	r3, r2
 8010986:	005b      	lsls	r3, r3, #1
 8010988:	4413      	add	r3, r2
 801098a:	00db      	lsls	r3, r3, #3
 801098c:	440b      	add	r3, r1
 801098e:	3314      	adds	r3, #20
 8010990:	2202      	movs	r2, #2
 8010992:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8010994:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010998:	492d      	ldr	r1, [pc, #180]	; (8010a50 <etharp_update_arp_entry+0x148>)
 801099a:	4613      	mov	r3, r2
 801099c:	005b      	lsls	r3, r3, #1
 801099e:	4413      	add	r3, r2
 80109a0:	00db      	lsls	r3, r3, #3
 80109a2:	440b      	add	r3, r1
 80109a4:	3308      	adds	r3, #8
 80109a6:	68fa      	ldr	r2, [r7, #12]
 80109a8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80109aa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80109ae:	4613      	mov	r3, r2
 80109b0:	005b      	lsls	r3, r3, #1
 80109b2:	4413      	add	r3, r2
 80109b4:	00db      	lsls	r3, r3, #3
 80109b6:	3308      	adds	r3, #8
 80109b8:	4a25      	ldr	r2, [pc, #148]	; (8010a50 <etharp_update_arp_entry+0x148>)
 80109ba:	4413      	add	r3, r2
 80109bc:	3304      	adds	r3, #4
 80109be:	2206      	movs	r2, #6
 80109c0:	6879      	ldr	r1, [r7, #4]
 80109c2:	4618      	mov	r0, r3
 80109c4:	f002 fa4f 	bl	8012e66 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80109c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80109cc:	4920      	ldr	r1, [pc, #128]	; (8010a50 <etharp_update_arp_entry+0x148>)
 80109ce:	4613      	mov	r3, r2
 80109d0:	005b      	lsls	r3, r3, #1
 80109d2:	4413      	add	r3, r2
 80109d4:	00db      	lsls	r3, r3, #3
 80109d6:	440b      	add	r3, r1
 80109d8:	3312      	adds	r3, #18
 80109da:	2200      	movs	r2, #0
 80109dc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80109de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80109e2:	491b      	ldr	r1, [pc, #108]	; (8010a50 <etharp_update_arp_entry+0x148>)
 80109e4:	4613      	mov	r3, r2
 80109e6:	005b      	lsls	r3, r3, #1
 80109e8:	4413      	add	r3, r2
 80109ea:	00db      	lsls	r3, r3, #3
 80109ec:	440b      	add	r3, r1
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d021      	beq.n	8010a38 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80109f4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80109f8:	4915      	ldr	r1, [pc, #84]	; (8010a50 <etharp_update_arp_entry+0x148>)
 80109fa:	4613      	mov	r3, r2
 80109fc:	005b      	lsls	r3, r3, #1
 80109fe:	4413      	add	r3, r2
 8010a00:	00db      	lsls	r3, r3, #3
 8010a02:	440b      	add	r3, r1
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8010a08:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010a0c:	4910      	ldr	r1, [pc, #64]	; (8010a50 <etharp_update_arp_entry+0x148>)
 8010a0e:	4613      	mov	r3, r2
 8010a10:	005b      	lsls	r3, r3, #1
 8010a12:	4413      	add	r3, r2
 8010a14:	00db      	lsls	r3, r3, #3
 8010a16:	440b      	add	r3, r1
 8010a18:	2200      	movs	r2, #0
 8010a1a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8010a22:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010a26:	9300      	str	r3, [sp, #0]
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6939      	ldr	r1, [r7, #16]
 8010a2c:	68f8      	ldr	r0, [r7, #12]
 8010a2e:	f001 ff91 	bl	8012954 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8010a32:	6938      	ldr	r0, [r7, #16]
 8010a34:	f7f9 fdf0 	bl	800a618 <pbuf_free>
  }
  return ERR_OK;
 8010a38:	2300      	movs	r3, #0
}
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	3718      	adds	r7, #24
 8010a3e:	46bd      	mov	sp, r7
 8010a40:	bd80      	pop	{r7, pc}
 8010a42:	bf00      	nop
 8010a44:	0801627c 	.word	0x0801627c
 8010a48:	08016374 	.word	0x08016374
 8010a4c:	080162f4 	.word	0x080162f4
 8010a50:	20007d3c 	.word	0x20007d3c

08010a54 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b084      	sub	sp, #16
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	60fb      	str	r3, [r7, #12]
 8010a60:	e01e      	b.n	8010aa0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8010a62:	4913      	ldr	r1, [pc, #76]	; (8010ab0 <etharp_cleanup_netif+0x5c>)
 8010a64:	68fa      	ldr	r2, [r7, #12]
 8010a66:	4613      	mov	r3, r2
 8010a68:	005b      	lsls	r3, r3, #1
 8010a6a:	4413      	add	r3, r2
 8010a6c:	00db      	lsls	r3, r3, #3
 8010a6e:	440b      	add	r3, r1
 8010a70:	3314      	adds	r3, #20
 8010a72:	781b      	ldrb	r3, [r3, #0]
 8010a74:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8010a76:	7afb      	ldrb	r3, [r7, #11]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d00e      	beq.n	8010a9a <etharp_cleanup_netif+0x46>
 8010a7c:	490c      	ldr	r1, [pc, #48]	; (8010ab0 <etharp_cleanup_netif+0x5c>)
 8010a7e:	68fa      	ldr	r2, [r7, #12]
 8010a80:	4613      	mov	r3, r2
 8010a82:	005b      	lsls	r3, r3, #1
 8010a84:	4413      	add	r3, r2
 8010a86:	00db      	lsls	r3, r3, #3
 8010a88:	440b      	add	r3, r1
 8010a8a:	3308      	adds	r3, #8
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	687a      	ldr	r2, [r7, #4]
 8010a90:	429a      	cmp	r2, r3
 8010a92:	d102      	bne.n	8010a9a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8010a94:	68f8      	ldr	r0, [r7, #12]
 8010a96:	f7ff fce5 	bl	8010464 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	3301      	adds	r3, #1
 8010a9e:	60fb      	str	r3, [r7, #12]
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	2b09      	cmp	r3, #9
 8010aa4:	dddd      	ble.n	8010a62 <etharp_cleanup_netif+0xe>
    }
  }
}
 8010aa6:	bf00      	nop
 8010aa8:	bf00      	nop
 8010aaa:	3710      	adds	r7, #16
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bd80      	pop	{r7, pc}
 8010ab0:	20007d3c 	.word	0x20007d3c

08010ab4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8010ab4:	b5b0      	push	{r4, r5, r7, lr}
 8010ab6:	b08a      	sub	sp, #40	; 0x28
 8010ab8:	af04      	add	r7, sp, #16
 8010aba:	6078      	str	r0, [r7, #4]
 8010abc:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010abe:	683b      	ldr	r3, [r7, #0]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d107      	bne.n	8010ad4 <etharp_input+0x20>
 8010ac4:	4b3d      	ldr	r3, [pc, #244]	; (8010bbc <etharp_input+0x108>)
 8010ac6:	f240 228a 	movw	r2, #650	; 0x28a
 8010aca:	493d      	ldr	r1, [pc, #244]	; (8010bc0 <etharp_input+0x10c>)
 8010acc:	483d      	ldr	r0, [pc, #244]	; (8010bc4 <etharp_input+0x110>)
 8010ace:	f002 fa3b 	bl	8012f48 <iprintf>
 8010ad2:	e06f      	b.n	8010bb4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	685b      	ldr	r3, [r3, #4]
 8010ad8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010ada:	693b      	ldr	r3, [r7, #16]
 8010adc:	881b      	ldrh	r3, [r3, #0]
 8010ade:	b29b      	uxth	r3, r3
 8010ae0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010ae4:	d10c      	bne.n	8010b00 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010ae6:	693b      	ldr	r3, [r7, #16]
 8010ae8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010aea:	2b06      	cmp	r3, #6
 8010aec:	d108      	bne.n	8010b00 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010aee:	693b      	ldr	r3, [r7, #16]
 8010af0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010af2:	2b04      	cmp	r3, #4
 8010af4:	d104      	bne.n	8010b00 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8010af6:	693b      	ldr	r3, [r7, #16]
 8010af8:	885b      	ldrh	r3, [r3, #2]
 8010afa:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010afc:	2b08      	cmp	r3, #8
 8010afe:	d003      	beq.n	8010b08 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8010b00:	6878      	ldr	r0, [r7, #4]
 8010b02:	f7f9 fd89 	bl	800a618 <pbuf_free>
    return;
 8010b06:	e055      	b.n	8010bb4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8010b08:	693b      	ldr	r3, [r7, #16]
 8010b0a:	330e      	adds	r3, #14
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	3318      	adds	r3, #24
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	3304      	adds	r3, #4
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d102      	bne.n	8010b28 <etharp_input+0x74>
    for_us = 0;
 8010b22:	2300      	movs	r3, #0
 8010b24:	75fb      	strb	r3, [r7, #23]
 8010b26:	e009      	b.n	8010b3c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010b28:	68ba      	ldr	r2, [r7, #8]
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	3304      	adds	r3, #4
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	429a      	cmp	r2, r3
 8010b32:	bf0c      	ite	eq
 8010b34:	2301      	moveq	r3, #1
 8010b36:	2300      	movne	r3, #0
 8010b38:	b2db      	uxtb	r3, r3
 8010b3a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010b3c:	693b      	ldr	r3, [r7, #16]
 8010b3e:	f103 0208 	add.w	r2, r3, #8
 8010b42:	7dfb      	ldrb	r3, [r7, #23]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d001      	beq.n	8010b4c <etharp_input+0x98>
 8010b48:	2301      	movs	r3, #1
 8010b4a:	e000      	b.n	8010b4e <etharp_input+0x9a>
 8010b4c:	2302      	movs	r3, #2
 8010b4e:	f107 010c 	add.w	r1, r7, #12
 8010b52:	6838      	ldr	r0, [r7, #0]
 8010b54:	f7ff fed8 	bl	8010908 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8010b58:	693b      	ldr	r3, [r7, #16]
 8010b5a:	88db      	ldrh	r3, [r3, #6]
 8010b5c:	b29b      	uxth	r3, r3
 8010b5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010b62:	d003      	beq.n	8010b6c <etharp_input+0xb8>
 8010b64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010b68:	d01e      	beq.n	8010ba8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8010b6a:	e020      	b.n	8010bae <etharp_input+0xfa>
      if (for_us) {
 8010b6c:	7dfb      	ldrb	r3, [r7, #23]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d01c      	beq.n	8010bac <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010b72:	683b      	ldr	r3, [r7, #0]
 8010b74:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8010b78:	693b      	ldr	r3, [r7, #16]
 8010b7a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010b7e:	683b      	ldr	r3, [r7, #0]
 8010b80:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8010b84:	683b      	ldr	r3, [r7, #0]
 8010b86:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8010b88:	693a      	ldr	r2, [r7, #16]
 8010b8a:	3208      	adds	r2, #8
        etharp_raw(netif,
 8010b8c:	2102      	movs	r1, #2
 8010b8e:	9103      	str	r1, [sp, #12]
 8010b90:	f107 010c 	add.w	r1, r7, #12
 8010b94:	9102      	str	r1, [sp, #8]
 8010b96:	9201      	str	r2, [sp, #4]
 8010b98:	9300      	str	r3, [sp, #0]
 8010b9a:	462b      	mov	r3, r5
 8010b9c:	4622      	mov	r2, r4
 8010b9e:	4601      	mov	r1, r0
 8010ba0:	6838      	ldr	r0, [r7, #0]
 8010ba2:	f000 faeb 	bl	801117c <etharp_raw>
      break;
 8010ba6:	e001      	b.n	8010bac <etharp_input+0xf8>
      break;
 8010ba8:	bf00      	nop
 8010baa:	e000      	b.n	8010bae <etharp_input+0xfa>
      break;
 8010bac:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8010bae:	6878      	ldr	r0, [r7, #4]
 8010bb0:	f7f9 fd32 	bl	800a618 <pbuf_free>
}
 8010bb4:	3718      	adds	r7, #24
 8010bb6:	46bd      	mov	sp, r7
 8010bb8:	bdb0      	pop	{r4, r5, r7, pc}
 8010bba:	bf00      	nop
 8010bbc:	0801627c 	.word	0x0801627c
 8010bc0:	080163cc 	.word	0x080163cc
 8010bc4:	080162f4 	.word	0x080162f4

08010bc8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b086      	sub	sp, #24
 8010bcc:	af02      	add	r7, sp, #8
 8010bce:	60f8      	str	r0, [r7, #12]
 8010bd0:	60b9      	str	r1, [r7, #8]
 8010bd2:	4613      	mov	r3, r2
 8010bd4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010bd6:	79fa      	ldrb	r2, [r7, #7]
 8010bd8:	4944      	ldr	r1, [pc, #272]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010bda:	4613      	mov	r3, r2
 8010bdc:	005b      	lsls	r3, r3, #1
 8010bde:	4413      	add	r3, r2
 8010be0:	00db      	lsls	r3, r3, #3
 8010be2:	440b      	add	r3, r1
 8010be4:	3314      	adds	r3, #20
 8010be6:	781b      	ldrb	r3, [r3, #0]
 8010be8:	2b01      	cmp	r3, #1
 8010bea:	d806      	bhi.n	8010bfa <etharp_output_to_arp_index+0x32>
 8010bec:	4b40      	ldr	r3, [pc, #256]	; (8010cf0 <etharp_output_to_arp_index+0x128>)
 8010bee:	f240 22ee 	movw	r2, #750	; 0x2ee
 8010bf2:	4940      	ldr	r1, [pc, #256]	; (8010cf4 <etharp_output_to_arp_index+0x12c>)
 8010bf4:	4840      	ldr	r0, [pc, #256]	; (8010cf8 <etharp_output_to_arp_index+0x130>)
 8010bf6:	f002 f9a7 	bl	8012f48 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8010bfa:	79fa      	ldrb	r2, [r7, #7]
 8010bfc:	493b      	ldr	r1, [pc, #236]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010bfe:	4613      	mov	r3, r2
 8010c00:	005b      	lsls	r3, r3, #1
 8010c02:	4413      	add	r3, r2
 8010c04:	00db      	lsls	r3, r3, #3
 8010c06:	440b      	add	r3, r1
 8010c08:	3314      	adds	r3, #20
 8010c0a:	781b      	ldrb	r3, [r3, #0]
 8010c0c:	2b02      	cmp	r3, #2
 8010c0e:	d153      	bne.n	8010cb8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8010c10:	79fa      	ldrb	r2, [r7, #7]
 8010c12:	4936      	ldr	r1, [pc, #216]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010c14:	4613      	mov	r3, r2
 8010c16:	005b      	lsls	r3, r3, #1
 8010c18:	4413      	add	r3, r2
 8010c1a:	00db      	lsls	r3, r3, #3
 8010c1c:	440b      	add	r3, r1
 8010c1e:	3312      	adds	r3, #18
 8010c20:	881b      	ldrh	r3, [r3, #0]
 8010c22:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8010c26:	d919      	bls.n	8010c5c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010c28:	79fa      	ldrb	r2, [r7, #7]
 8010c2a:	4613      	mov	r3, r2
 8010c2c:	005b      	lsls	r3, r3, #1
 8010c2e:	4413      	add	r3, r2
 8010c30:	00db      	lsls	r3, r3, #3
 8010c32:	4a2e      	ldr	r2, [pc, #184]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010c34:	4413      	add	r3, r2
 8010c36:	3304      	adds	r3, #4
 8010c38:	4619      	mov	r1, r3
 8010c3a:	68f8      	ldr	r0, [r7, #12]
 8010c3c:	f000 fb4c 	bl	80112d8 <etharp_request>
 8010c40:	4603      	mov	r3, r0
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d138      	bne.n	8010cb8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010c46:	79fa      	ldrb	r2, [r7, #7]
 8010c48:	4928      	ldr	r1, [pc, #160]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010c4a:	4613      	mov	r3, r2
 8010c4c:	005b      	lsls	r3, r3, #1
 8010c4e:	4413      	add	r3, r2
 8010c50:	00db      	lsls	r3, r3, #3
 8010c52:	440b      	add	r3, r1
 8010c54:	3314      	adds	r3, #20
 8010c56:	2203      	movs	r2, #3
 8010c58:	701a      	strb	r2, [r3, #0]
 8010c5a:	e02d      	b.n	8010cb8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8010c5c:	79fa      	ldrb	r2, [r7, #7]
 8010c5e:	4923      	ldr	r1, [pc, #140]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010c60:	4613      	mov	r3, r2
 8010c62:	005b      	lsls	r3, r3, #1
 8010c64:	4413      	add	r3, r2
 8010c66:	00db      	lsls	r3, r3, #3
 8010c68:	440b      	add	r3, r1
 8010c6a:	3312      	adds	r3, #18
 8010c6c:	881b      	ldrh	r3, [r3, #0]
 8010c6e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8010c72:	d321      	bcc.n	8010cb8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8010c74:	79fa      	ldrb	r2, [r7, #7]
 8010c76:	4613      	mov	r3, r2
 8010c78:	005b      	lsls	r3, r3, #1
 8010c7a:	4413      	add	r3, r2
 8010c7c:	00db      	lsls	r3, r3, #3
 8010c7e:	4a1b      	ldr	r2, [pc, #108]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010c80:	4413      	add	r3, r2
 8010c82:	1d19      	adds	r1, r3, #4
 8010c84:	79fa      	ldrb	r2, [r7, #7]
 8010c86:	4613      	mov	r3, r2
 8010c88:	005b      	lsls	r3, r3, #1
 8010c8a:	4413      	add	r3, r2
 8010c8c:	00db      	lsls	r3, r3, #3
 8010c8e:	3308      	adds	r3, #8
 8010c90:	4a16      	ldr	r2, [pc, #88]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010c92:	4413      	add	r3, r2
 8010c94:	3304      	adds	r3, #4
 8010c96:	461a      	mov	r2, r3
 8010c98:	68f8      	ldr	r0, [r7, #12]
 8010c9a:	f000 fafb 	bl	8011294 <etharp_request_dst>
 8010c9e:	4603      	mov	r3, r0
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d109      	bne.n	8010cb8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010ca4:	79fa      	ldrb	r2, [r7, #7]
 8010ca6:	4911      	ldr	r1, [pc, #68]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010ca8:	4613      	mov	r3, r2
 8010caa:	005b      	lsls	r3, r3, #1
 8010cac:	4413      	add	r3, r2
 8010cae:	00db      	lsls	r3, r3, #3
 8010cb0:	440b      	add	r3, r1
 8010cb2:	3314      	adds	r3, #20
 8010cb4:	2203      	movs	r2, #3
 8010cb6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8010cbe:	79fa      	ldrb	r2, [r7, #7]
 8010cc0:	4613      	mov	r3, r2
 8010cc2:	005b      	lsls	r3, r3, #1
 8010cc4:	4413      	add	r3, r2
 8010cc6:	00db      	lsls	r3, r3, #3
 8010cc8:	3308      	adds	r3, #8
 8010cca:	4a08      	ldr	r2, [pc, #32]	; (8010cec <etharp_output_to_arp_index+0x124>)
 8010ccc:	4413      	add	r3, r2
 8010cce:	3304      	adds	r3, #4
 8010cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010cd4:	9200      	str	r2, [sp, #0]
 8010cd6:	460a      	mov	r2, r1
 8010cd8:	68b9      	ldr	r1, [r7, #8]
 8010cda:	68f8      	ldr	r0, [r7, #12]
 8010cdc:	f001 fe3a 	bl	8012954 <ethernet_output>
 8010ce0:	4603      	mov	r3, r0
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3710      	adds	r7, #16
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}
 8010cea:	bf00      	nop
 8010cec:	20007d3c 	.word	0x20007d3c
 8010cf0:	0801627c 	.word	0x0801627c
 8010cf4:	080163ec 	.word	0x080163ec
 8010cf8:	080162f4 	.word	0x080162f4

08010cfc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8010cfc:	b580      	push	{r7, lr}
 8010cfe:	b08a      	sub	sp, #40	; 0x28
 8010d00:	af02      	add	r7, sp, #8
 8010d02:	60f8      	str	r0, [r7, #12]
 8010d04:	60b9      	str	r1, [r7, #8]
 8010d06:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d106      	bne.n	8010d20 <etharp_output+0x24>
 8010d12:	4b73      	ldr	r3, [pc, #460]	; (8010ee0 <etharp_output+0x1e4>)
 8010d14:	f240 321e 	movw	r2, #798	; 0x31e
 8010d18:	4972      	ldr	r1, [pc, #456]	; (8010ee4 <etharp_output+0x1e8>)
 8010d1a:	4873      	ldr	r0, [pc, #460]	; (8010ee8 <etharp_output+0x1ec>)
 8010d1c:	f002 f914 	bl	8012f48 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010d20:	68bb      	ldr	r3, [r7, #8]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d106      	bne.n	8010d34 <etharp_output+0x38>
 8010d26:	4b6e      	ldr	r3, [pc, #440]	; (8010ee0 <etharp_output+0x1e4>)
 8010d28:	f240 321f 	movw	r2, #799	; 0x31f
 8010d2c:	496f      	ldr	r1, [pc, #444]	; (8010eec <etharp_output+0x1f0>)
 8010d2e:	486e      	ldr	r0, [pc, #440]	; (8010ee8 <etharp_output+0x1ec>)
 8010d30:	f002 f90a 	bl	8012f48 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d106      	bne.n	8010d48 <etharp_output+0x4c>
 8010d3a:	4b69      	ldr	r3, [pc, #420]	; (8010ee0 <etharp_output+0x1e4>)
 8010d3c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8010d40:	496b      	ldr	r1, [pc, #428]	; (8010ef0 <etharp_output+0x1f4>)
 8010d42:	4869      	ldr	r0, [pc, #420]	; (8010ee8 <etharp_output+0x1ec>)
 8010d44:	f002 f900 	bl	8012f48 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	68f9      	ldr	r1, [r7, #12]
 8010d4e:	4618      	mov	r0, r3
 8010d50:	f000 fef8 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 8010d54:	4603      	mov	r3, r0
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d002      	beq.n	8010d60 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8010d5a:	4b66      	ldr	r3, [pc, #408]	; (8010ef4 <etharp_output+0x1f8>)
 8010d5c:	61fb      	str	r3, [r7, #28]
 8010d5e:	e0af      	b.n	8010ec0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010d68:	2be0      	cmp	r3, #224	; 0xe0
 8010d6a:	d118      	bne.n	8010d9e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8010d6c:	2301      	movs	r3, #1
 8010d6e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8010d70:	2300      	movs	r3, #0
 8010d72:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8010d74:	235e      	movs	r3, #94	; 0x5e
 8010d76:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	3301      	adds	r3, #1
 8010d7c:	781b      	ldrb	r3, [r3, #0]
 8010d7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010d82:	b2db      	uxtb	r3, r3
 8010d84:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	3302      	adds	r3, #2
 8010d8a:	781b      	ldrb	r3, [r3, #0]
 8010d8c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	3303      	adds	r3, #3
 8010d92:	781b      	ldrb	r3, [r3, #0]
 8010d94:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8010d96:	f107 0310 	add.w	r3, r7, #16
 8010d9a:	61fb      	str	r3, [r7, #28]
 8010d9c:	e090      	b.n	8010ec0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	681a      	ldr	r2, [r3, #0]
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	3304      	adds	r3, #4
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	405a      	eors	r2, r3
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	3308      	adds	r3, #8
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	4013      	ands	r3, r2
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d012      	beq.n	8010ddc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010dbc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8010dc0:	4293      	cmp	r3, r2
 8010dc2:	d00b      	beq.n	8010ddc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	330c      	adds	r3, #12
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d003      	beq.n	8010dd6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	330c      	adds	r3, #12
 8010dd2:	61bb      	str	r3, [r7, #24]
 8010dd4:	e002      	b.n	8010ddc <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8010dd6:	f06f 0303 	mvn.w	r3, #3
 8010dda:	e07d      	b.n	8010ed8 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010ddc:	4b46      	ldr	r3, [pc, #280]	; (8010ef8 <etharp_output+0x1fc>)
 8010dde:	781b      	ldrb	r3, [r3, #0]
 8010de0:	4619      	mov	r1, r3
 8010de2:	4a46      	ldr	r2, [pc, #280]	; (8010efc <etharp_output+0x200>)
 8010de4:	460b      	mov	r3, r1
 8010de6:	005b      	lsls	r3, r3, #1
 8010de8:	440b      	add	r3, r1
 8010dea:	00db      	lsls	r3, r3, #3
 8010dec:	4413      	add	r3, r2
 8010dee:	3314      	adds	r3, #20
 8010df0:	781b      	ldrb	r3, [r3, #0]
 8010df2:	2b01      	cmp	r3, #1
 8010df4:	d925      	bls.n	8010e42 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010df6:	4b40      	ldr	r3, [pc, #256]	; (8010ef8 <etharp_output+0x1fc>)
 8010df8:	781b      	ldrb	r3, [r3, #0]
 8010dfa:	4619      	mov	r1, r3
 8010dfc:	4a3f      	ldr	r2, [pc, #252]	; (8010efc <etharp_output+0x200>)
 8010dfe:	460b      	mov	r3, r1
 8010e00:	005b      	lsls	r3, r3, #1
 8010e02:	440b      	add	r3, r1
 8010e04:	00db      	lsls	r3, r3, #3
 8010e06:	4413      	add	r3, r2
 8010e08:	3308      	adds	r3, #8
 8010e0a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010e0c:	68fa      	ldr	r2, [r7, #12]
 8010e0e:	429a      	cmp	r2, r3
 8010e10:	d117      	bne.n	8010e42 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8010e12:	69bb      	ldr	r3, [r7, #24]
 8010e14:	681a      	ldr	r2, [r3, #0]
 8010e16:	4b38      	ldr	r3, [pc, #224]	; (8010ef8 <etharp_output+0x1fc>)
 8010e18:	781b      	ldrb	r3, [r3, #0]
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	4937      	ldr	r1, [pc, #220]	; (8010efc <etharp_output+0x200>)
 8010e1e:	4603      	mov	r3, r0
 8010e20:	005b      	lsls	r3, r3, #1
 8010e22:	4403      	add	r3, r0
 8010e24:	00db      	lsls	r3, r3, #3
 8010e26:	440b      	add	r3, r1
 8010e28:	3304      	adds	r3, #4
 8010e2a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010e2c:	429a      	cmp	r2, r3
 8010e2e:	d108      	bne.n	8010e42 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8010e30:	4b31      	ldr	r3, [pc, #196]	; (8010ef8 <etharp_output+0x1fc>)
 8010e32:	781b      	ldrb	r3, [r3, #0]
 8010e34:	461a      	mov	r2, r3
 8010e36:	68b9      	ldr	r1, [r7, #8]
 8010e38:	68f8      	ldr	r0, [r7, #12]
 8010e3a:	f7ff fec5 	bl	8010bc8 <etharp_output_to_arp_index>
 8010e3e:	4603      	mov	r3, r0
 8010e40:	e04a      	b.n	8010ed8 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010e42:	2300      	movs	r3, #0
 8010e44:	75fb      	strb	r3, [r7, #23]
 8010e46:	e031      	b.n	8010eac <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010e48:	7dfa      	ldrb	r2, [r7, #23]
 8010e4a:	492c      	ldr	r1, [pc, #176]	; (8010efc <etharp_output+0x200>)
 8010e4c:	4613      	mov	r3, r2
 8010e4e:	005b      	lsls	r3, r3, #1
 8010e50:	4413      	add	r3, r2
 8010e52:	00db      	lsls	r3, r3, #3
 8010e54:	440b      	add	r3, r1
 8010e56:	3314      	adds	r3, #20
 8010e58:	781b      	ldrb	r3, [r3, #0]
 8010e5a:	2b01      	cmp	r3, #1
 8010e5c:	d923      	bls.n	8010ea6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8010e5e:	7dfa      	ldrb	r2, [r7, #23]
 8010e60:	4926      	ldr	r1, [pc, #152]	; (8010efc <etharp_output+0x200>)
 8010e62:	4613      	mov	r3, r2
 8010e64:	005b      	lsls	r3, r3, #1
 8010e66:	4413      	add	r3, r2
 8010e68:	00db      	lsls	r3, r3, #3
 8010e6a:	440b      	add	r3, r1
 8010e6c:	3308      	adds	r3, #8
 8010e6e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010e70:	68fa      	ldr	r2, [r7, #12]
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d117      	bne.n	8010ea6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8010e76:	69bb      	ldr	r3, [r7, #24]
 8010e78:	6819      	ldr	r1, [r3, #0]
 8010e7a:	7dfa      	ldrb	r2, [r7, #23]
 8010e7c:	481f      	ldr	r0, [pc, #124]	; (8010efc <etharp_output+0x200>)
 8010e7e:	4613      	mov	r3, r2
 8010e80:	005b      	lsls	r3, r3, #1
 8010e82:	4413      	add	r3, r2
 8010e84:	00db      	lsls	r3, r3, #3
 8010e86:	4403      	add	r3, r0
 8010e88:	3304      	adds	r3, #4
 8010e8a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8010e8c:	4299      	cmp	r1, r3
 8010e8e:	d10a      	bne.n	8010ea6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8010e90:	4a19      	ldr	r2, [pc, #100]	; (8010ef8 <etharp_output+0x1fc>)
 8010e92:	7dfb      	ldrb	r3, [r7, #23]
 8010e94:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8010e96:	7dfb      	ldrb	r3, [r7, #23]
 8010e98:	461a      	mov	r2, r3
 8010e9a:	68b9      	ldr	r1, [r7, #8]
 8010e9c:	68f8      	ldr	r0, [r7, #12]
 8010e9e:	f7ff fe93 	bl	8010bc8 <etharp_output_to_arp_index>
 8010ea2:	4603      	mov	r3, r0
 8010ea4:	e018      	b.n	8010ed8 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010ea6:	7dfb      	ldrb	r3, [r7, #23]
 8010ea8:	3301      	adds	r3, #1
 8010eaa:	75fb      	strb	r3, [r7, #23]
 8010eac:	7dfb      	ldrb	r3, [r7, #23]
 8010eae:	2b09      	cmp	r3, #9
 8010eb0:	d9ca      	bls.n	8010e48 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8010eb2:	68ba      	ldr	r2, [r7, #8]
 8010eb4:	69b9      	ldr	r1, [r7, #24]
 8010eb6:	68f8      	ldr	r0, [r7, #12]
 8010eb8:	f000 f822 	bl	8010f00 <etharp_query>
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	e00b      	b.n	8010ed8 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8010ec6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010eca:	9300      	str	r3, [sp, #0]
 8010ecc:	69fb      	ldr	r3, [r7, #28]
 8010ece:	68b9      	ldr	r1, [r7, #8]
 8010ed0:	68f8      	ldr	r0, [r7, #12]
 8010ed2:	f001 fd3f 	bl	8012954 <ethernet_output>
 8010ed6:	4603      	mov	r3, r0
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3720      	adds	r7, #32
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bd80      	pop	{r7, pc}
 8010ee0:	0801627c 	.word	0x0801627c
 8010ee4:	080163cc 	.word	0x080163cc
 8010ee8:	080162f4 	.word	0x080162f4
 8010eec:	0801641c 	.word	0x0801641c
 8010ef0:	080163bc 	.word	0x080163bc
 8010ef4:	08016a6c 	.word	0x08016a6c
 8010ef8:	20007e2c 	.word	0x20007e2c
 8010efc:	20007d3c 	.word	0x20007d3c

08010f00 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b08c      	sub	sp, #48	; 0x30
 8010f04:	af02      	add	r7, sp, #8
 8010f06:	60f8      	str	r0, [r7, #12]
 8010f08:	60b9      	str	r1, [r7, #8]
 8010f0a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	3326      	adds	r3, #38	; 0x26
 8010f10:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8010f12:	23ff      	movs	r3, #255	; 0xff
 8010f14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8010f18:	2300      	movs	r3, #0
 8010f1a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010f1c:	68bb      	ldr	r3, [r7, #8]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	68f9      	ldr	r1, [r7, #12]
 8010f22:	4618      	mov	r0, r3
 8010f24:	f000 fe0e 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 8010f28:	4603      	mov	r3, r0
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d10c      	bne.n	8010f48 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010f2e:	68bb      	ldr	r3, [r7, #8]
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010f36:	2be0      	cmp	r3, #224	; 0xe0
 8010f38:	d006      	beq.n	8010f48 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d003      	beq.n	8010f48 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8010f40:	68bb      	ldr	r3, [r7, #8]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d102      	bne.n	8010f4e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8010f48:	f06f 030f 	mvn.w	r3, #15
 8010f4c:	e101      	b.n	8011152 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8010f4e:	68fa      	ldr	r2, [r7, #12]
 8010f50:	2101      	movs	r1, #1
 8010f52:	68b8      	ldr	r0, [r7, #8]
 8010f54:	f7ff fb60 	bl	8010618 <etharp_find_entry>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8010f5c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	da02      	bge.n	8010f6a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8010f64:	8a7b      	ldrh	r3, [r7, #18]
 8010f66:	b25b      	sxtb	r3, r3
 8010f68:	e0f3      	b.n	8011152 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8010f6a:	8a7b      	ldrh	r3, [r7, #18]
 8010f6c:	2b7e      	cmp	r3, #126	; 0x7e
 8010f6e:	d906      	bls.n	8010f7e <etharp_query+0x7e>
 8010f70:	4b7a      	ldr	r3, [pc, #488]	; (801115c <etharp_query+0x25c>)
 8010f72:	f240 32c1 	movw	r2, #961	; 0x3c1
 8010f76:	497a      	ldr	r1, [pc, #488]	; (8011160 <etharp_query+0x260>)
 8010f78:	487a      	ldr	r0, [pc, #488]	; (8011164 <etharp_query+0x264>)
 8010f7a:	f001 ffe5 	bl	8012f48 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8010f7e:	8a7b      	ldrh	r3, [r7, #18]
 8010f80:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8010f82:	7c7a      	ldrb	r2, [r7, #17]
 8010f84:	4978      	ldr	r1, [pc, #480]	; (8011168 <etharp_query+0x268>)
 8010f86:	4613      	mov	r3, r2
 8010f88:	005b      	lsls	r3, r3, #1
 8010f8a:	4413      	add	r3, r2
 8010f8c:	00db      	lsls	r3, r3, #3
 8010f8e:	440b      	add	r3, r1
 8010f90:	3314      	adds	r3, #20
 8010f92:	781b      	ldrb	r3, [r3, #0]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d115      	bne.n	8010fc4 <etharp_query+0xc4>
    is_new_entry = 1;
 8010f98:	2301      	movs	r3, #1
 8010f9a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010f9c:	7c7a      	ldrb	r2, [r7, #17]
 8010f9e:	4972      	ldr	r1, [pc, #456]	; (8011168 <etharp_query+0x268>)
 8010fa0:	4613      	mov	r3, r2
 8010fa2:	005b      	lsls	r3, r3, #1
 8010fa4:	4413      	add	r3, r2
 8010fa6:	00db      	lsls	r3, r3, #3
 8010fa8:	440b      	add	r3, r1
 8010faa:	3314      	adds	r3, #20
 8010fac:	2201      	movs	r2, #1
 8010fae:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8010fb0:	7c7a      	ldrb	r2, [r7, #17]
 8010fb2:	496d      	ldr	r1, [pc, #436]	; (8011168 <etharp_query+0x268>)
 8010fb4:	4613      	mov	r3, r2
 8010fb6:	005b      	lsls	r3, r3, #1
 8010fb8:	4413      	add	r3, r2
 8010fba:	00db      	lsls	r3, r3, #3
 8010fbc:	440b      	add	r3, r1
 8010fbe:	3308      	adds	r3, #8
 8010fc0:	68fa      	ldr	r2, [r7, #12]
 8010fc2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8010fc4:	7c7a      	ldrb	r2, [r7, #17]
 8010fc6:	4968      	ldr	r1, [pc, #416]	; (8011168 <etharp_query+0x268>)
 8010fc8:	4613      	mov	r3, r2
 8010fca:	005b      	lsls	r3, r3, #1
 8010fcc:	4413      	add	r3, r2
 8010fce:	00db      	lsls	r3, r3, #3
 8010fd0:	440b      	add	r3, r1
 8010fd2:	3314      	adds	r3, #20
 8010fd4:	781b      	ldrb	r3, [r3, #0]
 8010fd6:	2b01      	cmp	r3, #1
 8010fd8:	d011      	beq.n	8010ffe <etharp_query+0xfe>
 8010fda:	7c7a      	ldrb	r2, [r7, #17]
 8010fdc:	4962      	ldr	r1, [pc, #392]	; (8011168 <etharp_query+0x268>)
 8010fde:	4613      	mov	r3, r2
 8010fe0:	005b      	lsls	r3, r3, #1
 8010fe2:	4413      	add	r3, r2
 8010fe4:	00db      	lsls	r3, r3, #3
 8010fe6:	440b      	add	r3, r1
 8010fe8:	3314      	adds	r3, #20
 8010fea:	781b      	ldrb	r3, [r3, #0]
 8010fec:	2b01      	cmp	r3, #1
 8010fee:	d806      	bhi.n	8010ffe <etharp_query+0xfe>
 8010ff0:	4b5a      	ldr	r3, [pc, #360]	; (801115c <etharp_query+0x25c>)
 8010ff2:	f240 32cd 	movw	r2, #973	; 0x3cd
 8010ff6:	495d      	ldr	r1, [pc, #372]	; (801116c <etharp_query+0x26c>)
 8010ff8:	485a      	ldr	r0, [pc, #360]	; (8011164 <etharp_query+0x264>)
 8010ffa:	f001 ffa5 	bl	8012f48 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8010ffe:	6a3b      	ldr	r3, [r7, #32]
 8011000:	2b00      	cmp	r3, #0
 8011002:	d102      	bne.n	801100a <etharp_query+0x10a>
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d10c      	bne.n	8011024 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801100a:	68b9      	ldr	r1, [r7, #8]
 801100c:	68f8      	ldr	r0, [r7, #12]
 801100e:	f000 f963 	bl	80112d8 <etharp_request>
 8011012:	4603      	mov	r3, r0
 8011014:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d102      	bne.n	8011024 <etharp_query+0x124>
      return result;
 801101e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011022:	e096      	b.n	8011152 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d106      	bne.n	8011038 <etharp_query+0x138>
 801102a:	4b4c      	ldr	r3, [pc, #304]	; (801115c <etharp_query+0x25c>)
 801102c:	f240 32e1 	movw	r2, #993	; 0x3e1
 8011030:	494f      	ldr	r1, [pc, #316]	; (8011170 <etharp_query+0x270>)
 8011032:	484c      	ldr	r0, [pc, #304]	; (8011164 <etharp_query+0x264>)
 8011034:	f001 ff88 	bl	8012f48 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011038:	7c7a      	ldrb	r2, [r7, #17]
 801103a:	494b      	ldr	r1, [pc, #300]	; (8011168 <etharp_query+0x268>)
 801103c:	4613      	mov	r3, r2
 801103e:	005b      	lsls	r3, r3, #1
 8011040:	4413      	add	r3, r2
 8011042:	00db      	lsls	r3, r3, #3
 8011044:	440b      	add	r3, r1
 8011046:	3314      	adds	r3, #20
 8011048:	781b      	ldrb	r3, [r3, #0]
 801104a:	2b01      	cmp	r3, #1
 801104c:	d917      	bls.n	801107e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801104e:	4a49      	ldr	r2, [pc, #292]	; (8011174 <etharp_query+0x274>)
 8011050:	7c7b      	ldrb	r3, [r7, #17]
 8011052:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011054:	7c7a      	ldrb	r2, [r7, #17]
 8011056:	4613      	mov	r3, r2
 8011058:	005b      	lsls	r3, r3, #1
 801105a:	4413      	add	r3, r2
 801105c:	00db      	lsls	r3, r3, #3
 801105e:	3308      	adds	r3, #8
 8011060:	4a41      	ldr	r2, [pc, #260]	; (8011168 <etharp_query+0x268>)
 8011062:	4413      	add	r3, r2
 8011064:	3304      	adds	r3, #4
 8011066:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801106a:	9200      	str	r2, [sp, #0]
 801106c:	697a      	ldr	r2, [r7, #20]
 801106e:	6879      	ldr	r1, [r7, #4]
 8011070:	68f8      	ldr	r0, [r7, #12]
 8011072:	f001 fc6f 	bl	8012954 <ethernet_output>
 8011076:	4603      	mov	r3, r0
 8011078:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801107c:	e067      	b.n	801114e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801107e:	7c7a      	ldrb	r2, [r7, #17]
 8011080:	4939      	ldr	r1, [pc, #228]	; (8011168 <etharp_query+0x268>)
 8011082:	4613      	mov	r3, r2
 8011084:	005b      	lsls	r3, r3, #1
 8011086:	4413      	add	r3, r2
 8011088:	00db      	lsls	r3, r3, #3
 801108a:	440b      	add	r3, r1
 801108c:	3314      	adds	r3, #20
 801108e:	781b      	ldrb	r3, [r3, #0]
 8011090:	2b01      	cmp	r3, #1
 8011092:	d15c      	bne.n	801114e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8011094:	2300      	movs	r3, #0
 8011096:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801109c:	e01c      	b.n	80110d8 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801109e:	69fb      	ldr	r3, [r7, #28]
 80110a0:	895a      	ldrh	r2, [r3, #10]
 80110a2:	69fb      	ldr	r3, [r7, #28]
 80110a4:	891b      	ldrh	r3, [r3, #8]
 80110a6:	429a      	cmp	r2, r3
 80110a8:	d10a      	bne.n	80110c0 <etharp_query+0x1c0>
 80110aa:	69fb      	ldr	r3, [r7, #28]
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d006      	beq.n	80110c0 <etharp_query+0x1c0>
 80110b2:	4b2a      	ldr	r3, [pc, #168]	; (801115c <etharp_query+0x25c>)
 80110b4:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80110b8:	492f      	ldr	r1, [pc, #188]	; (8011178 <etharp_query+0x278>)
 80110ba:	482a      	ldr	r0, [pc, #168]	; (8011164 <etharp_query+0x264>)
 80110bc:	f001 ff44 	bl	8012f48 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80110c0:	69fb      	ldr	r3, [r7, #28]
 80110c2:	7b1b      	ldrb	r3, [r3, #12]
 80110c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d002      	beq.n	80110d2 <etharp_query+0x1d2>
        copy_needed = 1;
 80110cc:	2301      	movs	r3, #1
 80110ce:	61bb      	str	r3, [r7, #24]
        break;
 80110d0:	e005      	b.n	80110de <etharp_query+0x1de>
      }
      p = p->next;
 80110d2:	69fb      	ldr	r3, [r7, #28]
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80110d8:	69fb      	ldr	r3, [r7, #28]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d1df      	bne.n	801109e <etharp_query+0x19e>
    }
    if (copy_needed) {
 80110de:	69bb      	ldr	r3, [r7, #24]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d007      	beq.n	80110f4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80110e4:	687a      	ldr	r2, [r7, #4]
 80110e6:	f44f 7120 	mov.w	r1, #640	; 0x280
 80110ea:	200e      	movs	r0, #14
 80110ec:	f7f9 fcfc 	bl	800aae8 <pbuf_clone>
 80110f0:	61f8      	str	r0, [r7, #28]
 80110f2:	e004      	b.n	80110fe <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80110f8:	69f8      	ldr	r0, [r7, #28]
 80110fa:	f7f9 fb33 	bl	800a764 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80110fe:	69fb      	ldr	r3, [r7, #28]
 8011100:	2b00      	cmp	r3, #0
 8011102:	d021      	beq.n	8011148 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8011104:	7c7a      	ldrb	r2, [r7, #17]
 8011106:	4918      	ldr	r1, [pc, #96]	; (8011168 <etharp_query+0x268>)
 8011108:	4613      	mov	r3, r2
 801110a:	005b      	lsls	r3, r3, #1
 801110c:	4413      	add	r3, r2
 801110e:	00db      	lsls	r3, r3, #3
 8011110:	440b      	add	r3, r1
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d00a      	beq.n	801112e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8011118:	7c7a      	ldrb	r2, [r7, #17]
 801111a:	4913      	ldr	r1, [pc, #76]	; (8011168 <etharp_query+0x268>)
 801111c:	4613      	mov	r3, r2
 801111e:	005b      	lsls	r3, r3, #1
 8011120:	4413      	add	r3, r2
 8011122:	00db      	lsls	r3, r3, #3
 8011124:	440b      	add	r3, r1
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	4618      	mov	r0, r3
 801112a:	f7f9 fa75 	bl	800a618 <pbuf_free>
      }
      arp_table[i].q = p;
 801112e:	7c7a      	ldrb	r2, [r7, #17]
 8011130:	490d      	ldr	r1, [pc, #52]	; (8011168 <etharp_query+0x268>)
 8011132:	4613      	mov	r3, r2
 8011134:	005b      	lsls	r3, r3, #1
 8011136:	4413      	add	r3, r2
 8011138:	00db      	lsls	r3, r3, #3
 801113a:	440b      	add	r3, r1
 801113c:	69fa      	ldr	r2, [r7, #28]
 801113e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8011140:	2300      	movs	r3, #0
 8011142:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011146:	e002      	b.n	801114e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8011148:	23ff      	movs	r3, #255	; 0xff
 801114a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801114e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8011152:	4618      	mov	r0, r3
 8011154:	3728      	adds	r7, #40	; 0x28
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}
 801115a:	bf00      	nop
 801115c:	0801627c 	.word	0x0801627c
 8011160:	08016428 	.word	0x08016428
 8011164:	080162f4 	.word	0x080162f4
 8011168:	20007d3c 	.word	0x20007d3c
 801116c:	08016438 	.word	0x08016438
 8011170:	0801641c 	.word	0x0801641c
 8011174:	20007e2c 	.word	0x20007e2c
 8011178:	08016460 	.word	0x08016460

0801117c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801117c:	b580      	push	{r7, lr}
 801117e:	b08a      	sub	sp, #40	; 0x28
 8011180:	af02      	add	r7, sp, #8
 8011182:	60f8      	str	r0, [r7, #12]
 8011184:	60b9      	str	r1, [r7, #8]
 8011186:	607a      	str	r2, [r7, #4]
 8011188:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801118a:	2300      	movs	r3, #0
 801118c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d106      	bne.n	80111a2 <etharp_raw+0x26>
 8011194:	4b3a      	ldr	r3, [pc, #232]	; (8011280 <etharp_raw+0x104>)
 8011196:	f240 4257 	movw	r2, #1111	; 0x457
 801119a:	493a      	ldr	r1, [pc, #232]	; (8011284 <etharp_raw+0x108>)
 801119c:	483a      	ldr	r0, [pc, #232]	; (8011288 <etharp_raw+0x10c>)
 801119e:	f001 fed3 	bl	8012f48 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80111a2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80111a6:	211c      	movs	r1, #28
 80111a8:	200e      	movs	r0, #14
 80111aa:	f7f8 ff51 	bl	800a050 <pbuf_alloc>
 80111ae:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80111b0:	69bb      	ldr	r3, [r7, #24]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d102      	bne.n	80111bc <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80111b6:	f04f 33ff 	mov.w	r3, #4294967295
 80111ba:	e05d      	b.n	8011278 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80111bc:	69bb      	ldr	r3, [r7, #24]
 80111be:	895b      	ldrh	r3, [r3, #10]
 80111c0:	2b1b      	cmp	r3, #27
 80111c2:	d806      	bhi.n	80111d2 <etharp_raw+0x56>
 80111c4:	4b2e      	ldr	r3, [pc, #184]	; (8011280 <etharp_raw+0x104>)
 80111c6:	f240 4262 	movw	r2, #1122	; 0x462
 80111ca:	4930      	ldr	r1, [pc, #192]	; (801128c <etharp_raw+0x110>)
 80111cc:	482e      	ldr	r0, [pc, #184]	; (8011288 <etharp_raw+0x10c>)
 80111ce:	f001 febb 	bl	8012f48 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80111d2:	69bb      	ldr	r3, [r7, #24]
 80111d4:	685b      	ldr	r3, [r3, #4]
 80111d6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80111d8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80111da:	4618      	mov	r0, r3
 80111dc:	f7f7 fe70 	bl	8008ec0 <lwip_htons>
 80111e0:	4603      	mov	r3, r0
 80111e2:	461a      	mov	r2, r3
 80111e4:	697b      	ldr	r3, [r7, #20]
 80111e6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80111ee:	2b06      	cmp	r3, #6
 80111f0:	d006      	beq.n	8011200 <etharp_raw+0x84>
 80111f2:	4b23      	ldr	r3, [pc, #140]	; (8011280 <etharp_raw+0x104>)
 80111f4:	f240 4269 	movw	r2, #1129	; 0x469
 80111f8:	4925      	ldr	r1, [pc, #148]	; (8011290 <etharp_raw+0x114>)
 80111fa:	4823      	ldr	r0, [pc, #140]	; (8011288 <etharp_raw+0x10c>)
 80111fc:	f001 fea4 	bl	8012f48 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8011200:	697b      	ldr	r3, [r7, #20]
 8011202:	3308      	adds	r3, #8
 8011204:	2206      	movs	r2, #6
 8011206:	6839      	ldr	r1, [r7, #0]
 8011208:	4618      	mov	r0, r3
 801120a:	f001 fe2c 	bl	8012e66 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801120e:	697b      	ldr	r3, [r7, #20]
 8011210:	3312      	adds	r3, #18
 8011212:	2206      	movs	r2, #6
 8011214:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011216:	4618      	mov	r0, r3
 8011218:	f001 fe25 	bl	8012e66 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801121c:	697b      	ldr	r3, [r7, #20]
 801121e:	330e      	adds	r3, #14
 8011220:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011222:	6812      	ldr	r2, [r2, #0]
 8011224:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8011226:	697b      	ldr	r3, [r7, #20]
 8011228:	3318      	adds	r3, #24
 801122a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801122c:	6812      	ldr	r2, [r2, #0]
 801122e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8011230:	697b      	ldr	r3, [r7, #20]
 8011232:	2200      	movs	r2, #0
 8011234:	701a      	strb	r2, [r3, #0]
 8011236:	2200      	movs	r2, #0
 8011238:	f042 0201 	orr.w	r2, r2, #1
 801123c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801123e:	697b      	ldr	r3, [r7, #20]
 8011240:	2200      	movs	r2, #0
 8011242:	f042 0208 	orr.w	r2, r2, #8
 8011246:	709a      	strb	r2, [r3, #2]
 8011248:	2200      	movs	r2, #0
 801124a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801124c:	697b      	ldr	r3, [r7, #20]
 801124e:	2206      	movs	r2, #6
 8011250:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8011252:	697b      	ldr	r3, [r7, #20]
 8011254:	2204      	movs	r2, #4
 8011256:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8011258:	f640 0306 	movw	r3, #2054	; 0x806
 801125c:	9300      	str	r3, [sp, #0]
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	68ba      	ldr	r2, [r7, #8]
 8011262:	69b9      	ldr	r1, [r7, #24]
 8011264:	68f8      	ldr	r0, [r7, #12]
 8011266:	f001 fb75 	bl	8012954 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801126a:	69b8      	ldr	r0, [r7, #24]
 801126c:	f7f9 f9d4 	bl	800a618 <pbuf_free>
  p = NULL;
 8011270:	2300      	movs	r3, #0
 8011272:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8011274:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8011278:	4618      	mov	r0, r3
 801127a:	3720      	adds	r7, #32
 801127c:	46bd      	mov	sp, r7
 801127e:	bd80      	pop	{r7, pc}
 8011280:	0801627c 	.word	0x0801627c
 8011284:	080163cc 	.word	0x080163cc
 8011288:	080162f4 	.word	0x080162f4
 801128c:	0801647c 	.word	0x0801647c
 8011290:	080164b0 	.word	0x080164b0

08011294 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8011294:	b580      	push	{r7, lr}
 8011296:	b088      	sub	sp, #32
 8011298:	af04      	add	r7, sp, #16
 801129a:	60f8      	str	r0, [r7, #12]
 801129c:	60b9      	str	r1, [r7, #8]
 801129e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80112b0:	2201      	movs	r2, #1
 80112b2:	9203      	str	r2, [sp, #12]
 80112b4:	68ba      	ldr	r2, [r7, #8]
 80112b6:	9202      	str	r2, [sp, #8]
 80112b8:	4a06      	ldr	r2, [pc, #24]	; (80112d4 <etharp_request_dst+0x40>)
 80112ba:	9201      	str	r2, [sp, #4]
 80112bc:	9300      	str	r3, [sp, #0]
 80112be:	4603      	mov	r3, r0
 80112c0:	687a      	ldr	r2, [r7, #4]
 80112c2:	68f8      	ldr	r0, [r7, #12]
 80112c4:	f7ff ff5a 	bl	801117c <etharp_raw>
 80112c8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80112ca:	4618      	mov	r0, r3
 80112cc:	3710      	adds	r7, #16
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}
 80112d2:	bf00      	nop
 80112d4:	08016a74 	.word	0x08016a74

080112d8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80112d8:	b580      	push	{r7, lr}
 80112da:	b082      	sub	sp, #8
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
 80112e0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80112e2:	4a05      	ldr	r2, [pc, #20]	; (80112f8 <etharp_request+0x20>)
 80112e4:	6839      	ldr	r1, [r7, #0]
 80112e6:	6878      	ldr	r0, [r7, #4]
 80112e8:	f7ff ffd4 	bl	8011294 <etharp_request_dst>
 80112ec:	4603      	mov	r3, r0
}
 80112ee:	4618      	mov	r0, r3
 80112f0:	3708      	adds	r7, #8
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
 80112f6:	bf00      	nop
 80112f8:	08016a6c 	.word	0x08016a6c

080112fc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b08e      	sub	sp, #56	; 0x38
 8011300:	af04      	add	r7, sp, #16
 8011302:	6078      	str	r0, [r7, #4]
 8011304:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8011306:	4b79      	ldr	r3, [pc, #484]	; (80114ec <icmp_input+0x1f0>)
 8011308:	689b      	ldr	r3, [r3, #8]
 801130a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801130e:	781b      	ldrb	r3, [r3, #0]
 8011310:	f003 030f 	and.w	r3, r3, #15
 8011314:	b2db      	uxtb	r3, r3
 8011316:	009b      	lsls	r3, r3, #2
 8011318:	b2db      	uxtb	r3, r3
 801131a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801131c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801131e:	2b13      	cmp	r3, #19
 8011320:	f240 80cd 	bls.w	80114be <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	895b      	ldrh	r3, [r3, #10]
 8011328:	2b03      	cmp	r3, #3
 801132a:	f240 80ca 	bls.w	80114c2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	685b      	ldr	r3, [r3, #4]
 8011332:	781b      	ldrb	r3, [r3, #0]
 8011334:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8011338:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801133c:	2b00      	cmp	r3, #0
 801133e:	f000 80b7 	beq.w	80114b0 <icmp_input+0x1b4>
 8011342:	2b08      	cmp	r3, #8
 8011344:	f040 80b7 	bne.w	80114b6 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8011348:	4b69      	ldr	r3, [pc, #420]	; (80114f0 <icmp_input+0x1f4>)
 801134a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801134c:	4b67      	ldr	r3, [pc, #412]	; (80114ec <icmp_input+0x1f0>)
 801134e:	695b      	ldr	r3, [r3, #20]
 8011350:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011354:	2be0      	cmp	r3, #224	; 0xe0
 8011356:	f000 80bb 	beq.w	80114d0 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801135a:	4b64      	ldr	r3, [pc, #400]	; (80114ec <icmp_input+0x1f0>)
 801135c:	695b      	ldr	r3, [r3, #20]
 801135e:	4a63      	ldr	r2, [pc, #396]	; (80114ec <icmp_input+0x1f0>)
 8011360:	6812      	ldr	r2, [r2, #0]
 8011362:	4611      	mov	r1, r2
 8011364:	4618      	mov	r0, r3
 8011366:	f000 fbed 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 801136a:	4603      	mov	r3, r0
 801136c:	2b00      	cmp	r3, #0
 801136e:	f040 80b1 	bne.w	80114d4 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	891b      	ldrh	r3, [r3, #8]
 8011376:	2b07      	cmp	r3, #7
 8011378:	f240 80a5 	bls.w	80114c6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801137c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801137e:	330e      	adds	r3, #14
 8011380:	4619      	mov	r1, r3
 8011382:	6878      	ldr	r0, [r7, #4]
 8011384:	f7f9 f8b2 	bl	800a4ec <pbuf_add_header>
 8011388:	4603      	mov	r3, r0
 801138a:	2b00      	cmp	r3, #0
 801138c:	d04b      	beq.n	8011426 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	891a      	ldrh	r2, [r3, #8]
 8011392:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011394:	4413      	add	r3, r2
 8011396:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	891b      	ldrh	r3, [r3, #8]
 801139c:	8b7a      	ldrh	r2, [r7, #26]
 801139e:	429a      	cmp	r2, r3
 80113a0:	f0c0 809a 	bcc.w	80114d8 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80113a4:	8b7b      	ldrh	r3, [r7, #26]
 80113a6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80113aa:	4619      	mov	r1, r3
 80113ac:	200e      	movs	r0, #14
 80113ae:	f7f8 fe4f 	bl	800a050 <pbuf_alloc>
 80113b2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80113b4:	697b      	ldr	r3, [r7, #20]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	f000 8090 	beq.w	80114dc <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	895b      	ldrh	r3, [r3, #10]
 80113c0:	461a      	mov	r2, r3
 80113c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80113c4:	3308      	adds	r3, #8
 80113c6:	429a      	cmp	r2, r3
 80113c8:	d203      	bcs.n	80113d2 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80113ca:	6978      	ldr	r0, [r7, #20]
 80113cc:	f7f9 f924 	bl	800a618 <pbuf_free>
          goto icmperr;
 80113d0:	e085      	b.n	80114de <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80113d2:	697b      	ldr	r3, [r7, #20]
 80113d4:	685b      	ldr	r3, [r3, #4]
 80113d6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80113d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80113da:	4618      	mov	r0, r3
 80113dc:	f001 fd43 	bl	8012e66 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80113e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80113e2:	4619      	mov	r1, r3
 80113e4:	6978      	ldr	r0, [r7, #20]
 80113e6:	f7f9 f891 	bl	800a50c <pbuf_remove_header>
 80113ea:	4603      	mov	r3, r0
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d009      	beq.n	8011404 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80113f0:	4b40      	ldr	r3, [pc, #256]	; (80114f4 <icmp_input+0x1f8>)
 80113f2:	22b6      	movs	r2, #182	; 0xb6
 80113f4:	4940      	ldr	r1, [pc, #256]	; (80114f8 <icmp_input+0x1fc>)
 80113f6:	4841      	ldr	r0, [pc, #260]	; (80114fc <icmp_input+0x200>)
 80113f8:	f001 fda6 	bl	8012f48 <iprintf>
          pbuf_free(r);
 80113fc:	6978      	ldr	r0, [r7, #20]
 80113fe:	f7f9 f90b 	bl	800a618 <pbuf_free>
          goto icmperr;
 8011402:	e06c      	b.n	80114de <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8011404:	6879      	ldr	r1, [r7, #4]
 8011406:	6978      	ldr	r0, [r7, #20]
 8011408:	f7f9 fa2a 	bl	800a860 <pbuf_copy>
 801140c:	4603      	mov	r3, r0
 801140e:	2b00      	cmp	r3, #0
 8011410:	d003      	beq.n	801141a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8011412:	6978      	ldr	r0, [r7, #20]
 8011414:	f7f9 f900 	bl	800a618 <pbuf_free>
          goto icmperr;
 8011418:	e061      	b.n	80114de <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f7f9 f8fc 	bl	800a618 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8011420:	697b      	ldr	r3, [r7, #20]
 8011422:	607b      	str	r3, [r7, #4]
 8011424:	e00f      	b.n	8011446 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8011426:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011428:	330e      	adds	r3, #14
 801142a:	4619      	mov	r1, r3
 801142c:	6878      	ldr	r0, [r7, #4]
 801142e:	f7f9 f86d 	bl	800a50c <pbuf_remove_header>
 8011432:	4603      	mov	r3, r0
 8011434:	2b00      	cmp	r3, #0
 8011436:	d006      	beq.n	8011446 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8011438:	4b2e      	ldr	r3, [pc, #184]	; (80114f4 <icmp_input+0x1f8>)
 801143a:	22c7      	movs	r2, #199	; 0xc7
 801143c:	4930      	ldr	r1, [pc, #192]	; (8011500 <icmp_input+0x204>)
 801143e:	482f      	ldr	r0, [pc, #188]	; (80114fc <icmp_input+0x200>)
 8011440:	f001 fd82 	bl	8012f48 <iprintf>
          goto icmperr;
 8011444:	e04b      	b.n	80114de <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	685b      	ldr	r3, [r3, #4]
 801144a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801144c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801144e:	4619      	mov	r1, r3
 8011450:	6878      	ldr	r0, [r7, #4]
 8011452:	f7f9 f84b 	bl	800a4ec <pbuf_add_header>
 8011456:	4603      	mov	r3, r0
 8011458:	2b00      	cmp	r3, #0
 801145a:	d12b      	bne.n	80114b4 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	685b      	ldr	r3, [r3, #4]
 8011460:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8011462:	69fb      	ldr	r3, [r7, #28]
 8011464:	681a      	ldr	r2, [r3, #0]
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801146a:	4b20      	ldr	r3, [pc, #128]	; (80114ec <icmp_input+0x1f0>)
 801146c:	691a      	ldr	r2, [r3, #16]
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8011472:	693b      	ldr	r3, [r7, #16]
 8011474:	2200      	movs	r2, #0
 8011476:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8011478:	693b      	ldr	r3, [r7, #16]
 801147a:	2200      	movs	r2, #0
 801147c:	709a      	strb	r2, [r3, #2]
 801147e:	2200      	movs	r2, #0
 8011480:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	22ff      	movs	r2, #255	; 0xff
 8011486:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	2200      	movs	r2, #0
 801148c:	729a      	strb	r2, [r3, #10]
 801148e:	2200      	movs	r2, #0
 8011490:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8011492:	683b      	ldr	r3, [r7, #0]
 8011494:	9302      	str	r3, [sp, #8]
 8011496:	2301      	movs	r3, #1
 8011498:	9301      	str	r3, [sp, #4]
 801149a:	2300      	movs	r3, #0
 801149c:	9300      	str	r3, [sp, #0]
 801149e:	23ff      	movs	r3, #255	; 0xff
 80114a0:	2200      	movs	r2, #0
 80114a2:	69f9      	ldr	r1, [r7, #28]
 80114a4:	6878      	ldr	r0, [r7, #4]
 80114a6:	f000 fa75 	bl	8011994 <ip4_output_if>
 80114aa:	4603      	mov	r3, r0
 80114ac:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80114ae:	e001      	b.n	80114b4 <icmp_input+0x1b8>
      break;
 80114b0:	bf00      	nop
 80114b2:	e000      	b.n	80114b6 <icmp_input+0x1ba>
      break;
 80114b4:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f7f9 f8ae 	bl	800a618 <pbuf_free>
  return;
 80114bc:	e013      	b.n	80114e6 <icmp_input+0x1ea>
    goto lenerr;
 80114be:	bf00      	nop
 80114c0:	e002      	b.n	80114c8 <icmp_input+0x1cc>
    goto lenerr;
 80114c2:	bf00      	nop
 80114c4:	e000      	b.n	80114c8 <icmp_input+0x1cc>
        goto lenerr;
 80114c6:	bf00      	nop
lenerr:
  pbuf_free(p);
 80114c8:	6878      	ldr	r0, [r7, #4]
 80114ca:	f7f9 f8a5 	bl	800a618 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80114ce:	e00a      	b.n	80114e6 <icmp_input+0x1ea>
        goto icmperr;
 80114d0:	bf00      	nop
 80114d2:	e004      	b.n	80114de <icmp_input+0x1e2>
        goto icmperr;
 80114d4:	bf00      	nop
 80114d6:	e002      	b.n	80114de <icmp_input+0x1e2>
          goto icmperr;
 80114d8:	bf00      	nop
 80114da:	e000      	b.n	80114de <icmp_input+0x1e2>
          goto icmperr;
 80114dc:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80114de:	6878      	ldr	r0, [r7, #4]
 80114e0:	f7f9 f89a 	bl	800a618 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80114e4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80114e6:	3728      	adds	r7, #40	; 0x28
 80114e8:	46bd      	mov	sp, r7
 80114ea:	bd80      	pop	{r7, pc}
 80114ec:	2000b460 	.word	0x2000b460
 80114f0:	2000b474 	.word	0x2000b474
 80114f4:	080164f4 	.word	0x080164f4
 80114f8:	0801652c 	.word	0x0801652c
 80114fc:	08016564 	.word	0x08016564
 8011500:	0801658c 	.word	0x0801658c

08011504 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b082      	sub	sp, #8
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]
 801150c:	460b      	mov	r3, r1
 801150e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8011510:	78fb      	ldrb	r3, [r7, #3]
 8011512:	461a      	mov	r2, r3
 8011514:	2103      	movs	r1, #3
 8011516:	6878      	ldr	r0, [r7, #4]
 8011518:	f000 f814 	bl	8011544 <icmp_send_response>
}
 801151c:	bf00      	nop
 801151e:	3708      	adds	r7, #8
 8011520:	46bd      	mov	sp, r7
 8011522:	bd80      	pop	{r7, pc}

08011524 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8011524:	b580      	push	{r7, lr}
 8011526:	b082      	sub	sp, #8
 8011528:	af00      	add	r7, sp, #0
 801152a:	6078      	str	r0, [r7, #4]
 801152c:	460b      	mov	r3, r1
 801152e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8011530:	78fb      	ldrb	r3, [r7, #3]
 8011532:	461a      	mov	r2, r3
 8011534:	210b      	movs	r1, #11
 8011536:	6878      	ldr	r0, [r7, #4]
 8011538:	f000 f804 	bl	8011544 <icmp_send_response>
}
 801153c:	bf00      	nop
 801153e:	3708      	adds	r7, #8
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}

08011544 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b08c      	sub	sp, #48	; 0x30
 8011548:	af04      	add	r7, sp, #16
 801154a:	6078      	str	r0, [r7, #4]
 801154c:	460b      	mov	r3, r1
 801154e:	70fb      	strb	r3, [r7, #3]
 8011550:	4613      	mov	r3, r2
 8011552:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8011554:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011558:	2124      	movs	r1, #36	; 0x24
 801155a:	2022      	movs	r0, #34	; 0x22
 801155c:	f7f8 fd78 	bl	800a050 <pbuf_alloc>
 8011560:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8011562:	69fb      	ldr	r3, [r7, #28]
 8011564:	2b00      	cmp	r3, #0
 8011566:	d04c      	beq.n	8011602 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8011568:	69fb      	ldr	r3, [r7, #28]
 801156a:	895b      	ldrh	r3, [r3, #10]
 801156c:	2b23      	cmp	r3, #35	; 0x23
 801156e:	d806      	bhi.n	801157e <icmp_send_response+0x3a>
 8011570:	4b26      	ldr	r3, [pc, #152]	; (801160c <icmp_send_response+0xc8>)
 8011572:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8011576:	4926      	ldr	r1, [pc, #152]	; (8011610 <icmp_send_response+0xcc>)
 8011578:	4826      	ldr	r0, [pc, #152]	; (8011614 <icmp_send_response+0xd0>)
 801157a:	f001 fce5 	bl	8012f48 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	685b      	ldr	r3, [r3, #4]
 8011582:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8011584:	69fb      	ldr	r3, [r7, #28]
 8011586:	685b      	ldr	r3, [r3, #4]
 8011588:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801158a:	697b      	ldr	r3, [r7, #20]
 801158c:	78fa      	ldrb	r2, [r7, #3]
 801158e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8011590:	697b      	ldr	r3, [r7, #20]
 8011592:	78ba      	ldrb	r2, [r7, #2]
 8011594:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8011596:	697b      	ldr	r3, [r7, #20]
 8011598:	2200      	movs	r2, #0
 801159a:	711a      	strb	r2, [r3, #4]
 801159c:	2200      	movs	r2, #0
 801159e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80115a0:	697b      	ldr	r3, [r7, #20]
 80115a2:	2200      	movs	r2, #0
 80115a4:	719a      	strb	r2, [r3, #6]
 80115a6:	2200      	movs	r2, #0
 80115a8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80115aa:	69fb      	ldr	r3, [r7, #28]
 80115ac:	685b      	ldr	r3, [r3, #4]
 80115ae:	f103 0008 	add.w	r0, r3, #8
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	685b      	ldr	r3, [r3, #4]
 80115b6:	221c      	movs	r2, #28
 80115b8:	4619      	mov	r1, r3
 80115ba:	f001 fc54 	bl	8012e66 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80115be:	69bb      	ldr	r3, [r7, #24]
 80115c0:	68db      	ldr	r3, [r3, #12]
 80115c2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80115c4:	f107 030c 	add.w	r3, r7, #12
 80115c8:	4618      	mov	r0, r3
 80115ca:	f000 f825 	bl	8011618 <ip4_route>
 80115ce:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80115d0:	693b      	ldr	r3, [r7, #16]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d011      	beq.n	80115fa <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80115d6:	697b      	ldr	r3, [r7, #20]
 80115d8:	2200      	movs	r2, #0
 80115da:	709a      	strb	r2, [r3, #2]
 80115dc:	2200      	movs	r2, #0
 80115de:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80115e0:	f107 020c 	add.w	r2, r7, #12
 80115e4:	693b      	ldr	r3, [r7, #16]
 80115e6:	9302      	str	r3, [sp, #8]
 80115e8:	2301      	movs	r3, #1
 80115ea:	9301      	str	r3, [sp, #4]
 80115ec:	2300      	movs	r3, #0
 80115ee:	9300      	str	r3, [sp, #0]
 80115f0:	23ff      	movs	r3, #255	; 0xff
 80115f2:	2100      	movs	r1, #0
 80115f4:	69f8      	ldr	r0, [r7, #28]
 80115f6:	f000 f9cd 	bl	8011994 <ip4_output_if>
  }
  pbuf_free(q);
 80115fa:	69f8      	ldr	r0, [r7, #28]
 80115fc:	f7f9 f80c 	bl	800a618 <pbuf_free>
 8011600:	e000      	b.n	8011604 <icmp_send_response+0xc0>
    return;
 8011602:	bf00      	nop
}
 8011604:	3720      	adds	r7, #32
 8011606:	46bd      	mov	sp, r7
 8011608:	bd80      	pop	{r7, pc}
 801160a:	bf00      	nop
 801160c:	080164f4 	.word	0x080164f4
 8011610:	080165c0 	.word	0x080165c0
 8011614:	08016564 	.word	0x08016564

08011618 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011618:	b480      	push	{r7}
 801161a:	b085      	sub	sp, #20
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8011620:	4b33      	ldr	r3, [pc, #204]	; (80116f0 <ip4_route+0xd8>)
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	60fb      	str	r3, [r7, #12]
 8011626:	e036      	b.n	8011696 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801162e:	f003 0301 	and.w	r3, r3, #1
 8011632:	b2db      	uxtb	r3, r3
 8011634:	2b00      	cmp	r3, #0
 8011636:	d02b      	beq.n	8011690 <ip4_route+0x78>
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801163e:	089b      	lsrs	r3, r3, #2
 8011640:	f003 0301 	and.w	r3, r3, #1
 8011644:	b2db      	uxtb	r3, r3
 8011646:	2b00      	cmp	r3, #0
 8011648:	d022      	beq.n	8011690 <ip4_route+0x78>
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	3304      	adds	r3, #4
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d01d      	beq.n	8011690 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	681a      	ldr	r2, [r3, #0]
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	3304      	adds	r3, #4
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	405a      	eors	r2, r3
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	3308      	adds	r3, #8
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	4013      	ands	r3, r2
 8011668:	2b00      	cmp	r3, #0
 801166a:	d101      	bne.n	8011670 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	e038      	b.n	80116e2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011676:	f003 0302 	and.w	r3, r3, #2
 801167a:	2b00      	cmp	r3, #0
 801167c:	d108      	bne.n	8011690 <ip4_route+0x78>
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	681a      	ldr	r2, [r3, #0]
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	330c      	adds	r3, #12
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	429a      	cmp	r2, r3
 801168a:	d101      	bne.n	8011690 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	e028      	b.n	80116e2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	60fb      	str	r3, [r7, #12]
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	2b00      	cmp	r3, #0
 801169a:	d1c5      	bne.n	8011628 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801169c:	4b15      	ldr	r3, [pc, #84]	; (80116f4 <ip4_route+0xdc>)
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d01a      	beq.n	80116da <ip4_route+0xc2>
 80116a4:	4b13      	ldr	r3, [pc, #76]	; (80116f4 <ip4_route+0xdc>)
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80116ac:	f003 0301 	and.w	r3, r3, #1
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d012      	beq.n	80116da <ip4_route+0xc2>
 80116b4:	4b0f      	ldr	r3, [pc, #60]	; (80116f4 <ip4_route+0xdc>)
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80116bc:	f003 0304 	and.w	r3, r3, #4
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d00a      	beq.n	80116da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80116c4:	4b0b      	ldr	r3, [pc, #44]	; (80116f4 <ip4_route+0xdc>)
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	3304      	adds	r3, #4
 80116ca:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d004      	beq.n	80116da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	b2db      	uxtb	r3, r3
 80116d6:	2b7f      	cmp	r3, #127	; 0x7f
 80116d8:	d101      	bne.n	80116de <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80116da:	2300      	movs	r3, #0
 80116dc:	e001      	b.n	80116e2 <ip4_route+0xca>
  }

  return netif_default;
 80116de:	4b05      	ldr	r3, [pc, #20]	; (80116f4 <ip4_route+0xdc>)
 80116e0:	681b      	ldr	r3, [r3, #0]
}
 80116e2:	4618      	mov	r0, r3
 80116e4:	3714      	adds	r7, #20
 80116e6:	46bd      	mov	sp, r7
 80116e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ec:	4770      	bx	lr
 80116ee:	bf00      	nop
 80116f0:	2000eb64 	.word	0x2000eb64
 80116f4:	2000eb68 	.word	0x2000eb68

080116f8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b082      	sub	sp, #8
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011706:	f003 0301 	and.w	r3, r3, #1
 801170a:	b2db      	uxtb	r3, r3
 801170c:	2b00      	cmp	r3, #0
 801170e:	d016      	beq.n	801173e <ip4_input_accept+0x46>
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	3304      	adds	r3, #4
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	2b00      	cmp	r3, #0
 8011718:	d011      	beq.n	801173e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801171a:	4b0b      	ldr	r3, [pc, #44]	; (8011748 <ip4_input_accept+0x50>)
 801171c:	695a      	ldr	r2, [r3, #20]
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	3304      	adds	r3, #4
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	429a      	cmp	r2, r3
 8011726:	d008      	beq.n	801173a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8011728:	4b07      	ldr	r3, [pc, #28]	; (8011748 <ip4_input_accept+0x50>)
 801172a:	695b      	ldr	r3, [r3, #20]
 801172c:	6879      	ldr	r1, [r7, #4]
 801172e:	4618      	mov	r0, r3
 8011730:	f000 fa08 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 8011734:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011736:	2b00      	cmp	r3, #0
 8011738:	d001      	beq.n	801173e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801173a:	2301      	movs	r3, #1
 801173c:	e000      	b.n	8011740 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801173e:	2300      	movs	r3, #0
}
 8011740:	4618      	mov	r0, r3
 8011742:	3708      	adds	r7, #8
 8011744:	46bd      	mov	sp, r7
 8011746:	bd80      	pop	{r7, pc}
 8011748:	2000b460 	.word	0x2000b460

0801174c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801174c:	b580      	push	{r7, lr}
 801174e:	b086      	sub	sp, #24
 8011750:	af00      	add	r7, sp, #0
 8011752:	6078      	str	r0, [r7, #4]
 8011754:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	685b      	ldr	r3, [r3, #4]
 801175a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801175c:	697b      	ldr	r3, [r7, #20]
 801175e:	781b      	ldrb	r3, [r3, #0]
 8011760:	091b      	lsrs	r3, r3, #4
 8011762:	b2db      	uxtb	r3, r3
 8011764:	2b04      	cmp	r3, #4
 8011766:	d004      	beq.n	8011772 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011768:	6878      	ldr	r0, [r7, #4]
 801176a:	f7f8 ff55 	bl	800a618 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801176e:	2300      	movs	r3, #0
 8011770:	e107      	b.n	8011982 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8011772:	697b      	ldr	r3, [r7, #20]
 8011774:	781b      	ldrb	r3, [r3, #0]
 8011776:	f003 030f 	and.w	r3, r3, #15
 801177a:	b2db      	uxtb	r3, r3
 801177c:	009b      	lsls	r3, r3, #2
 801177e:	b2db      	uxtb	r3, r3
 8011780:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011782:	697b      	ldr	r3, [r7, #20]
 8011784:	885b      	ldrh	r3, [r3, #2]
 8011786:	b29b      	uxth	r3, r3
 8011788:	4618      	mov	r0, r3
 801178a:	f7f7 fb99 	bl	8008ec0 <lwip_htons>
 801178e:	4603      	mov	r3, r0
 8011790:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	891b      	ldrh	r3, [r3, #8]
 8011796:	89ba      	ldrh	r2, [r7, #12]
 8011798:	429a      	cmp	r2, r3
 801179a:	d204      	bcs.n	80117a6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801179c:	89bb      	ldrh	r3, [r7, #12]
 801179e:	4619      	mov	r1, r3
 80117a0:	6878      	ldr	r0, [r7, #4]
 80117a2:	f7f8 fdb3 	bl	800a30c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	895b      	ldrh	r3, [r3, #10]
 80117aa:	89fa      	ldrh	r2, [r7, #14]
 80117ac:	429a      	cmp	r2, r3
 80117ae:	d807      	bhi.n	80117c0 <ip4_input+0x74>
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	891b      	ldrh	r3, [r3, #8]
 80117b4:	89ba      	ldrh	r2, [r7, #12]
 80117b6:	429a      	cmp	r2, r3
 80117b8:	d802      	bhi.n	80117c0 <ip4_input+0x74>
 80117ba:	89fb      	ldrh	r3, [r7, #14]
 80117bc:	2b13      	cmp	r3, #19
 80117be:	d804      	bhi.n	80117ca <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f7f8 ff29 	bl	800a618 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80117c6:	2300      	movs	r3, #0
 80117c8:	e0db      	b.n	8011982 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80117ca:	697b      	ldr	r3, [r7, #20]
 80117cc:	691b      	ldr	r3, [r3, #16]
 80117ce:	4a6f      	ldr	r2, [pc, #444]	; (801198c <ip4_input+0x240>)
 80117d0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80117d2:	697b      	ldr	r3, [r7, #20]
 80117d4:	68db      	ldr	r3, [r3, #12]
 80117d6:	4a6d      	ldr	r2, [pc, #436]	; (801198c <ip4_input+0x240>)
 80117d8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80117da:	4b6c      	ldr	r3, [pc, #432]	; (801198c <ip4_input+0x240>)
 80117dc:	695b      	ldr	r3, [r3, #20]
 80117de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80117e2:	2be0      	cmp	r3, #224	; 0xe0
 80117e4:	d112      	bne.n	801180c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80117ec:	f003 0301 	and.w	r3, r3, #1
 80117f0:	b2db      	uxtb	r3, r3
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d007      	beq.n	8011806 <ip4_input+0xba>
 80117f6:	683b      	ldr	r3, [r7, #0]
 80117f8:	3304      	adds	r3, #4
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d002      	beq.n	8011806 <ip4_input+0xba>
      netif = inp;
 8011800:	683b      	ldr	r3, [r7, #0]
 8011802:	613b      	str	r3, [r7, #16]
 8011804:	e02a      	b.n	801185c <ip4_input+0x110>
    } else {
      netif = NULL;
 8011806:	2300      	movs	r3, #0
 8011808:	613b      	str	r3, [r7, #16]
 801180a:	e027      	b.n	801185c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801180c:	6838      	ldr	r0, [r7, #0]
 801180e:	f7ff ff73 	bl	80116f8 <ip4_input_accept>
 8011812:	4603      	mov	r3, r0
 8011814:	2b00      	cmp	r3, #0
 8011816:	d002      	beq.n	801181e <ip4_input+0xd2>
      netif = inp;
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	613b      	str	r3, [r7, #16]
 801181c:	e01e      	b.n	801185c <ip4_input+0x110>
    } else {
      netif = NULL;
 801181e:	2300      	movs	r3, #0
 8011820:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8011822:	4b5a      	ldr	r3, [pc, #360]	; (801198c <ip4_input+0x240>)
 8011824:	695b      	ldr	r3, [r3, #20]
 8011826:	b2db      	uxtb	r3, r3
 8011828:	2b7f      	cmp	r3, #127	; 0x7f
 801182a:	d017      	beq.n	801185c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801182c:	4b58      	ldr	r3, [pc, #352]	; (8011990 <ip4_input+0x244>)
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	613b      	str	r3, [r7, #16]
 8011832:	e00e      	b.n	8011852 <ip4_input+0x106>
          if (netif == inp) {
 8011834:	693a      	ldr	r2, [r7, #16]
 8011836:	683b      	ldr	r3, [r7, #0]
 8011838:	429a      	cmp	r2, r3
 801183a:	d006      	beq.n	801184a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801183c:	6938      	ldr	r0, [r7, #16]
 801183e:	f7ff ff5b 	bl	80116f8 <ip4_input_accept>
 8011842:	4603      	mov	r3, r0
 8011844:	2b00      	cmp	r3, #0
 8011846:	d108      	bne.n	801185a <ip4_input+0x10e>
 8011848:	e000      	b.n	801184c <ip4_input+0x100>
            continue;
 801184a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	613b      	str	r3, [r7, #16]
 8011852:	693b      	ldr	r3, [r7, #16]
 8011854:	2b00      	cmp	r3, #0
 8011856:	d1ed      	bne.n	8011834 <ip4_input+0xe8>
 8011858:	e000      	b.n	801185c <ip4_input+0x110>
            break;
 801185a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801185c:	4b4b      	ldr	r3, [pc, #300]	; (801198c <ip4_input+0x240>)
 801185e:	691b      	ldr	r3, [r3, #16]
 8011860:	6839      	ldr	r1, [r7, #0]
 8011862:	4618      	mov	r0, r3
 8011864:	f000 f96e 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 8011868:	4603      	mov	r3, r0
 801186a:	2b00      	cmp	r3, #0
 801186c:	d105      	bne.n	801187a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801186e:	4b47      	ldr	r3, [pc, #284]	; (801198c <ip4_input+0x240>)
 8011870:	691b      	ldr	r3, [r3, #16]
 8011872:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011876:	2be0      	cmp	r3, #224	; 0xe0
 8011878:	d104      	bne.n	8011884 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801187a:	6878      	ldr	r0, [r7, #4]
 801187c:	f7f8 fecc 	bl	800a618 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8011880:	2300      	movs	r3, #0
 8011882:	e07e      	b.n	8011982 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011884:	693b      	ldr	r3, [r7, #16]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d104      	bne.n	8011894 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801188a:	6878      	ldr	r0, [r7, #4]
 801188c:	f7f8 fec4 	bl	800a618 <pbuf_free>
    return ERR_OK;
 8011890:	2300      	movs	r3, #0
 8011892:	e076      	b.n	8011982 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011894:	697b      	ldr	r3, [r7, #20]
 8011896:	88db      	ldrh	r3, [r3, #6]
 8011898:	b29b      	uxth	r3, r3
 801189a:	461a      	mov	r2, r3
 801189c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80118a0:	4013      	ands	r3, r2
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d00b      	beq.n	80118be <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80118a6:	6878      	ldr	r0, [r7, #4]
 80118a8:	f000 fc92 	bl	80121d0 <ip4_reass>
 80118ac:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d101      	bne.n	80118b8 <ip4_input+0x16c>
      return ERR_OK;
 80118b4:	2300      	movs	r3, #0
 80118b6:	e064      	b.n	8011982 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	685b      	ldr	r3, [r3, #4]
 80118bc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80118be:	4a33      	ldr	r2, [pc, #204]	; (801198c <ip4_input+0x240>)
 80118c0:	693b      	ldr	r3, [r7, #16]
 80118c2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80118c4:	4a31      	ldr	r2, [pc, #196]	; (801198c <ip4_input+0x240>)
 80118c6:	683b      	ldr	r3, [r7, #0]
 80118c8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80118ca:	4a30      	ldr	r2, [pc, #192]	; (801198c <ip4_input+0x240>)
 80118cc:	697b      	ldr	r3, [r7, #20]
 80118ce:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80118d0:	697b      	ldr	r3, [r7, #20]
 80118d2:	781b      	ldrb	r3, [r3, #0]
 80118d4:	f003 030f 	and.w	r3, r3, #15
 80118d8:	b2db      	uxtb	r3, r3
 80118da:	009b      	lsls	r3, r3, #2
 80118dc:	b2db      	uxtb	r3, r3
 80118de:	b29a      	uxth	r2, r3
 80118e0:	4b2a      	ldr	r3, [pc, #168]	; (801198c <ip4_input+0x240>)
 80118e2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80118e4:	89fb      	ldrh	r3, [r7, #14]
 80118e6:	4619      	mov	r1, r3
 80118e8:	6878      	ldr	r0, [r7, #4]
 80118ea:	f7f8 fe0f 	bl	800a50c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80118ee:	697b      	ldr	r3, [r7, #20]
 80118f0:	7a5b      	ldrb	r3, [r3, #9]
 80118f2:	2b11      	cmp	r3, #17
 80118f4:	d006      	beq.n	8011904 <ip4_input+0x1b8>
 80118f6:	2b11      	cmp	r3, #17
 80118f8:	dc13      	bgt.n	8011922 <ip4_input+0x1d6>
 80118fa:	2b01      	cmp	r3, #1
 80118fc:	d00c      	beq.n	8011918 <ip4_input+0x1cc>
 80118fe:	2b06      	cmp	r3, #6
 8011900:	d005      	beq.n	801190e <ip4_input+0x1c2>
 8011902:	e00e      	b.n	8011922 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8011904:	6839      	ldr	r1, [r7, #0]
 8011906:	6878      	ldr	r0, [r7, #4]
 8011908:	f7fe fc68 	bl	80101dc <udp_input>
        break;
 801190c:	e026      	b.n	801195c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801190e:	6839      	ldr	r1, [r7, #0]
 8011910:	6878      	ldr	r0, [r7, #4]
 8011912:	f7fa fcb5 	bl	800c280 <tcp_input>
        break;
 8011916:	e021      	b.n	801195c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8011918:	6839      	ldr	r1, [r7, #0]
 801191a:	6878      	ldr	r0, [r7, #4]
 801191c:	f7ff fcee 	bl	80112fc <icmp_input>
        break;
 8011920:	e01c      	b.n	801195c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011922:	4b1a      	ldr	r3, [pc, #104]	; (801198c <ip4_input+0x240>)
 8011924:	695b      	ldr	r3, [r3, #20]
 8011926:	6939      	ldr	r1, [r7, #16]
 8011928:	4618      	mov	r0, r3
 801192a:	f000 f90b 	bl	8011b44 <ip4_addr_isbroadcast_u32>
 801192e:	4603      	mov	r3, r0
 8011930:	2b00      	cmp	r3, #0
 8011932:	d10f      	bne.n	8011954 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011934:	4b15      	ldr	r3, [pc, #84]	; (801198c <ip4_input+0x240>)
 8011936:	695b      	ldr	r3, [r3, #20]
 8011938:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801193c:	2be0      	cmp	r3, #224	; 0xe0
 801193e:	d009      	beq.n	8011954 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8011940:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8011944:	4619      	mov	r1, r3
 8011946:	6878      	ldr	r0, [r7, #4]
 8011948:	f7f8 fe53 	bl	800a5f2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801194c:	2102      	movs	r1, #2
 801194e:	6878      	ldr	r0, [r7, #4]
 8011950:	f7ff fdd8 	bl	8011504 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8011954:	6878      	ldr	r0, [r7, #4]
 8011956:	f7f8 fe5f 	bl	800a618 <pbuf_free>
        break;
 801195a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801195c:	4b0b      	ldr	r3, [pc, #44]	; (801198c <ip4_input+0x240>)
 801195e:	2200      	movs	r2, #0
 8011960:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8011962:	4b0a      	ldr	r3, [pc, #40]	; (801198c <ip4_input+0x240>)
 8011964:	2200      	movs	r2, #0
 8011966:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011968:	4b08      	ldr	r3, [pc, #32]	; (801198c <ip4_input+0x240>)
 801196a:	2200      	movs	r2, #0
 801196c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801196e:	4b07      	ldr	r3, [pc, #28]	; (801198c <ip4_input+0x240>)
 8011970:	2200      	movs	r2, #0
 8011972:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8011974:	4b05      	ldr	r3, [pc, #20]	; (801198c <ip4_input+0x240>)
 8011976:	2200      	movs	r2, #0
 8011978:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801197a:	4b04      	ldr	r3, [pc, #16]	; (801198c <ip4_input+0x240>)
 801197c:	2200      	movs	r2, #0
 801197e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8011980:	2300      	movs	r3, #0
}
 8011982:	4618      	mov	r0, r3
 8011984:	3718      	adds	r7, #24
 8011986:	46bd      	mov	sp, r7
 8011988:	bd80      	pop	{r7, pc}
 801198a:	bf00      	nop
 801198c:	2000b460 	.word	0x2000b460
 8011990:	2000eb64 	.word	0x2000eb64

08011994 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b08a      	sub	sp, #40	; 0x28
 8011998:	af04      	add	r7, sp, #16
 801199a:	60f8      	str	r0, [r7, #12]
 801199c:	60b9      	str	r1, [r7, #8]
 801199e:	607a      	str	r2, [r7, #4]
 80119a0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80119a2:	68bb      	ldr	r3, [r7, #8]
 80119a4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d009      	beq.n	80119c0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d003      	beq.n	80119ba <ip4_output_if+0x26>
 80119b2:	68bb      	ldr	r3, [r7, #8]
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d102      	bne.n	80119c0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80119ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119bc:	3304      	adds	r3, #4
 80119be:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80119c0:	78fa      	ldrb	r2, [r7, #3]
 80119c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119c4:	9302      	str	r3, [sp, #8]
 80119c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80119ca:	9301      	str	r3, [sp, #4]
 80119cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80119d0:	9300      	str	r3, [sp, #0]
 80119d2:	4613      	mov	r3, r2
 80119d4:	687a      	ldr	r2, [r7, #4]
 80119d6:	6979      	ldr	r1, [r7, #20]
 80119d8:	68f8      	ldr	r0, [r7, #12]
 80119da:	f000 f805 	bl	80119e8 <ip4_output_if_src>
 80119de:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80119e0:	4618      	mov	r0, r3
 80119e2:	3718      	adds	r7, #24
 80119e4:	46bd      	mov	sp, r7
 80119e6:	bd80      	pop	{r7, pc}

080119e8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b088      	sub	sp, #32
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	60f8      	str	r0, [r7, #12]
 80119f0:	60b9      	str	r1, [r7, #8]
 80119f2:	607a      	str	r2, [r7, #4]
 80119f4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80119f6:	68fb      	ldr	r3, [r7, #12]
 80119f8:	7b9b      	ldrb	r3, [r3, #14]
 80119fa:	2b01      	cmp	r3, #1
 80119fc:	d006      	beq.n	8011a0c <ip4_output_if_src+0x24>
 80119fe:	4b4b      	ldr	r3, [pc, #300]	; (8011b2c <ip4_output_if_src+0x144>)
 8011a00:	f44f 7255 	mov.w	r2, #852	; 0x354
 8011a04:	494a      	ldr	r1, [pc, #296]	; (8011b30 <ip4_output_if_src+0x148>)
 8011a06:	484b      	ldr	r0, [pc, #300]	; (8011b34 <ip4_output_if_src+0x14c>)
 8011a08:	f001 fa9e 	bl	8012f48 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d060      	beq.n	8011ad4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8011a12:	2314      	movs	r3, #20
 8011a14:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8011a16:	2114      	movs	r1, #20
 8011a18:	68f8      	ldr	r0, [r7, #12]
 8011a1a:	f7f8 fd67 	bl	800a4ec <pbuf_add_header>
 8011a1e:	4603      	mov	r3, r0
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d002      	beq.n	8011a2a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8011a24:	f06f 0301 	mvn.w	r3, #1
 8011a28:	e07c      	b.n	8011b24 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	685b      	ldr	r3, [r3, #4]
 8011a2e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	895b      	ldrh	r3, [r3, #10]
 8011a34:	2b13      	cmp	r3, #19
 8011a36:	d806      	bhi.n	8011a46 <ip4_output_if_src+0x5e>
 8011a38:	4b3c      	ldr	r3, [pc, #240]	; (8011b2c <ip4_output_if_src+0x144>)
 8011a3a:	f44f 7262 	mov.w	r2, #904	; 0x388
 8011a3e:	493e      	ldr	r1, [pc, #248]	; (8011b38 <ip4_output_if_src+0x150>)
 8011a40:	483c      	ldr	r0, [pc, #240]	; (8011b34 <ip4_output_if_src+0x14c>)
 8011a42:	f001 fa81 	bl	8012f48 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8011a46:	69fb      	ldr	r3, [r7, #28]
 8011a48:	78fa      	ldrb	r2, [r7, #3]
 8011a4a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011a4c:	69fb      	ldr	r3, [r7, #28]
 8011a4e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8011a52:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	681a      	ldr	r2, [r3, #0]
 8011a58:	69fb      	ldr	r3, [r7, #28]
 8011a5a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8011a5c:	8b7b      	ldrh	r3, [r7, #26]
 8011a5e:	089b      	lsrs	r3, r3, #2
 8011a60:	b29b      	uxth	r3, r3
 8011a62:	b2db      	uxtb	r3, r3
 8011a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a68:	b2da      	uxtb	r2, r3
 8011a6a:	69fb      	ldr	r3, [r7, #28]
 8011a6c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8011a6e:	69fb      	ldr	r3, [r7, #28]
 8011a70:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8011a74:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	891b      	ldrh	r3, [r3, #8]
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f7f7 fa20 	bl	8008ec0 <lwip_htons>
 8011a80:	4603      	mov	r3, r0
 8011a82:	461a      	mov	r2, r3
 8011a84:	69fb      	ldr	r3, [r7, #28]
 8011a86:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8011a88:	69fb      	ldr	r3, [r7, #28]
 8011a8a:	2200      	movs	r2, #0
 8011a8c:	719a      	strb	r2, [r3, #6]
 8011a8e:	2200      	movs	r2, #0
 8011a90:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011a92:	4b2a      	ldr	r3, [pc, #168]	; (8011b3c <ip4_output_if_src+0x154>)
 8011a94:	881b      	ldrh	r3, [r3, #0]
 8011a96:	4618      	mov	r0, r3
 8011a98:	f7f7 fa12 	bl	8008ec0 <lwip_htons>
 8011a9c:	4603      	mov	r3, r0
 8011a9e:	461a      	mov	r2, r3
 8011aa0:	69fb      	ldr	r3, [r7, #28]
 8011aa2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8011aa4:	4b25      	ldr	r3, [pc, #148]	; (8011b3c <ip4_output_if_src+0x154>)
 8011aa6:	881b      	ldrh	r3, [r3, #0]
 8011aa8:	3301      	adds	r3, #1
 8011aaa:	b29a      	uxth	r2, r3
 8011aac:	4b23      	ldr	r3, [pc, #140]	; (8011b3c <ip4_output_if_src+0x154>)
 8011aae:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8011ab0:	68bb      	ldr	r3, [r7, #8]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d104      	bne.n	8011ac0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8011ab6:	4b22      	ldr	r3, [pc, #136]	; (8011b40 <ip4_output_if_src+0x158>)
 8011ab8:	681a      	ldr	r2, [r3, #0]
 8011aba:	69fb      	ldr	r3, [r7, #28]
 8011abc:	60da      	str	r2, [r3, #12]
 8011abe:	e003      	b.n	8011ac8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8011ac0:	68bb      	ldr	r3, [r7, #8]
 8011ac2:	681a      	ldr	r2, [r3, #0]
 8011ac4:	69fb      	ldr	r3, [r7, #28]
 8011ac6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8011ac8:	69fb      	ldr	r3, [r7, #28]
 8011aca:	2200      	movs	r2, #0
 8011acc:	729a      	strb	r2, [r3, #10]
 8011ace:	2200      	movs	r2, #0
 8011ad0:	72da      	strb	r2, [r3, #11]
 8011ad2:	e00f      	b.n	8011af4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	895b      	ldrh	r3, [r3, #10]
 8011ad8:	2b13      	cmp	r3, #19
 8011ada:	d802      	bhi.n	8011ae2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8011adc:	f06f 0301 	mvn.w	r3, #1
 8011ae0:	e020      	b.n	8011b24 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	685b      	ldr	r3, [r3, #4]
 8011ae6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011ae8:	69fb      	ldr	r3, [r7, #28]
 8011aea:	691b      	ldr	r3, [r3, #16]
 8011aec:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8011aee:	f107 0314 	add.w	r3, r7, #20
 8011af2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8011af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d00c      	beq.n	8011b16 <ip4_output_if_src+0x12e>
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	891a      	ldrh	r2, [r3, #8]
 8011b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b02:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8011b04:	429a      	cmp	r2, r3
 8011b06:	d906      	bls.n	8011b16 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8011b08:	687a      	ldr	r2, [r7, #4]
 8011b0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011b0c:	68f8      	ldr	r0, [r7, #12]
 8011b0e:	f000 fd4d 	bl	80125ac <ip4_frag>
 8011b12:	4603      	mov	r3, r0
 8011b14:	e006      	b.n	8011b24 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b18:	695b      	ldr	r3, [r3, #20]
 8011b1a:	687a      	ldr	r2, [r7, #4]
 8011b1c:	68f9      	ldr	r1, [r7, #12]
 8011b1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011b20:	4798      	blx	r3
 8011b22:	4603      	mov	r3, r0
}
 8011b24:	4618      	mov	r0, r3
 8011b26:	3720      	adds	r7, #32
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	bd80      	pop	{r7, pc}
 8011b2c:	080165ec 	.word	0x080165ec
 8011b30:	08016620 	.word	0x08016620
 8011b34:	0801662c 	.word	0x0801662c
 8011b38:	08016654 	.word	0x08016654
 8011b3c:	20007e2e 	.word	0x20007e2e
 8011b40:	08016a68 	.word	0x08016a68

08011b44 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8011b44:	b480      	push	{r7}
 8011b46:	b085      	sub	sp, #20
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
 8011b4c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b58:	d002      	beq.n	8011b60 <ip4_addr_isbroadcast_u32+0x1c>
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d101      	bne.n	8011b64 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8011b60:	2301      	movs	r3, #1
 8011b62:	e02a      	b.n	8011bba <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011b64:	683b      	ldr	r3, [r7, #0]
 8011b66:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011b6a:	f003 0302 	and.w	r3, r3, #2
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d101      	bne.n	8011b76 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8011b72:	2300      	movs	r3, #0
 8011b74:	e021      	b.n	8011bba <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8011b76:	683b      	ldr	r3, [r7, #0]
 8011b78:	3304      	adds	r3, #4
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	687a      	ldr	r2, [r7, #4]
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d101      	bne.n	8011b86 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8011b82:	2300      	movs	r3, #0
 8011b84:	e019      	b.n	8011bba <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8011b86:	68fa      	ldr	r2, [r7, #12]
 8011b88:	683b      	ldr	r3, [r7, #0]
 8011b8a:	3304      	adds	r3, #4
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	405a      	eors	r2, r3
 8011b90:	683b      	ldr	r3, [r7, #0]
 8011b92:	3308      	adds	r3, #8
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	4013      	ands	r3, r2
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d10d      	bne.n	8011bb8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	3308      	adds	r3, #8
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	43da      	mvns	r2, r3
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8011ba8:	683b      	ldr	r3, [r7, #0]
 8011baa:	3308      	adds	r3, #8
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011bb0:	429a      	cmp	r2, r3
 8011bb2:	d101      	bne.n	8011bb8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8011bb4:	2301      	movs	r3, #1
 8011bb6:	e000      	b.n	8011bba <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8011bb8:	2300      	movs	r3, #0
  }
}
 8011bba:	4618      	mov	r0, r3
 8011bbc:	3714      	adds	r7, #20
 8011bbe:	46bd      	mov	sp, r7
 8011bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc4:	4770      	bx	lr
	...

08011bc8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b084      	sub	sp, #16
 8011bcc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8011bd2:	4b12      	ldr	r3, [pc, #72]	; (8011c1c <ip_reass_tmr+0x54>)
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8011bd8:	e018      	b.n	8011c0c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	7fdb      	ldrb	r3, [r3, #31]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d00b      	beq.n	8011bfa <ip_reass_tmr+0x32>
      r->timer--;
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	7fdb      	ldrb	r3, [r3, #31]
 8011be6:	3b01      	subs	r3, #1
 8011be8:	b2da      	uxtb	r2, r3
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8011bf2:	68fb      	ldr	r3, [r7, #12]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	60fb      	str	r3, [r7, #12]
 8011bf8:	e008      	b.n	8011c0c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8011c04:	68b9      	ldr	r1, [r7, #8]
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f000 f80a 	bl	8011c20 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d1e3      	bne.n	8011bda <ip_reass_tmr+0x12>
    }
  }
}
 8011c12:	bf00      	nop
 8011c14:	bf00      	nop
 8011c16:	3710      	adds	r7, #16
 8011c18:	46bd      	mov	sp, r7
 8011c1a:	bd80      	pop	{r7, pc}
 8011c1c:	20007e30 	.word	0x20007e30

08011c20 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011c20:	b580      	push	{r7, lr}
 8011c22:	b088      	sub	sp, #32
 8011c24:	af00      	add	r7, sp, #0
 8011c26:	6078      	str	r0, [r7, #4]
 8011c28:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8011c2a:	2300      	movs	r3, #0
 8011c2c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8011c2e:	683a      	ldr	r2, [r7, #0]
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	429a      	cmp	r2, r3
 8011c34:	d105      	bne.n	8011c42 <ip_reass_free_complete_datagram+0x22>
 8011c36:	4b45      	ldr	r3, [pc, #276]	; (8011d4c <ip_reass_free_complete_datagram+0x12c>)
 8011c38:	22ab      	movs	r2, #171	; 0xab
 8011c3a:	4945      	ldr	r1, [pc, #276]	; (8011d50 <ip_reass_free_complete_datagram+0x130>)
 8011c3c:	4845      	ldr	r0, [pc, #276]	; (8011d54 <ip_reass_free_complete_datagram+0x134>)
 8011c3e:	f001 f983 	bl	8012f48 <iprintf>
  if (prev != NULL) {
 8011c42:	683b      	ldr	r3, [r7, #0]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d00a      	beq.n	8011c5e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8011c48:	683b      	ldr	r3, [r7, #0]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	687a      	ldr	r2, [r7, #4]
 8011c4e:	429a      	cmp	r2, r3
 8011c50:	d005      	beq.n	8011c5e <ip_reass_free_complete_datagram+0x3e>
 8011c52:	4b3e      	ldr	r3, [pc, #248]	; (8011d4c <ip_reass_free_complete_datagram+0x12c>)
 8011c54:	22ad      	movs	r2, #173	; 0xad
 8011c56:	4940      	ldr	r1, [pc, #256]	; (8011d58 <ip_reass_free_complete_datagram+0x138>)
 8011c58:	483e      	ldr	r0, [pc, #248]	; (8011d54 <ip_reass_free_complete_datagram+0x134>)
 8011c5a:	f001 f975 	bl	8012f48 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	685b      	ldr	r3, [r3, #4]
 8011c62:	685b      	ldr	r3, [r3, #4]
 8011c64:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8011c66:	697b      	ldr	r3, [r7, #20]
 8011c68:	889b      	ldrh	r3, [r3, #4]
 8011c6a:	b29b      	uxth	r3, r3
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d12a      	bne.n	8011cc6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	685b      	ldr	r3, [r3, #4]
 8011c74:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8011c76:	697b      	ldr	r3, [r7, #20]
 8011c78:	681a      	ldr	r2, [r3, #0]
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8011c7e:	69bb      	ldr	r3, [r7, #24]
 8011c80:	6858      	ldr	r0, [r3, #4]
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	3308      	adds	r3, #8
 8011c86:	2214      	movs	r2, #20
 8011c88:	4619      	mov	r1, r3
 8011c8a:	f001 f8ec 	bl	8012e66 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8011c8e:	2101      	movs	r1, #1
 8011c90:	69b8      	ldr	r0, [r7, #24]
 8011c92:	f7ff fc47 	bl	8011524 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8011c96:	69b8      	ldr	r0, [r7, #24]
 8011c98:	f7f8 fd4c 	bl	800a734 <pbuf_clen>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011ca0:	8bfa      	ldrh	r2, [r7, #30]
 8011ca2:	8a7b      	ldrh	r3, [r7, #18]
 8011ca4:	4413      	add	r3, r2
 8011ca6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011caa:	db05      	blt.n	8011cb8 <ip_reass_free_complete_datagram+0x98>
 8011cac:	4b27      	ldr	r3, [pc, #156]	; (8011d4c <ip_reass_free_complete_datagram+0x12c>)
 8011cae:	22bc      	movs	r2, #188	; 0xbc
 8011cb0:	492a      	ldr	r1, [pc, #168]	; (8011d5c <ip_reass_free_complete_datagram+0x13c>)
 8011cb2:	4828      	ldr	r0, [pc, #160]	; (8011d54 <ip_reass_free_complete_datagram+0x134>)
 8011cb4:	f001 f948 	bl	8012f48 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011cb8:	8bfa      	ldrh	r2, [r7, #30]
 8011cba:	8a7b      	ldrh	r3, [r7, #18]
 8011cbc:	4413      	add	r3, r2
 8011cbe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8011cc0:	69b8      	ldr	r0, [r7, #24]
 8011cc2:	f7f8 fca9 	bl	800a618 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	685b      	ldr	r3, [r3, #4]
 8011cca:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8011ccc:	e01f      	b.n	8011d0e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8011cce:	69bb      	ldr	r3, [r7, #24]
 8011cd0:	685b      	ldr	r3, [r3, #4]
 8011cd2:	617b      	str	r3, [r7, #20]
    pcur = p;
 8011cd4:	69bb      	ldr	r3, [r7, #24]
 8011cd6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8011cd8:	697b      	ldr	r3, [r7, #20]
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8011cde:	68f8      	ldr	r0, [r7, #12]
 8011ce0:	f7f8 fd28 	bl	800a734 <pbuf_clen>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011ce8:	8bfa      	ldrh	r2, [r7, #30]
 8011cea:	8a7b      	ldrh	r3, [r7, #18]
 8011cec:	4413      	add	r3, r2
 8011cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011cf2:	db05      	blt.n	8011d00 <ip_reass_free_complete_datagram+0xe0>
 8011cf4:	4b15      	ldr	r3, [pc, #84]	; (8011d4c <ip_reass_free_complete_datagram+0x12c>)
 8011cf6:	22cc      	movs	r2, #204	; 0xcc
 8011cf8:	4918      	ldr	r1, [pc, #96]	; (8011d5c <ip_reass_free_complete_datagram+0x13c>)
 8011cfa:	4816      	ldr	r0, [pc, #88]	; (8011d54 <ip_reass_free_complete_datagram+0x134>)
 8011cfc:	f001 f924 	bl	8012f48 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011d00:	8bfa      	ldrh	r2, [r7, #30]
 8011d02:	8a7b      	ldrh	r3, [r7, #18]
 8011d04:	4413      	add	r3, r2
 8011d06:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8011d08:	68f8      	ldr	r0, [r7, #12]
 8011d0a:	f7f8 fc85 	bl	800a618 <pbuf_free>
  while (p != NULL) {
 8011d0e:	69bb      	ldr	r3, [r7, #24]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d1dc      	bne.n	8011cce <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8011d14:	6839      	ldr	r1, [r7, #0]
 8011d16:	6878      	ldr	r0, [r7, #4]
 8011d18:	f000 f8c2 	bl	8011ea0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8011d1c:	4b10      	ldr	r3, [pc, #64]	; (8011d60 <ip_reass_free_complete_datagram+0x140>)
 8011d1e:	881b      	ldrh	r3, [r3, #0]
 8011d20:	8bfa      	ldrh	r2, [r7, #30]
 8011d22:	429a      	cmp	r2, r3
 8011d24:	d905      	bls.n	8011d32 <ip_reass_free_complete_datagram+0x112>
 8011d26:	4b09      	ldr	r3, [pc, #36]	; (8011d4c <ip_reass_free_complete_datagram+0x12c>)
 8011d28:	22d2      	movs	r2, #210	; 0xd2
 8011d2a:	490e      	ldr	r1, [pc, #56]	; (8011d64 <ip_reass_free_complete_datagram+0x144>)
 8011d2c:	4809      	ldr	r0, [pc, #36]	; (8011d54 <ip_reass_free_complete_datagram+0x134>)
 8011d2e:	f001 f90b 	bl	8012f48 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8011d32:	4b0b      	ldr	r3, [pc, #44]	; (8011d60 <ip_reass_free_complete_datagram+0x140>)
 8011d34:	881a      	ldrh	r2, [r3, #0]
 8011d36:	8bfb      	ldrh	r3, [r7, #30]
 8011d38:	1ad3      	subs	r3, r2, r3
 8011d3a:	b29a      	uxth	r2, r3
 8011d3c:	4b08      	ldr	r3, [pc, #32]	; (8011d60 <ip_reass_free_complete_datagram+0x140>)
 8011d3e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8011d40:	8bfb      	ldrh	r3, [r7, #30]
}
 8011d42:	4618      	mov	r0, r3
 8011d44:	3720      	adds	r7, #32
 8011d46:	46bd      	mov	sp, r7
 8011d48:	bd80      	pop	{r7, pc}
 8011d4a:	bf00      	nop
 8011d4c:	08016684 	.word	0x08016684
 8011d50:	080166c0 	.word	0x080166c0
 8011d54:	080166cc 	.word	0x080166cc
 8011d58:	080166f4 	.word	0x080166f4
 8011d5c:	08016708 	.word	0x08016708
 8011d60:	20007e34 	.word	0x20007e34
 8011d64:	08016728 	.word	0x08016728

08011d68 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b08a      	sub	sp, #40	; 0x28
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	6078      	str	r0, [r7, #4]
 8011d70:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8011d72:	2300      	movs	r3, #0
 8011d74:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8011d76:	2300      	movs	r3, #0
 8011d78:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8011d82:	2300      	movs	r3, #0
 8011d84:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8011d86:	4b28      	ldr	r3, [pc, #160]	; (8011e28 <ip_reass_remove_oldest_datagram+0xc0>)
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8011d8c:	e030      	b.n	8011df0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8011d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d90:	695a      	ldr	r2, [r3, #20]
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	68db      	ldr	r3, [r3, #12]
 8011d96:	429a      	cmp	r2, r3
 8011d98:	d10c      	bne.n	8011db4 <ip_reass_remove_oldest_datagram+0x4c>
 8011d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d9c:	699a      	ldr	r2, [r3, #24]
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	691b      	ldr	r3, [r3, #16]
 8011da2:	429a      	cmp	r2, r3
 8011da4:	d106      	bne.n	8011db4 <ip_reass_remove_oldest_datagram+0x4c>
 8011da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011da8:	899a      	ldrh	r2, [r3, #12]
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	889b      	ldrh	r3, [r3, #4]
 8011dae:	b29b      	uxth	r3, r3
 8011db0:	429a      	cmp	r2, r3
 8011db2:	d014      	beq.n	8011dde <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8011db4:	693b      	ldr	r3, [r7, #16]
 8011db6:	3301      	adds	r3, #1
 8011db8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8011dba:	6a3b      	ldr	r3, [r7, #32]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d104      	bne.n	8011dca <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8011dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dc2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8011dc4:	69fb      	ldr	r3, [r7, #28]
 8011dc6:	61bb      	str	r3, [r7, #24]
 8011dc8:	e009      	b.n	8011dde <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8011dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dcc:	7fda      	ldrb	r2, [r3, #31]
 8011dce:	6a3b      	ldr	r3, [r7, #32]
 8011dd0:	7fdb      	ldrb	r3, [r3, #31]
 8011dd2:	429a      	cmp	r2, r3
 8011dd4:	d803      	bhi.n	8011dde <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8011dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8011dda:	69fb      	ldr	r3, [r7, #28]
 8011ddc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8011dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d001      	beq.n	8011dea <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8011de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8011dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8011df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d1cb      	bne.n	8011d8e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8011df6:	6a3b      	ldr	r3, [r7, #32]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d008      	beq.n	8011e0e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8011dfc:	69b9      	ldr	r1, [r7, #24]
 8011dfe:	6a38      	ldr	r0, [r7, #32]
 8011e00:	f7ff ff0e 	bl	8011c20 <ip_reass_free_complete_datagram>
 8011e04:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8011e06:	697a      	ldr	r2, [r7, #20]
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	4413      	add	r3, r2
 8011e0c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8011e0e:	697a      	ldr	r2, [r7, #20]
 8011e10:	683b      	ldr	r3, [r7, #0]
 8011e12:	429a      	cmp	r2, r3
 8011e14:	da02      	bge.n	8011e1c <ip_reass_remove_oldest_datagram+0xb4>
 8011e16:	693b      	ldr	r3, [r7, #16]
 8011e18:	2b01      	cmp	r3, #1
 8011e1a:	dcac      	bgt.n	8011d76 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8011e1c:	697b      	ldr	r3, [r7, #20]
}
 8011e1e:	4618      	mov	r0, r3
 8011e20:	3728      	adds	r7, #40	; 0x28
 8011e22:	46bd      	mov	sp, r7
 8011e24:	bd80      	pop	{r7, pc}
 8011e26:	bf00      	nop
 8011e28:	20007e30 	.word	0x20007e30

08011e2c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b084      	sub	sp, #16
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
 8011e34:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011e36:	2004      	movs	r0, #4
 8011e38:	f7f7 fcf8 	bl	800982c <memp_malloc>
 8011e3c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d110      	bne.n	8011e66 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011e44:	6839      	ldr	r1, [r7, #0]
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f7ff ff8e 	bl	8011d68 <ip_reass_remove_oldest_datagram>
 8011e4c:	4602      	mov	r2, r0
 8011e4e:	683b      	ldr	r3, [r7, #0]
 8011e50:	4293      	cmp	r3, r2
 8011e52:	dc03      	bgt.n	8011e5c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011e54:	2004      	movs	r0, #4
 8011e56:	f7f7 fce9 	bl	800982c <memp_malloc>
 8011e5a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d101      	bne.n	8011e66 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8011e62:	2300      	movs	r3, #0
 8011e64:	e016      	b.n	8011e94 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011e66:	2220      	movs	r2, #32
 8011e68:	2100      	movs	r1, #0
 8011e6a:	68f8      	ldr	r0, [r7, #12]
 8011e6c:	f001 f809 	bl	8012e82 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	220f      	movs	r2, #15
 8011e74:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8011e76:	4b09      	ldr	r3, [pc, #36]	; (8011e9c <ip_reass_enqueue_new_datagram+0x70>)
 8011e78:	681a      	ldr	r2, [r3, #0]
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8011e7e:	4a07      	ldr	r2, [pc, #28]	; (8011e9c <ip_reass_enqueue_new_datagram+0x70>)
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	3308      	adds	r3, #8
 8011e88:	2214      	movs	r2, #20
 8011e8a:	6879      	ldr	r1, [r7, #4]
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	f000 ffea 	bl	8012e66 <memcpy>
  return ipr;
 8011e92:	68fb      	ldr	r3, [r7, #12]
}
 8011e94:	4618      	mov	r0, r3
 8011e96:	3710      	adds	r7, #16
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd80      	pop	{r7, pc}
 8011e9c:	20007e30 	.word	0x20007e30

08011ea0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011ea0:	b580      	push	{r7, lr}
 8011ea2:	b082      	sub	sp, #8
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
 8011ea8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8011eaa:	4b10      	ldr	r3, [pc, #64]	; (8011eec <ip_reass_dequeue_datagram+0x4c>)
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	687a      	ldr	r2, [r7, #4]
 8011eb0:	429a      	cmp	r2, r3
 8011eb2:	d104      	bne.n	8011ebe <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	4a0c      	ldr	r2, [pc, #48]	; (8011eec <ip_reass_dequeue_datagram+0x4c>)
 8011eba:	6013      	str	r3, [r2, #0]
 8011ebc:	e00d      	b.n	8011eda <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011ebe:	683b      	ldr	r3, [r7, #0]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d106      	bne.n	8011ed2 <ip_reass_dequeue_datagram+0x32>
 8011ec4:	4b0a      	ldr	r3, [pc, #40]	; (8011ef0 <ip_reass_dequeue_datagram+0x50>)
 8011ec6:	f240 1245 	movw	r2, #325	; 0x145
 8011eca:	490a      	ldr	r1, [pc, #40]	; (8011ef4 <ip_reass_dequeue_datagram+0x54>)
 8011ecc:	480a      	ldr	r0, [pc, #40]	; (8011ef8 <ip_reass_dequeue_datagram+0x58>)
 8011ece:	f001 f83b 	bl	8012f48 <iprintf>
    prev->next = ipr->next;
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	681a      	ldr	r2, [r3, #0]
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8011eda:	6879      	ldr	r1, [r7, #4]
 8011edc:	2004      	movs	r0, #4
 8011ede:	f7f7 fcf7 	bl	80098d0 <memp_free>
}
 8011ee2:	bf00      	nop
 8011ee4:	3708      	adds	r7, #8
 8011ee6:	46bd      	mov	sp, r7
 8011ee8:	bd80      	pop	{r7, pc}
 8011eea:	bf00      	nop
 8011eec:	20007e30 	.word	0x20007e30
 8011ef0:	08016684 	.word	0x08016684
 8011ef4:	0801674c 	.word	0x0801674c
 8011ef8:	080166cc 	.word	0x080166cc

08011efc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8011efc:	b580      	push	{r7, lr}
 8011efe:	b08c      	sub	sp, #48	; 0x30
 8011f00:	af00      	add	r7, sp, #0
 8011f02:	60f8      	str	r0, [r7, #12]
 8011f04:	60b9      	str	r1, [r7, #8]
 8011f06:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8011f08:	2300      	movs	r3, #0
 8011f0a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8011f0c:	2301      	movs	r3, #1
 8011f0e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8011f10:	68bb      	ldr	r3, [r7, #8]
 8011f12:	685b      	ldr	r3, [r3, #4]
 8011f14:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8011f16:	69fb      	ldr	r3, [r7, #28]
 8011f18:	885b      	ldrh	r3, [r3, #2]
 8011f1a:	b29b      	uxth	r3, r3
 8011f1c:	4618      	mov	r0, r3
 8011f1e:	f7f6 ffcf 	bl	8008ec0 <lwip_htons>
 8011f22:	4603      	mov	r3, r0
 8011f24:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8011f26:	69fb      	ldr	r3, [r7, #28]
 8011f28:	781b      	ldrb	r3, [r3, #0]
 8011f2a:	f003 030f 	and.w	r3, r3, #15
 8011f2e:	b2db      	uxtb	r3, r3
 8011f30:	009b      	lsls	r3, r3, #2
 8011f32:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8011f34:	7e7b      	ldrb	r3, [r7, #25]
 8011f36:	b29b      	uxth	r3, r3
 8011f38:	8b7a      	ldrh	r2, [r7, #26]
 8011f3a:	429a      	cmp	r2, r3
 8011f3c:	d202      	bcs.n	8011f44 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8011f42:	e135      	b.n	80121b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8011f44:	7e7b      	ldrb	r3, [r7, #25]
 8011f46:	b29b      	uxth	r3, r3
 8011f48:	8b7a      	ldrh	r2, [r7, #26]
 8011f4a:	1ad3      	subs	r3, r2, r3
 8011f4c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011f4e:	69fb      	ldr	r3, [r7, #28]
 8011f50:	88db      	ldrh	r3, [r3, #6]
 8011f52:	b29b      	uxth	r3, r3
 8011f54:	4618      	mov	r0, r3
 8011f56:	f7f6 ffb3 	bl	8008ec0 <lwip_htons>
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011f60:	b29b      	uxth	r3, r3
 8011f62:	00db      	lsls	r3, r3, #3
 8011f64:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8011f66:	68bb      	ldr	r3, [r7, #8]
 8011f68:	685b      	ldr	r3, [r3, #4]
 8011f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8011f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f6e:	2200      	movs	r2, #0
 8011f70:	701a      	strb	r2, [r3, #0]
 8011f72:	2200      	movs	r2, #0
 8011f74:	705a      	strb	r2, [r3, #1]
 8011f76:	2200      	movs	r2, #0
 8011f78:	709a      	strb	r2, [r3, #2]
 8011f7a:	2200      	movs	r2, #0
 8011f7c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8011f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f80:	8afa      	ldrh	r2, [r7, #22]
 8011f82:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8011f84:	8afa      	ldrh	r2, [r7, #22]
 8011f86:	8b7b      	ldrh	r3, [r7, #26]
 8011f88:	4413      	add	r3, r2
 8011f8a:	b29a      	uxth	r2, r3
 8011f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f8e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8011f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f92:	88db      	ldrh	r3, [r3, #6]
 8011f94:	b29b      	uxth	r3, r3
 8011f96:	8afa      	ldrh	r2, [r7, #22]
 8011f98:	429a      	cmp	r2, r3
 8011f9a:	d902      	bls.n	8011fa2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8011fa0:	e106      	b.n	80121b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	685b      	ldr	r3, [r3, #4]
 8011fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8011fa8:	e068      	b.n	801207c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8011faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fac:	685b      	ldr	r3, [r3, #4]
 8011fae:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8011fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fb2:	889b      	ldrh	r3, [r3, #4]
 8011fb4:	b29a      	uxth	r2, r3
 8011fb6:	693b      	ldr	r3, [r7, #16]
 8011fb8:	889b      	ldrh	r3, [r3, #4]
 8011fba:	b29b      	uxth	r3, r3
 8011fbc:	429a      	cmp	r2, r3
 8011fbe:	d235      	bcs.n	801202c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8011fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011fc4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8011fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d020      	beq.n	801200e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8011fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fce:	889b      	ldrh	r3, [r3, #4]
 8011fd0:	b29a      	uxth	r2, r3
 8011fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fd4:	88db      	ldrh	r3, [r3, #6]
 8011fd6:	b29b      	uxth	r3, r3
 8011fd8:	429a      	cmp	r2, r3
 8011fda:	d307      	bcc.n	8011fec <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8011fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fde:	88db      	ldrh	r3, [r3, #6]
 8011fe0:	b29a      	uxth	r2, r3
 8011fe2:	693b      	ldr	r3, [r7, #16]
 8011fe4:	889b      	ldrh	r3, [r3, #4]
 8011fe6:	b29b      	uxth	r3, r3
 8011fe8:	429a      	cmp	r2, r3
 8011fea:	d902      	bls.n	8011ff2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011fec:	f04f 33ff 	mov.w	r3, #4294967295
 8011ff0:	e0de      	b.n	80121b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8011ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ff4:	68ba      	ldr	r2, [r7, #8]
 8011ff6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8011ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ffa:	88db      	ldrh	r3, [r3, #6]
 8011ffc:	b29a      	uxth	r2, r3
 8011ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012000:	889b      	ldrh	r3, [r3, #4]
 8012002:	b29b      	uxth	r3, r3
 8012004:	429a      	cmp	r2, r3
 8012006:	d03d      	beq.n	8012084 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8012008:	2300      	movs	r3, #0
 801200a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801200c:	e03a      	b.n	8012084 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801200e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012010:	88db      	ldrh	r3, [r3, #6]
 8012012:	b29a      	uxth	r2, r3
 8012014:	693b      	ldr	r3, [r7, #16]
 8012016:	889b      	ldrh	r3, [r3, #4]
 8012018:	b29b      	uxth	r3, r3
 801201a:	429a      	cmp	r2, r3
 801201c:	d902      	bls.n	8012024 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801201e:	f04f 33ff 	mov.w	r3, #4294967295
 8012022:	e0c5      	b.n	80121b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	68ba      	ldr	r2, [r7, #8]
 8012028:	605a      	str	r2, [r3, #4]
      break;
 801202a:	e02b      	b.n	8012084 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801202c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801202e:	889b      	ldrh	r3, [r3, #4]
 8012030:	b29a      	uxth	r2, r3
 8012032:	693b      	ldr	r3, [r7, #16]
 8012034:	889b      	ldrh	r3, [r3, #4]
 8012036:	b29b      	uxth	r3, r3
 8012038:	429a      	cmp	r2, r3
 801203a:	d102      	bne.n	8012042 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801203c:	f04f 33ff 	mov.w	r3, #4294967295
 8012040:	e0b6      	b.n	80121b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8012042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012044:	889b      	ldrh	r3, [r3, #4]
 8012046:	b29a      	uxth	r2, r3
 8012048:	693b      	ldr	r3, [r7, #16]
 801204a:	88db      	ldrh	r3, [r3, #6]
 801204c:	b29b      	uxth	r3, r3
 801204e:	429a      	cmp	r2, r3
 8012050:	d202      	bcs.n	8012058 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012052:	f04f 33ff 	mov.w	r3, #4294967295
 8012056:	e0ab      	b.n	80121b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8012058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801205a:	2b00      	cmp	r3, #0
 801205c:	d009      	beq.n	8012072 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801205e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012060:	88db      	ldrh	r3, [r3, #6]
 8012062:	b29a      	uxth	r2, r3
 8012064:	693b      	ldr	r3, [r7, #16]
 8012066:	889b      	ldrh	r3, [r3, #4]
 8012068:	b29b      	uxth	r3, r3
 801206a:	429a      	cmp	r2, r3
 801206c:	d001      	beq.n	8012072 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801206e:	2300      	movs	r3, #0
 8012070:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8012072:	693b      	ldr	r3, [r7, #16]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8012078:	693b      	ldr	r3, [r7, #16]
 801207a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801207c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801207e:	2b00      	cmp	r3, #0
 8012080:	d193      	bne.n	8011faa <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8012082:	e000      	b.n	8012086 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8012084:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8012086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012088:	2b00      	cmp	r3, #0
 801208a:	d12d      	bne.n	80120e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801208c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801208e:	2b00      	cmp	r3, #0
 8012090:	d01c      	beq.n	80120cc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8012092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012094:	88db      	ldrh	r3, [r3, #6]
 8012096:	b29a      	uxth	r2, r3
 8012098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801209a:	889b      	ldrh	r3, [r3, #4]
 801209c:	b29b      	uxth	r3, r3
 801209e:	429a      	cmp	r2, r3
 80120a0:	d906      	bls.n	80120b0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80120a2:	4b45      	ldr	r3, [pc, #276]	; (80121b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80120a4:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80120a8:	4944      	ldr	r1, [pc, #272]	; (80121bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80120aa:	4845      	ldr	r0, [pc, #276]	; (80121c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80120ac:	f000 ff4c 	bl	8012f48 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80120b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120b2:	68ba      	ldr	r2, [r7, #8]
 80120b4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80120b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120b8:	88db      	ldrh	r3, [r3, #6]
 80120ba:	b29a      	uxth	r2, r3
 80120bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120be:	889b      	ldrh	r3, [r3, #4]
 80120c0:	b29b      	uxth	r3, r3
 80120c2:	429a      	cmp	r2, r3
 80120c4:	d010      	beq.n	80120e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80120c6:	2300      	movs	r3, #0
 80120c8:	623b      	str	r3, [r7, #32]
 80120ca:	e00d      	b.n	80120e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80120cc:	68fb      	ldr	r3, [r7, #12]
 80120ce:	685b      	ldr	r3, [r3, #4]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d006      	beq.n	80120e2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80120d4:	4b38      	ldr	r3, [pc, #224]	; (80121b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80120d6:	f44f 72df 	mov.w	r2, #446	; 0x1be
 80120da:	493a      	ldr	r1, [pc, #232]	; (80121c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80120dc:	4838      	ldr	r0, [pc, #224]	; (80121c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80120de:	f000 ff33 	bl	8012f48 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	68ba      	ldr	r2, [r7, #8]
 80120e6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d105      	bne.n	80120fa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	7f9b      	ldrb	r3, [r3, #30]
 80120f2:	f003 0301 	and.w	r3, r3, #1
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d059      	beq.n	80121ae <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80120fa:	6a3b      	ldr	r3, [r7, #32]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d04f      	beq.n	80121a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	685b      	ldr	r3, [r3, #4]
 8012104:	2b00      	cmp	r3, #0
 8012106:	d006      	beq.n	8012116 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	685b      	ldr	r3, [r3, #4]
 801210c:	685b      	ldr	r3, [r3, #4]
 801210e:	889b      	ldrh	r3, [r3, #4]
 8012110:	b29b      	uxth	r3, r3
 8012112:	2b00      	cmp	r3, #0
 8012114:	d002      	beq.n	801211c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8012116:	2300      	movs	r3, #0
 8012118:	623b      	str	r3, [r7, #32]
 801211a:	e041      	b.n	80121a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801211c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801211e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8012120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012126:	e012      	b.n	801214e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8012128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801212a:	685b      	ldr	r3, [r3, #4]
 801212c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801212e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012130:	88db      	ldrh	r3, [r3, #6]
 8012132:	b29a      	uxth	r2, r3
 8012134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012136:	889b      	ldrh	r3, [r3, #4]
 8012138:	b29b      	uxth	r3, r3
 801213a:	429a      	cmp	r2, r3
 801213c:	d002      	beq.n	8012144 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801213e:	2300      	movs	r3, #0
 8012140:	623b      	str	r3, [r7, #32]
            break;
 8012142:	e007      	b.n	8012154 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8012144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012146:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8012148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801214e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012150:	2b00      	cmp	r3, #0
 8012152:	d1e9      	bne.n	8012128 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8012154:	6a3b      	ldr	r3, [r7, #32]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d022      	beq.n	80121a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	685b      	ldr	r3, [r3, #4]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d106      	bne.n	8012170 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8012162:	4b15      	ldr	r3, [pc, #84]	; (80121b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012164:	f240 12df 	movw	r2, #479	; 0x1df
 8012168:	4917      	ldr	r1, [pc, #92]	; (80121c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801216a:	4815      	ldr	r0, [pc, #84]	; (80121c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801216c:	f000 feec 	bl	8012f48 <iprintf>
          LWIP_ASSERT("sanity check",
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	685b      	ldr	r3, [r3, #4]
 8012174:	685b      	ldr	r3, [r3, #4]
 8012176:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012178:	429a      	cmp	r2, r3
 801217a:	d106      	bne.n	801218a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801217c:	4b0e      	ldr	r3, [pc, #56]	; (80121b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801217e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8012182:	4911      	ldr	r1, [pc, #68]	; (80121c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8012184:	480e      	ldr	r0, [pc, #56]	; (80121c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012186:	f000 fedf 	bl	8012f48 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801218a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d006      	beq.n	80121a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8012192:	4b09      	ldr	r3, [pc, #36]	; (80121b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012194:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8012198:	490c      	ldr	r1, [pc, #48]	; (80121cc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801219a:	4809      	ldr	r0, [pc, #36]	; (80121c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801219c:	f000 fed4 	bl	8012f48 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80121a0:	6a3b      	ldr	r3, [r7, #32]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	bf14      	ite	ne
 80121a6:	2301      	movne	r3, #1
 80121a8:	2300      	moveq	r3, #0
 80121aa:	b2db      	uxtb	r3, r3
 80121ac:	e000      	b.n	80121b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80121ae:	2300      	movs	r3, #0
}
 80121b0:	4618      	mov	r0, r3
 80121b2:	3730      	adds	r7, #48	; 0x30
 80121b4:	46bd      	mov	sp, r7
 80121b6:	bd80      	pop	{r7, pc}
 80121b8:	08016684 	.word	0x08016684
 80121bc:	08016768 	.word	0x08016768
 80121c0:	080166cc 	.word	0x080166cc
 80121c4:	08016788 	.word	0x08016788
 80121c8:	080167c0 	.word	0x080167c0
 80121cc:	080167d0 	.word	0x080167d0

080121d0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80121d0:	b580      	push	{r7, lr}
 80121d2:	b08e      	sub	sp, #56	; 0x38
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	685b      	ldr	r3, [r3, #4]
 80121dc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80121de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121e0:	781b      	ldrb	r3, [r3, #0]
 80121e2:	f003 030f 	and.w	r3, r3, #15
 80121e6:	b2db      	uxtb	r3, r3
 80121e8:	009b      	lsls	r3, r3, #2
 80121ea:	b2db      	uxtb	r3, r3
 80121ec:	2b14      	cmp	r3, #20
 80121ee:	f040 8167 	bne.w	80124c0 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80121f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121f4:	88db      	ldrh	r3, [r3, #6]
 80121f6:	b29b      	uxth	r3, r3
 80121f8:	4618      	mov	r0, r3
 80121fa:	f7f6 fe61 	bl	8008ec0 <lwip_htons>
 80121fe:	4603      	mov	r3, r0
 8012200:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012204:	b29b      	uxth	r3, r3
 8012206:	00db      	lsls	r3, r3, #3
 8012208:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801220a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801220c:	885b      	ldrh	r3, [r3, #2]
 801220e:	b29b      	uxth	r3, r3
 8012210:	4618      	mov	r0, r3
 8012212:	f7f6 fe55 	bl	8008ec0 <lwip_htons>
 8012216:	4603      	mov	r3, r0
 8012218:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801221a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801221c:	781b      	ldrb	r3, [r3, #0]
 801221e:	f003 030f 	and.w	r3, r3, #15
 8012222:	b2db      	uxtb	r3, r3
 8012224:	009b      	lsls	r3, r3, #2
 8012226:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801222a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801222e:	b29b      	uxth	r3, r3
 8012230:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012232:	429a      	cmp	r2, r3
 8012234:	f0c0 8146 	bcc.w	80124c4 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8012238:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801223c:	b29b      	uxth	r3, r3
 801223e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012240:	1ad3      	subs	r3, r2, r3
 8012242:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8012244:	6878      	ldr	r0, [r7, #4]
 8012246:	f7f8 fa75 	bl	800a734 <pbuf_clen>
 801224a:	4603      	mov	r3, r0
 801224c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801224e:	4b9f      	ldr	r3, [pc, #636]	; (80124cc <ip4_reass+0x2fc>)
 8012250:	881b      	ldrh	r3, [r3, #0]
 8012252:	461a      	mov	r2, r3
 8012254:	8c3b      	ldrh	r3, [r7, #32]
 8012256:	4413      	add	r3, r2
 8012258:	2b0a      	cmp	r3, #10
 801225a:	dd10      	ble.n	801227e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801225c:	8c3b      	ldrh	r3, [r7, #32]
 801225e:	4619      	mov	r1, r3
 8012260:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012262:	f7ff fd81 	bl	8011d68 <ip_reass_remove_oldest_datagram>
 8012266:	4603      	mov	r3, r0
 8012268:	2b00      	cmp	r3, #0
 801226a:	f000 812d 	beq.w	80124c8 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801226e:	4b97      	ldr	r3, [pc, #604]	; (80124cc <ip4_reass+0x2fc>)
 8012270:	881b      	ldrh	r3, [r3, #0]
 8012272:	461a      	mov	r2, r3
 8012274:	8c3b      	ldrh	r3, [r7, #32]
 8012276:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012278:	2b0a      	cmp	r3, #10
 801227a:	f300 8125 	bgt.w	80124c8 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801227e:	4b94      	ldr	r3, [pc, #592]	; (80124d0 <ip4_reass+0x300>)
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	633b      	str	r3, [r7, #48]	; 0x30
 8012284:	e015      	b.n	80122b2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012288:	695a      	ldr	r2, [r3, #20]
 801228a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801228c:	68db      	ldr	r3, [r3, #12]
 801228e:	429a      	cmp	r2, r3
 8012290:	d10c      	bne.n	80122ac <ip4_reass+0xdc>
 8012292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012294:	699a      	ldr	r2, [r3, #24]
 8012296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012298:	691b      	ldr	r3, [r3, #16]
 801229a:	429a      	cmp	r2, r3
 801229c:	d106      	bne.n	80122ac <ip4_reass+0xdc>
 801229e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122a0:	899a      	ldrh	r2, [r3, #12]
 80122a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122a4:	889b      	ldrh	r3, [r3, #4]
 80122a6:	b29b      	uxth	r3, r3
 80122a8:	429a      	cmp	r2, r3
 80122aa:	d006      	beq.n	80122ba <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80122ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	633b      	str	r3, [r7, #48]	; 0x30
 80122b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d1e6      	bne.n	8012286 <ip4_reass+0xb6>
 80122b8:	e000      	b.n	80122bc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80122ba:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80122bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d109      	bne.n	80122d6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80122c2:	8c3b      	ldrh	r3, [r7, #32]
 80122c4:	4619      	mov	r1, r3
 80122c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122c8:	f7ff fdb0 	bl	8011e2c <ip_reass_enqueue_new_datagram>
 80122cc:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80122ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d11c      	bne.n	801230e <ip4_reass+0x13e>
      goto nullreturn;
 80122d4:	e109      	b.n	80124ea <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80122d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122d8:	88db      	ldrh	r3, [r3, #6]
 80122da:	b29b      	uxth	r3, r3
 80122dc:	4618      	mov	r0, r3
 80122de:	f7f6 fdef 	bl	8008ec0 <lwip_htons>
 80122e2:	4603      	mov	r3, r0
 80122e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d110      	bne.n	801230e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80122ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ee:	89db      	ldrh	r3, [r3, #14]
 80122f0:	4618      	mov	r0, r3
 80122f2:	f7f6 fde5 	bl	8008ec0 <lwip_htons>
 80122f6:	4603      	mov	r3, r0
 80122f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d006      	beq.n	801230e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8012300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012302:	3308      	adds	r3, #8
 8012304:	2214      	movs	r2, #20
 8012306:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012308:	4618      	mov	r0, r3
 801230a:	f000 fdac 	bl	8012e66 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801230e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012310:	88db      	ldrh	r3, [r3, #6]
 8012312:	b29b      	uxth	r3, r3
 8012314:	f003 0320 	and.w	r3, r3, #32
 8012318:	2b00      	cmp	r3, #0
 801231a:	bf0c      	ite	eq
 801231c:	2301      	moveq	r3, #1
 801231e:	2300      	movne	r3, #0
 8012320:	b2db      	uxtb	r3, r3
 8012322:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8012324:	69fb      	ldr	r3, [r7, #28]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d00e      	beq.n	8012348 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801232a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801232c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801232e:	4413      	add	r3, r2
 8012330:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8012332:	8b7a      	ldrh	r2, [r7, #26]
 8012334:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012336:	429a      	cmp	r2, r3
 8012338:	f0c0 80a0 	bcc.w	801247c <ip4_reass+0x2ac>
 801233c:	8b7b      	ldrh	r3, [r7, #26]
 801233e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8012342:	4293      	cmp	r3, r2
 8012344:	f200 809a 	bhi.w	801247c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8012348:	69fa      	ldr	r2, [r7, #28]
 801234a:	6879      	ldr	r1, [r7, #4]
 801234c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801234e:	f7ff fdd5 	bl	8011efc <ip_reass_chain_frag_into_datagram_and_validate>
 8012352:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8012354:	697b      	ldr	r3, [r7, #20]
 8012356:	f1b3 3fff 	cmp.w	r3, #4294967295
 801235a:	f000 8091 	beq.w	8012480 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801235e:	4b5b      	ldr	r3, [pc, #364]	; (80124cc <ip4_reass+0x2fc>)
 8012360:	881a      	ldrh	r2, [r3, #0]
 8012362:	8c3b      	ldrh	r3, [r7, #32]
 8012364:	4413      	add	r3, r2
 8012366:	b29a      	uxth	r2, r3
 8012368:	4b58      	ldr	r3, [pc, #352]	; (80124cc <ip4_reass+0x2fc>)
 801236a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801236c:	69fb      	ldr	r3, [r7, #28]
 801236e:	2b00      	cmp	r3, #0
 8012370:	d00d      	beq.n	801238e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8012372:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012374:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012376:	4413      	add	r3, r2
 8012378:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801237a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801237c:	8a7a      	ldrh	r2, [r7, #18]
 801237e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8012380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012382:	7f9b      	ldrb	r3, [r3, #30]
 8012384:	f043 0301 	orr.w	r3, r3, #1
 8012388:	b2da      	uxtb	r2, r3
 801238a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801238c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801238e:	697b      	ldr	r3, [r7, #20]
 8012390:	2b01      	cmp	r3, #1
 8012392:	d171      	bne.n	8012478 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8012394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012396:	8b9b      	ldrh	r3, [r3, #28]
 8012398:	3314      	adds	r3, #20
 801239a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801239c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801239e:	685b      	ldr	r3, [r3, #4]
 80123a0:	685b      	ldr	r3, [r3, #4]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80123a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123a8:	685b      	ldr	r3, [r3, #4]
 80123aa:	685b      	ldr	r3, [r3, #4]
 80123ac:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80123ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123b0:	3308      	adds	r3, #8
 80123b2:	2214      	movs	r2, #20
 80123b4:	4619      	mov	r1, r3
 80123b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80123b8:	f000 fd55 	bl	8012e66 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80123bc:	8a3b      	ldrh	r3, [r7, #16]
 80123be:	4618      	mov	r0, r3
 80123c0:	f7f6 fd7e 	bl	8008ec0 <lwip_htons>
 80123c4:	4603      	mov	r3, r0
 80123c6:	461a      	mov	r2, r3
 80123c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123ca:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80123cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123ce:	2200      	movs	r2, #0
 80123d0:	719a      	strb	r2, [r3, #6]
 80123d2:	2200      	movs	r2, #0
 80123d4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80123d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123d8:	2200      	movs	r2, #0
 80123da:	729a      	strb	r2, [r3, #10]
 80123dc:	2200      	movs	r2, #0
 80123de:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80123e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123e2:	685b      	ldr	r3, [r3, #4]
 80123e4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80123e6:	e00d      	b.n	8012404 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80123e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80123ea:	685b      	ldr	r3, [r3, #4]
 80123ec:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80123ee:	2114      	movs	r1, #20
 80123f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80123f2:	f7f8 f88b 	bl	800a50c <pbuf_remove_header>
      pbuf_cat(p, r);
 80123f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80123f8:	6878      	ldr	r0, [r7, #4]
 80123fa:	f7f8 f9db 	bl	800a7b4 <pbuf_cat>
      r = iprh->next_pbuf;
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8012404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012406:	2b00      	cmp	r3, #0
 8012408:	d1ee      	bne.n	80123e8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801240a:	4b31      	ldr	r3, [pc, #196]	; (80124d0 <ip4_reass+0x300>)
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012410:	429a      	cmp	r2, r3
 8012412:	d102      	bne.n	801241a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8012414:	2300      	movs	r3, #0
 8012416:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012418:	e010      	b.n	801243c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801241a:	4b2d      	ldr	r3, [pc, #180]	; (80124d0 <ip4_reass+0x300>)
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012420:	e007      	b.n	8012432 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8012422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012428:	429a      	cmp	r2, r3
 801242a:	d006      	beq.n	801243a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801242c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012434:	2b00      	cmp	r3, #0
 8012436:	d1f4      	bne.n	8012422 <ip4_reass+0x252>
 8012438:	e000      	b.n	801243c <ip4_reass+0x26c>
          break;
 801243a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801243c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801243e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012440:	f7ff fd2e 	bl	8011ea0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8012444:	6878      	ldr	r0, [r7, #4]
 8012446:	f7f8 f975 	bl	800a734 <pbuf_clen>
 801244a:	4603      	mov	r3, r0
 801244c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801244e:	4b1f      	ldr	r3, [pc, #124]	; (80124cc <ip4_reass+0x2fc>)
 8012450:	881b      	ldrh	r3, [r3, #0]
 8012452:	8c3a      	ldrh	r2, [r7, #32]
 8012454:	429a      	cmp	r2, r3
 8012456:	d906      	bls.n	8012466 <ip4_reass+0x296>
 8012458:	4b1e      	ldr	r3, [pc, #120]	; (80124d4 <ip4_reass+0x304>)
 801245a:	f240 229b 	movw	r2, #667	; 0x29b
 801245e:	491e      	ldr	r1, [pc, #120]	; (80124d8 <ip4_reass+0x308>)
 8012460:	481e      	ldr	r0, [pc, #120]	; (80124dc <ip4_reass+0x30c>)
 8012462:	f000 fd71 	bl	8012f48 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8012466:	4b19      	ldr	r3, [pc, #100]	; (80124cc <ip4_reass+0x2fc>)
 8012468:	881a      	ldrh	r2, [r3, #0]
 801246a:	8c3b      	ldrh	r3, [r7, #32]
 801246c:	1ad3      	subs	r3, r2, r3
 801246e:	b29a      	uxth	r2, r3
 8012470:	4b16      	ldr	r3, [pc, #88]	; (80124cc <ip4_reass+0x2fc>)
 8012472:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	e03c      	b.n	80124f2 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8012478:	2300      	movs	r3, #0
 801247a:	e03a      	b.n	80124f2 <ip4_reass+0x322>
      goto nullreturn_ipr;
 801247c:	bf00      	nop
 801247e:	e000      	b.n	8012482 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8012480:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8012482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012484:	2b00      	cmp	r3, #0
 8012486:	d106      	bne.n	8012496 <ip4_reass+0x2c6>
 8012488:	4b12      	ldr	r3, [pc, #72]	; (80124d4 <ip4_reass+0x304>)
 801248a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801248e:	4914      	ldr	r1, [pc, #80]	; (80124e0 <ip4_reass+0x310>)
 8012490:	4812      	ldr	r0, [pc, #72]	; (80124dc <ip4_reass+0x30c>)
 8012492:	f000 fd59 	bl	8012f48 <iprintf>
  if (ipr->p == NULL) {
 8012496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012498:	685b      	ldr	r3, [r3, #4]
 801249a:	2b00      	cmp	r3, #0
 801249c:	d124      	bne.n	80124e8 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801249e:	4b0c      	ldr	r3, [pc, #48]	; (80124d0 <ip4_reass+0x300>)
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80124a4:	429a      	cmp	r2, r3
 80124a6:	d006      	beq.n	80124b6 <ip4_reass+0x2e6>
 80124a8:	4b0a      	ldr	r3, [pc, #40]	; (80124d4 <ip4_reass+0x304>)
 80124aa:	f240 22ab 	movw	r2, #683	; 0x2ab
 80124ae:	490d      	ldr	r1, [pc, #52]	; (80124e4 <ip4_reass+0x314>)
 80124b0:	480a      	ldr	r0, [pc, #40]	; (80124dc <ip4_reass+0x30c>)
 80124b2:	f000 fd49 	bl	8012f48 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80124b6:	2100      	movs	r1, #0
 80124b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80124ba:	f7ff fcf1 	bl	8011ea0 <ip_reass_dequeue_datagram>
 80124be:	e014      	b.n	80124ea <ip4_reass+0x31a>
    goto nullreturn;
 80124c0:	bf00      	nop
 80124c2:	e012      	b.n	80124ea <ip4_reass+0x31a>
    goto nullreturn;
 80124c4:	bf00      	nop
 80124c6:	e010      	b.n	80124ea <ip4_reass+0x31a>
      goto nullreturn;
 80124c8:	bf00      	nop
 80124ca:	e00e      	b.n	80124ea <ip4_reass+0x31a>
 80124cc:	20007e34 	.word	0x20007e34
 80124d0:	20007e30 	.word	0x20007e30
 80124d4:	08016684 	.word	0x08016684
 80124d8:	080167f4 	.word	0x080167f4
 80124dc:	080166cc 	.word	0x080166cc
 80124e0:	08016810 	.word	0x08016810
 80124e4:	0801681c 	.word	0x0801681c
  }

nullreturn:
 80124e8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80124ea:	6878      	ldr	r0, [r7, #4]
 80124ec:	f7f8 f894 	bl	800a618 <pbuf_free>
  return NULL;
 80124f0:	2300      	movs	r3, #0
}
 80124f2:	4618      	mov	r0, r3
 80124f4:	3738      	adds	r7, #56	; 0x38
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd80      	pop	{r7, pc}
 80124fa:	bf00      	nop

080124fc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80124fc:	b580      	push	{r7, lr}
 80124fe:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8012500:	2005      	movs	r0, #5
 8012502:	f7f7 f993 	bl	800982c <memp_malloc>
 8012506:	4603      	mov	r3, r0
}
 8012508:	4618      	mov	r0, r3
 801250a:	bd80      	pop	{r7, pc}

0801250c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801250c:	b580      	push	{r7, lr}
 801250e:	b082      	sub	sp, #8
 8012510:	af00      	add	r7, sp, #0
 8012512:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	2b00      	cmp	r3, #0
 8012518:	d106      	bne.n	8012528 <ip_frag_free_pbuf_custom_ref+0x1c>
 801251a:	4b07      	ldr	r3, [pc, #28]	; (8012538 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801251c:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8012520:	4906      	ldr	r1, [pc, #24]	; (801253c <ip_frag_free_pbuf_custom_ref+0x30>)
 8012522:	4807      	ldr	r0, [pc, #28]	; (8012540 <ip_frag_free_pbuf_custom_ref+0x34>)
 8012524:	f000 fd10 	bl	8012f48 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8012528:	6879      	ldr	r1, [r7, #4]
 801252a:	2005      	movs	r0, #5
 801252c:	f7f7 f9d0 	bl	80098d0 <memp_free>
}
 8012530:	bf00      	nop
 8012532:	3708      	adds	r7, #8
 8012534:	46bd      	mov	sp, r7
 8012536:	bd80      	pop	{r7, pc}
 8012538:	08016684 	.word	0x08016684
 801253c:	0801683c 	.word	0x0801683c
 8012540:	080166cc 	.word	0x080166cc

08012544 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8012544:	b580      	push	{r7, lr}
 8012546:	b084      	sub	sp, #16
 8012548:	af00      	add	r7, sp, #0
 801254a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	2b00      	cmp	r3, #0
 8012554:	d106      	bne.n	8012564 <ipfrag_free_pbuf_custom+0x20>
 8012556:	4b11      	ldr	r3, [pc, #68]	; (801259c <ipfrag_free_pbuf_custom+0x58>)
 8012558:	f240 22ce 	movw	r2, #718	; 0x2ce
 801255c:	4910      	ldr	r1, [pc, #64]	; (80125a0 <ipfrag_free_pbuf_custom+0x5c>)
 801255e:	4811      	ldr	r0, [pc, #68]	; (80125a4 <ipfrag_free_pbuf_custom+0x60>)
 8012560:	f000 fcf2 	bl	8012f48 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8012564:	68fa      	ldr	r2, [r7, #12]
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	429a      	cmp	r2, r3
 801256a:	d006      	beq.n	801257a <ipfrag_free_pbuf_custom+0x36>
 801256c:	4b0b      	ldr	r3, [pc, #44]	; (801259c <ipfrag_free_pbuf_custom+0x58>)
 801256e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8012572:	490d      	ldr	r1, [pc, #52]	; (80125a8 <ipfrag_free_pbuf_custom+0x64>)
 8012574:	480b      	ldr	r0, [pc, #44]	; (80125a4 <ipfrag_free_pbuf_custom+0x60>)
 8012576:	f000 fce7 	bl	8012f48 <iprintf>
  if (pcr->original != NULL) {
 801257a:	68fb      	ldr	r3, [r7, #12]
 801257c:	695b      	ldr	r3, [r3, #20]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d004      	beq.n	801258c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	695b      	ldr	r3, [r3, #20]
 8012586:	4618      	mov	r0, r3
 8012588:	f7f8 f846 	bl	800a618 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801258c:	68f8      	ldr	r0, [r7, #12]
 801258e:	f7ff ffbd 	bl	801250c <ip_frag_free_pbuf_custom_ref>
}
 8012592:	bf00      	nop
 8012594:	3710      	adds	r7, #16
 8012596:	46bd      	mov	sp, r7
 8012598:	bd80      	pop	{r7, pc}
 801259a:	bf00      	nop
 801259c:	08016684 	.word	0x08016684
 80125a0:	08016848 	.word	0x08016848
 80125a4:	080166cc 	.word	0x080166cc
 80125a8:	08016854 	.word	0x08016854

080125ac <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80125ac:	b580      	push	{r7, lr}
 80125ae:	b094      	sub	sp, #80	; 0x50
 80125b0:	af02      	add	r7, sp, #8
 80125b2:	60f8      	str	r0, [r7, #12]
 80125b4:	60b9      	str	r1, [r7, #8]
 80125b6:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80125b8:	2300      	movs	r3, #0
 80125ba:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80125be:	68bb      	ldr	r3, [r7, #8]
 80125c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80125c2:	3b14      	subs	r3, #20
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	da00      	bge.n	80125ca <ip4_frag+0x1e>
 80125c8:	3307      	adds	r3, #7
 80125ca:	10db      	asrs	r3, r3, #3
 80125cc:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80125ce:	2314      	movs	r3, #20
 80125d0:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	685b      	ldr	r3, [r3, #4]
 80125d6:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80125d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80125da:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80125dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125de:	781b      	ldrb	r3, [r3, #0]
 80125e0:	f003 030f 	and.w	r3, r3, #15
 80125e4:	b2db      	uxtb	r3, r3
 80125e6:	009b      	lsls	r3, r3, #2
 80125e8:	b2db      	uxtb	r3, r3
 80125ea:	2b14      	cmp	r3, #20
 80125ec:	d002      	beq.n	80125f4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80125ee:	f06f 0305 	mvn.w	r3, #5
 80125f2:	e110      	b.n	8012816 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	895b      	ldrh	r3, [r3, #10]
 80125f8:	2b13      	cmp	r3, #19
 80125fa:	d809      	bhi.n	8012610 <ip4_frag+0x64>
 80125fc:	4b88      	ldr	r3, [pc, #544]	; (8012820 <ip4_frag+0x274>)
 80125fe:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8012602:	4988      	ldr	r1, [pc, #544]	; (8012824 <ip4_frag+0x278>)
 8012604:	4888      	ldr	r0, [pc, #544]	; (8012828 <ip4_frag+0x27c>)
 8012606:	f000 fc9f 	bl	8012f48 <iprintf>
 801260a:	f06f 0305 	mvn.w	r3, #5
 801260e:	e102      	b.n	8012816 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8012610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012612:	88db      	ldrh	r3, [r3, #6]
 8012614:	b29b      	uxth	r3, r3
 8012616:	4618      	mov	r0, r3
 8012618:	f7f6 fc52 	bl	8008ec0 <lwip_htons>
 801261c:	4603      	mov	r3, r0
 801261e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8012620:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012622:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012626:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801262a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801262c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012630:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	891b      	ldrh	r3, [r3, #8]
 8012636:	3b14      	subs	r3, #20
 8012638:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801263c:	e0e1      	b.n	8012802 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801263e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012640:	00db      	lsls	r3, r3, #3
 8012642:	b29b      	uxth	r3, r3
 8012644:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012648:	4293      	cmp	r3, r2
 801264a:	bf28      	it	cs
 801264c:	4613      	movcs	r3, r2
 801264e:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8012650:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012654:	2114      	movs	r1, #20
 8012656:	200e      	movs	r0, #14
 8012658:	f7f7 fcfa 	bl	800a050 <pbuf_alloc>
 801265c:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012660:	2b00      	cmp	r3, #0
 8012662:	f000 80d5 	beq.w	8012810 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8012666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012668:	895b      	ldrh	r3, [r3, #10]
 801266a:	2b13      	cmp	r3, #19
 801266c:	d806      	bhi.n	801267c <ip4_frag+0xd0>
 801266e:	4b6c      	ldr	r3, [pc, #432]	; (8012820 <ip4_frag+0x274>)
 8012670:	f44f 7249 	mov.w	r2, #804	; 0x324
 8012674:	496d      	ldr	r1, [pc, #436]	; (801282c <ip4_frag+0x280>)
 8012676:	486c      	ldr	r0, [pc, #432]	; (8012828 <ip4_frag+0x27c>)
 8012678:	f000 fc66 	bl	8012f48 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801267c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801267e:	685b      	ldr	r3, [r3, #4]
 8012680:	2214      	movs	r2, #20
 8012682:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012684:	4618      	mov	r0, r3
 8012686:	f000 fbee 	bl	8012e66 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801268c:	685b      	ldr	r3, [r3, #4]
 801268e:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8012690:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012692:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8012696:	e064      	b.n	8012762 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	895a      	ldrh	r2, [r3, #10]
 801269c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801269e:	1ad3      	subs	r3, r2, r3
 80126a0:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	895b      	ldrh	r3, [r3, #10]
 80126a6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80126a8:	429a      	cmp	r2, r3
 80126aa:	d906      	bls.n	80126ba <ip4_frag+0x10e>
 80126ac:	4b5c      	ldr	r3, [pc, #368]	; (8012820 <ip4_frag+0x274>)
 80126ae:	f240 322d 	movw	r2, #813	; 0x32d
 80126b2:	495f      	ldr	r1, [pc, #380]	; (8012830 <ip4_frag+0x284>)
 80126b4:	485c      	ldr	r0, [pc, #368]	; (8012828 <ip4_frag+0x27c>)
 80126b6:	f000 fc47 	bl	8012f48 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80126ba:	8bfa      	ldrh	r2, [r7, #30]
 80126bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80126c0:	4293      	cmp	r3, r2
 80126c2:	bf28      	it	cs
 80126c4:	4613      	movcs	r3, r2
 80126c6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80126ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d105      	bne.n	80126de <ip4_frag+0x132>
        poff = 0;
 80126d2:	2300      	movs	r3, #0
 80126d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	60fb      	str	r3, [r7, #12]
        continue;
 80126dc:	e041      	b.n	8012762 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80126de:	f7ff ff0d 	bl	80124fc <ip_frag_alloc_pbuf_custom_ref>
 80126e2:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80126e4:	69bb      	ldr	r3, [r7, #24]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d103      	bne.n	80126f2 <ip4_frag+0x146>
        pbuf_free(rambuf);
 80126ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80126ec:	f7f7 ff94 	bl	800a618 <pbuf_free>
        goto memerr;
 80126f0:	e08f      	b.n	8012812 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80126f2:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80126f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80126fa:	4413      	add	r3, r2
 80126fc:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8012700:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8012704:	9201      	str	r2, [sp, #4]
 8012706:	9300      	str	r3, [sp, #0]
 8012708:	4603      	mov	r3, r0
 801270a:	2241      	movs	r2, #65	; 0x41
 801270c:	2000      	movs	r0, #0
 801270e:	f7f7 fdc9 	bl	800a2a4 <pbuf_alloced_custom>
 8012712:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8012714:	697b      	ldr	r3, [r7, #20]
 8012716:	2b00      	cmp	r3, #0
 8012718:	d106      	bne.n	8012728 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801271a:	69b8      	ldr	r0, [r7, #24]
 801271c:	f7ff fef6 	bl	801250c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012720:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012722:	f7f7 ff79 	bl	800a618 <pbuf_free>
        goto memerr;
 8012726:	e074      	b.n	8012812 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8012728:	68f8      	ldr	r0, [r7, #12]
 801272a:	f7f8 f81b 	bl	800a764 <pbuf_ref>
      pcr->original = p;
 801272e:	69bb      	ldr	r3, [r7, #24]
 8012730:	68fa      	ldr	r2, [r7, #12]
 8012732:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8012734:	69bb      	ldr	r3, [r7, #24]
 8012736:	4a3f      	ldr	r2, [pc, #252]	; (8012834 <ip4_frag+0x288>)
 8012738:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801273a:	6979      	ldr	r1, [r7, #20]
 801273c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801273e:	f7f8 f839 	bl	800a7b4 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8012742:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8012746:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801274a:	1ad3      	subs	r3, r2, r3
 801274c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8012750:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8012754:	2b00      	cmp	r3, #0
 8012756:	d004      	beq.n	8012762 <ip4_frag+0x1b6>
        poff = 0;
 8012758:	2300      	movs	r3, #0
 801275a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801275c:	68fb      	ldr	r3, [r7, #12]
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8012762:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8012766:	2b00      	cmp	r3, #0
 8012768:	d196      	bne.n	8012698 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801276a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801276c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8012770:	4413      	add	r3, r2
 8012772:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8012774:	68bb      	ldr	r3, [r7, #8]
 8012776:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012778:	f1a3 0213 	sub.w	r2, r3, #19
 801277c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012780:	429a      	cmp	r2, r3
 8012782:	bfcc      	ite	gt
 8012784:	2301      	movgt	r3, #1
 8012786:	2300      	movle	r3, #0
 8012788:	b2db      	uxtb	r3, r3
 801278a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801278c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8012790:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012794:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8012796:	6a3b      	ldr	r3, [r7, #32]
 8012798:	2b00      	cmp	r3, #0
 801279a:	d002      	beq.n	80127a2 <ip4_frag+0x1f6>
 801279c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d003      	beq.n	80127aa <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80127a2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80127a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80127a8:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80127aa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80127ac:	4618      	mov	r0, r3
 80127ae:	f7f6 fb87 	bl	8008ec0 <lwip_htons>
 80127b2:	4603      	mov	r3, r0
 80127b4:	461a      	mov	r2, r3
 80127b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127b8:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80127ba:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80127bc:	3314      	adds	r3, #20
 80127be:	b29b      	uxth	r3, r3
 80127c0:	4618      	mov	r0, r3
 80127c2:	f7f6 fb7d 	bl	8008ec0 <lwip_htons>
 80127c6:	4603      	mov	r3, r0
 80127c8:	461a      	mov	r2, r3
 80127ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127cc:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80127ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127d0:	2200      	movs	r2, #0
 80127d2:	729a      	strb	r2, [r3, #10]
 80127d4:	2200      	movs	r2, #0
 80127d6:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80127d8:	68bb      	ldr	r3, [r7, #8]
 80127da:	695b      	ldr	r3, [r3, #20]
 80127dc:	687a      	ldr	r2, [r7, #4]
 80127de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80127e0:	68b8      	ldr	r0, [r7, #8]
 80127e2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80127e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80127e6:	f7f7 ff17 	bl	800a618 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80127ea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80127ee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80127f0:	1ad3      	subs	r3, r2, r3
 80127f2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80127f6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80127fa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80127fc:	4413      	add	r3, r2
 80127fe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8012802:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012806:	2b00      	cmp	r3, #0
 8012808:	f47f af19 	bne.w	801263e <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801280c:	2300      	movs	r3, #0
 801280e:	e002      	b.n	8012816 <ip4_frag+0x26a>
      goto memerr;
 8012810:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8012812:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012816:	4618      	mov	r0, r3
 8012818:	3748      	adds	r7, #72	; 0x48
 801281a:	46bd      	mov	sp, r7
 801281c:	bd80      	pop	{r7, pc}
 801281e:	bf00      	nop
 8012820:	08016684 	.word	0x08016684
 8012824:	08016860 	.word	0x08016860
 8012828:	080166cc 	.word	0x080166cc
 801282c:	0801687c 	.word	0x0801687c
 8012830:	0801689c 	.word	0x0801689c
 8012834:	08012545 	.word	0x08012545

08012838 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8012838:	b580      	push	{r7, lr}
 801283a:	b086      	sub	sp, #24
 801283c:	af00      	add	r7, sp, #0
 801283e:	6078      	str	r0, [r7, #4]
 8012840:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8012842:	230e      	movs	r3, #14
 8012844:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	895b      	ldrh	r3, [r3, #10]
 801284a:	2b0e      	cmp	r3, #14
 801284c:	d96e      	bls.n	801292c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	7bdb      	ldrb	r3, [r3, #15]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d106      	bne.n	8012864 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8012856:	683b      	ldr	r3, [r7, #0]
 8012858:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801285c:	3301      	adds	r3, #1
 801285e:	b2da      	uxtb	r2, r3
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	685b      	ldr	r3, [r3, #4]
 8012868:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801286a:	693b      	ldr	r3, [r7, #16]
 801286c:	7b1a      	ldrb	r2, [r3, #12]
 801286e:	7b5b      	ldrb	r3, [r3, #13]
 8012870:	021b      	lsls	r3, r3, #8
 8012872:	4313      	orrs	r3, r2
 8012874:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8012876:	693b      	ldr	r3, [r7, #16]
 8012878:	781b      	ldrb	r3, [r3, #0]
 801287a:	f003 0301 	and.w	r3, r3, #1
 801287e:	2b00      	cmp	r3, #0
 8012880:	d023      	beq.n	80128ca <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8012882:	693b      	ldr	r3, [r7, #16]
 8012884:	781b      	ldrb	r3, [r3, #0]
 8012886:	2b01      	cmp	r3, #1
 8012888:	d10f      	bne.n	80128aa <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801288a:	693b      	ldr	r3, [r7, #16]
 801288c:	785b      	ldrb	r3, [r3, #1]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d11b      	bne.n	80128ca <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8012892:	693b      	ldr	r3, [r7, #16]
 8012894:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012896:	2b5e      	cmp	r3, #94	; 0x5e
 8012898:	d117      	bne.n	80128ca <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	7b5b      	ldrb	r3, [r3, #13]
 801289e:	f043 0310 	orr.w	r3, r3, #16
 80128a2:	b2da      	uxtb	r2, r3
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	735a      	strb	r2, [r3, #13]
 80128a8:	e00f      	b.n	80128ca <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80128aa:	693b      	ldr	r3, [r7, #16]
 80128ac:	2206      	movs	r2, #6
 80128ae:	4928      	ldr	r1, [pc, #160]	; (8012950 <ethernet_input+0x118>)
 80128b0:	4618      	mov	r0, r3
 80128b2:	f000 faca 	bl	8012e4a <memcmp>
 80128b6:	4603      	mov	r3, r0
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d106      	bne.n	80128ca <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	7b5b      	ldrb	r3, [r3, #13]
 80128c0:	f043 0308 	orr.w	r3, r3, #8
 80128c4:	b2da      	uxtb	r2, r3
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80128ca:	89fb      	ldrh	r3, [r7, #14]
 80128cc:	2b08      	cmp	r3, #8
 80128ce:	d003      	beq.n	80128d8 <ethernet_input+0xa0>
 80128d0:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80128d4:	d014      	beq.n	8012900 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80128d6:	e032      	b.n	801293e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80128d8:	683b      	ldr	r3, [r7, #0]
 80128da:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80128de:	f003 0308 	and.w	r3, r3, #8
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d024      	beq.n	8012930 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80128e6:	8afb      	ldrh	r3, [r7, #22]
 80128e8:	4619      	mov	r1, r3
 80128ea:	6878      	ldr	r0, [r7, #4]
 80128ec:	f7f7 fe0e 	bl	800a50c <pbuf_remove_header>
 80128f0:	4603      	mov	r3, r0
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d11e      	bne.n	8012934 <ethernet_input+0xfc>
        ip4_input(p, netif);
 80128f6:	6839      	ldr	r1, [r7, #0]
 80128f8:	6878      	ldr	r0, [r7, #4]
 80128fa:	f7fe ff27 	bl	801174c <ip4_input>
      break;
 80128fe:	e013      	b.n	8012928 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012900:	683b      	ldr	r3, [r7, #0]
 8012902:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012906:	f003 0308 	and.w	r3, r3, #8
 801290a:	2b00      	cmp	r3, #0
 801290c:	d014      	beq.n	8012938 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801290e:	8afb      	ldrh	r3, [r7, #22]
 8012910:	4619      	mov	r1, r3
 8012912:	6878      	ldr	r0, [r7, #4]
 8012914:	f7f7 fdfa 	bl	800a50c <pbuf_remove_header>
 8012918:	4603      	mov	r3, r0
 801291a:	2b00      	cmp	r3, #0
 801291c:	d10e      	bne.n	801293c <ethernet_input+0x104>
        etharp_input(p, netif);
 801291e:	6839      	ldr	r1, [r7, #0]
 8012920:	6878      	ldr	r0, [r7, #4]
 8012922:	f7fe f8c7 	bl	8010ab4 <etharp_input>
      break;
 8012926:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8012928:	2300      	movs	r3, #0
 801292a:	e00c      	b.n	8012946 <ethernet_input+0x10e>
    goto free_and_return;
 801292c:	bf00      	nop
 801292e:	e006      	b.n	801293e <ethernet_input+0x106>
        goto free_and_return;
 8012930:	bf00      	nop
 8012932:	e004      	b.n	801293e <ethernet_input+0x106>
        goto free_and_return;
 8012934:	bf00      	nop
 8012936:	e002      	b.n	801293e <ethernet_input+0x106>
        goto free_and_return;
 8012938:	bf00      	nop
 801293a:	e000      	b.n	801293e <ethernet_input+0x106>
        goto free_and_return;
 801293c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801293e:	6878      	ldr	r0, [r7, #4]
 8012940:	f7f7 fe6a 	bl	800a618 <pbuf_free>
  return ERR_OK;
 8012944:	2300      	movs	r3, #0
}
 8012946:	4618      	mov	r0, r3
 8012948:	3718      	adds	r7, #24
 801294a:	46bd      	mov	sp, r7
 801294c:	bd80      	pop	{r7, pc}
 801294e:	bf00      	nop
 8012950:	08016a6c 	.word	0x08016a6c

08012954 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8012954:	b580      	push	{r7, lr}
 8012956:	b086      	sub	sp, #24
 8012958:	af00      	add	r7, sp, #0
 801295a:	60f8      	str	r0, [r7, #12]
 801295c:	60b9      	str	r1, [r7, #8]
 801295e:	607a      	str	r2, [r7, #4]
 8012960:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8012962:	8c3b      	ldrh	r3, [r7, #32]
 8012964:	4618      	mov	r0, r3
 8012966:	f7f6 faab 	bl	8008ec0 <lwip_htons>
 801296a:	4603      	mov	r3, r0
 801296c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801296e:	210e      	movs	r1, #14
 8012970:	68b8      	ldr	r0, [r7, #8]
 8012972:	f7f7 fdbb 	bl	800a4ec <pbuf_add_header>
 8012976:	4603      	mov	r3, r0
 8012978:	2b00      	cmp	r3, #0
 801297a:	d125      	bne.n	80129c8 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801297c:	68bb      	ldr	r3, [r7, #8]
 801297e:	685b      	ldr	r3, [r3, #4]
 8012980:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8012982:	693b      	ldr	r3, [r7, #16]
 8012984:	8afa      	ldrh	r2, [r7, #22]
 8012986:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8012988:	693b      	ldr	r3, [r7, #16]
 801298a:	2206      	movs	r2, #6
 801298c:	6839      	ldr	r1, [r7, #0]
 801298e:	4618      	mov	r0, r3
 8012990:	f000 fa69 	bl	8012e66 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8012994:	693b      	ldr	r3, [r7, #16]
 8012996:	3306      	adds	r3, #6
 8012998:	2206      	movs	r2, #6
 801299a:	6879      	ldr	r1, [r7, #4]
 801299c:	4618      	mov	r0, r3
 801299e:	f000 fa62 	bl	8012e66 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80129a8:	2b06      	cmp	r3, #6
 80129aa:	d006      	beq.n	80129ba <ethernet_output+0x66>
 80129ac:	4b0a      	ldr	r3, [pc, #40]	; (80129d8 <ethernet_output+0x84>)
 80129ae:	f44f 7299 	mov.w	r2, #306	; 0x132
 80129b2:	490a      	ldr	r1, [pc, #40]	; (80129dc <ethernet_output+0x88>)
 80129b4:	480a      	ldr	r0, [pc, #40]	; (80129e0 <ethernet_output+0x8c>)
 80129b6:	f000 fac7 	bl	8012f48 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	699b      	ldr	r3, [r3, #24]
 80129be:	68b9      	ldr	r1, [r7, #8]
 80129c0:	68f8      	ldr	r0, [r7, #12]
 80129c2:	4798      	blx	r3
 80129c4:	4603      	mov	r3, r0
 80129c6:	e002      	b.n	80129ce <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80129c8:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80129ca:	f06f 0301 	mvn.w	r3, #1
}
 80129ce:	4618      	mov	r0, r3
 80129d0:	3718      	adds	r7, #24
 80129d2:	46bd      	mov	sp, r7
 80129d4:	bd80      	pop	{r7, pc}
 80129d6:	bf00      	nop
 80129d8:	080168ac 	.word	0x080168ac
 80129dc:	080168e4 	.word	0x080168e4
 80129e0:	08016918 	.word	0x08016918

080129e4 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 80129e4:	b580      	push	{r7, lr}
 80129e6:	b086      	sub	sp, #24
 80129e8:	af00      	add	r7, sp, #0
 80129ea:	6078      	str	r0, [r7, #4]
 80129ec:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 80129ee:	683b      	ldr	r3, [r7, #0]
 80129f0:	60bb      	str	r3, [r7, #8]
 80129f2:	2304      	movs	r3, #4
 80129f4:	60fb      	str	r3, [r7, #12]
 80129f6:	2300      	movs	r3, #0
 80129f8:	613b      	str	r3, [r7, #16]
 80129fa:	2300      	movs	r3, #0
 80129fc:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 80129fe:	f107 0308 	add.w	r3, r7, #8
 8012a02:	2100      	movs	r1, #0
 8012a04:	4618      	mov	r0, r3
 8012a06:	f7f3 fb1f 	bl	8006048 <osMessageCreate>
 8012a0a:	4602      	mov	r2, r0
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d102      	bne.n	8012a1e <sys_mbox_new+0x3a>
    return ERR_MEM;
 8012a18:	f04f 33ff 	mov.w	r3, #4294967295
 8012a1c:	e000      	b.n	8012a20 <sys_mbox_new+0x3c>

  return ERR_OK;
 8012a1e:	2300      	movs	r3, #0
}
 8012a20:	4618      	mov	r0, r3
 8012a22:	3718      	adds	r7, #24
 8012a24:	46bd      	mov	sp, r7
 8012a26:	bd80      	pop	{r7, pc}

08012a28 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8012a28:	b580      	push	{r7, lr}
 8012a2a:	b084      	sub	sp, #16
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	6078      	str	r0, [r7, #4]
 8012a30:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	6839      	ldr	r1, [r7, #0]
 8012a38:	2200      	movs	r2, #0
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	f7f3 fb2c 	bl	8006098 <osMessagePut>
 8012a40:	4603      	mov	r3, r0
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d102      	bne.n	8012a4c <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8012a46:	2300      	movs	r3, #0
 8012a48:	73fb      	strb	r3, [r7, #15]
 8012a4a:	e001      	b.n	8012a50 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8012a4c:	23ff      	movs	r3, #255	; 0xff
 8012a4e:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8012a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012a54:	4618      	mov	r0, r3
 8012a56:	3710      	adds	r7, #16
 8012a58:	46bd      	mov	sp, r7
 8012a5a:	bd80      	pop	{r7, pc}

08012a5c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8012a5c:	b580      	push	{r7, lr}
 8012a5e:	b08c      	sub	sp, #48	; 0x30
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	61f8      	str	r0, [r7, #28]
 8012a64:	61b9      	str	r1, [r7, #24]
 8012a66:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8012a68:	f7f3 f92b 	bl	8005cc2 <osKernelSysTick>
 8012a6c:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8012a6e:	697b      	ldr	r3, [r7, #20]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d017      	beq.n	8012aa4 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8012a74:	69fb      	ldr	r3, [r7, #28]
 8012a76:	6819      	ldr	r1, [r3, #0]
 8012a78:	f107 0320 	add.w	r3, r7, #32
 8012a7c:	697a      	ldr	r2, [r7, #20]
 8012a7e:	4618      	mov	r0, r3
 8012a80:	f7f3 fb4a 	bl	8006118 <osMessageGet>

    if(event.status == osEventMessage)
 8012a84:	6a3b      	ldr	r3, [r7, #32]
 8012a86:	2b10      	cmp	r3, #16
 8012a88:	d109      	bne.n	8012a9e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8012a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a8c:	461a      	mov	r2, r3
 8012a8e:	69bb      	ldr	r3, [r7, #24]
 8012a90:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8012a92:	f7f3 f916 	bl	8005cc2 <osKernelSysTick>
 8012a96:	4602      	mov	r2, r0
 8012a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a9a:	1ad3      	subs	r3, r2, r3
 8012a9c:	e019      	b.n	8012ad2 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8012a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8012aa2:	e016      	b.n	8012ad2 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8012aa4:	69fb      	ldr	r3, [r7, #28]
 8012aa6:	6819      	ldr	r1, [r3, #0]
 8012aa8:	463b      	mov	r3, r7
 8012aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8012aae:	4618      	mov	r0, r3
 8012ab0:	f7f3 fb32 	bl	8006118 <osMessageGet>
 8012ab4:	f107 0320 	add.w	r3, r7, #32
 8012ab8:	463a      	mov	r2, r7
 8012aba:	ca07      	ldmia	r2, {r0, r1, r2}
 8012abc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8012ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ac2:	461a      	mov	r2, r3
 8012ac4:	69bb      	ldr	r3, [r7, #24]
 8012ac6:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8012ac8:	f7f3 f8fb 	bl	8005cc2 <osKernelSysTick>
 8012acc:	4602      	mov	r2, r0
 8012ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ad0:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8012ad2:	4618      	mov	r0, r3
 8012ad4:	3730      	adds	r7, #48	; 0x30
 8012ad6:	46bd      	mov	sp, r7
 8012ad8:	bd80      	pop	{r7, pc}

08012ada <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8012ada:	b480      	push	{r7}
 8012adc:	b083      	sub	sp, #12
 8012ade:	af00      	add	r7, sp, #0
 8012ae0:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d101      	bne.n	8012aee <sys_mbox_valid+0x14>
    return 0;
 8012aea:	2300      	movs	r3, #0
 8012aec:	e000      	b.n	8012af0 <sys_mbox_valid+0x16>
  else
    return 1;
 8012aee:	2301      	movs	r3, #1
}
 8012af0:	4618      	mov	r0, r3
 8012af2:	370c      	adds	r7, #12
 8012af4:	46bd      	mov	sp, r7
 8012af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012afa:	4770      	bx	lr

08012afc <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8012afc:	b580      	push	{r7, lr}
 8012afe:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8012b00:	4803      	ldr	r0, [pc, #12]	; (8012b10 <sys_init+0x14>)
 8012b02:	f7f3 f94e 	bl	8005da2 <osMutexCreate>
 8012b06:	4603      	mov	r3, r0
 8012b08:	4a02      	ldr	r2, [pc, #8]	; (8012b14 <sys_init+0x18>)
 8012b0a:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8012b0c:	bf00      	nop
 8012b0e:	bd80      	pop	{r7, pc}
 8012b10:	08016a7c 	.word	0x08016a7c
 8012b14:	2000eb94 	.word	0x2000eb94

08012b18 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b084      	sub	sp, #16
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8012b20:	2300      	movs	r3, #0
 8012b22:	60bb      	str	r3, [r7, #8]
 8012b24:	2300      	movs	r3, #0
 8012b26:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8012b28:	f107 0308 	add.w	r3, r7, #8
 8012b2c:	4618      	mov	r0, r3
 8012b2e:	f7f3 f938 	bl	8005da2 <osMutexCreate>
 8012b32:	4602      	mov	r2, r0
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d102      	bne.n	8012b46 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8012b40:	f04f 33ff 	mov.w	r3, #4294967295
 8012b44:	e000      	b.n	8012b48 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8012b46:	2300      	movs	r3, #0
}
 8012b48:	4618      	mov	r0, r3
 8012b4a:	3710      	adds	r7, #16
 8012b4c:	46bd      	mov	sp, r7
 8012b4e:	bd80      	pop	{r7, pc}

08012b50 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8012b50:	b580      	push	{r7, lr}
 8012b52:	b082      	sub	sp, #8
 8012b54:	af00      	add	r7, sp, #0
 8012b56:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8012b60:	4618      	mov	r0, r3
 8012b62:	f7f3 f937 	bl	8005dd4 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8012b66:	bf00      	nop
 8012b68:	3708      	adds	r7, #8
 8012b6a:	46bd      	mov	sp, r7
 8012b6c:	bd80      	pop	{r7, pc}

08012b6e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8012b6e:	b580      	push	{r7, lr}
 8012b70:	b082      	sub	sp, #8
 8012b72:	af00      	add	r7, sp, #0
 8012b74:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	f7f3 f978 	bl	8005e70 <osMutexRelease>
}
 8012b80:	bf00      	nop
 8012b82:	3708      	adds	r7, #8
 8012b84:	46bd      	mov	sp, r7
 8012b86:	bd80      	pop	{r7, pc}

08012b88 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8012b88:	b580      	push	{r7, lr}
 8012b8a:	b08c      	sub	sp, #48	; 0x30
 8012b8c:	af00      	add	r7, sp, #0
 8012b8e:	60f8      	str	r0, [r7, #12]
 8012b90:	60b9      	str	r1, [r7, #8]
 8012b92:	607a      	str	r2, [r7, #4]
 8012b94:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8012b96:	f107 0314 	add.w	r3, r7, #20
 8012b9a:	2200      	movs	r2, #0
 8012b9c:	601a      	str	r2, [r3, #0]
 8012b9e:	605a      	str	r2, [r3, #4]
 8012ba0:	609a      	str	r2, [r3, #8]
 8012ba2:	60da      	str	r2, [r3, #12]
 8012ba4:	611a      	str	r2, [r3, #16]
 8012ba6:	615a      	str	r2, [r3, #20]
 8012ba8:	619a      	str	r2, [r3, #24]
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	617b      	str	r3, [r7, #20]
 8012bae:	68bb      	ldr	r3, [r7, #8]
 8012bb0:	61bb      	str	r3, [r7, #24]
 8012bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bb4:	b21b      	sxth	r3, r3
 8012bb6:	83bb      	strh	r3, [r7, #28]
 8012bb8:	683b      	ldr	r3, [r7, #0]
 8012bba:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8012bbc:	f107 0314 	add.w	r3, r7, #20
 8012bc0:	6879      	ldr	r1, [r7, #4]
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	f7f3 f88d 	bl	8005ce2 <osThreadCreate>
 8012bc8:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8012bca:	4618      	mov	r0, r3
 8012bcc:	3730      	adds	r7, #48	; 0x30
 8012bce:	46bd      	mov	sp, r7
 8012bd0:	bd80      	pop	{r7, pc}
	...

08012bd4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8012bd4:	b580      	push	{r7, lr}
 8012bd6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8012bd8:	4b04      	ldr	r3, [pc, #16]	; (8012bec <sys_arch_protect+0x18>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8012be0:	4618      	mov	r0, r3
 8012be2:	f7f3 f8f7 	bl	8005dd4 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8012be6:	2301      	movs	r3, #1
}
 8012be8:	4618      	mov	r0, r3
 8012bea:	bd80      	pop	{r7, pc}
 8012bec:	2000eb94 	.word	0x2000eb94

08012bf0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8012bf0:	b580      	push	{r7, lr}
 8012bf2:	b082      	sub	sp, #8
 8012bf4:	af00      	add	r7, sp, #0
 8012bf6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8012bf8:	4b04      	ldr	r3, [pc, #16]	; (8012c0c <sys_arch_unprotect+0x1c>)
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	4618      	mov	r0, r3
 8012bfe:	f7f3 f937 	bl	8005e70 <osMutexRelease>
}
 8012c02:	bf00      	nop
 8012c04:	3708      	adds	r7, #8
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}
 8012c0a:	bf00      	nop
 8012c0c:	2000eb94 	.word	0x2000eb94

08012c10 <std>:
 8012c10:	2300      	movs	r3, #0
 8012c12:	b510      	push	{r4, lr}
 8012c14:	4604      	mov	r4, r0
 8012c16:	e9c0 3300 	strd	r3, r3, [r0]
 8012c1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012c1e:	6083      	str	r3, [r0, #8]
 8012c20:	8181      	strh	r1, [r0, #12]
 8012c22:	6643      	str	r3, [r0, #100]	; 0x64
 8012c24:	81c2      	strh	r2, [r0, #14]
 8012c26:	6183      	str	r3, [r0, #24]
 8012c28:	4619      	mov	r1, r3
 8012c2a:	2208      	movs	r2, #8
 8012c2c:	305c      	adds	r0, #92	; 0x5c
 8012c2e:	f000 f928 	bl	8012e82 <memset>
 8012c32:	4b05      	ldr	r3, [pc, #20]	; (8012c48 <std+0x38>)
 8012c34:	6263      	str	r3, [r4, #36]	; 0x24
 8012c36:	4b05      	ldr	r3, [pc, #20]	; (8012c4c <std+0x3c>)
 8012c38:	62a3      	str	r3, [r4, #40]	; 0x28
 8012c3a:	4b05      	ldr	r3, [pc, #20]	; (8012c50 <std+0x40>)
 8012c3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012c3e:	4b05      	ldr	r3, [pc, #20]	; (8012c54 <std+0x44>)
 8012c40:	6224      	str	r4, [r4, #32]
 8012c42:	6323      	str	r3, [r4, #48]	; 0x30
 8012c44:	bd10      	pop	{r4, pc}
 8012c46:	bf00      	nop
 8012c48:	080130ed 	.word	0x080130ed
 8012c4c:	0801310f 	.word	0x0801310f
 8012c50:	08013147 	.word	0x08013147
 8012c54:	0801316b 	.word	0x0801316b

08012c58 <_cleanup_r>:
 8012c58:	4901      	ldr	r1, [pc, #4]	; (8012c60 <_cleanup_r+0x8>)
 8012c5a:	f000 b8af 	b.w	8012dbc <_fwalk_reent>
 8012c5e:	bf00      	nop
 8012c60:	08013301 	.word	0x08013301

08012c64 <__sfmoreglue>:
 8012c64:	b570      	push	{r4, r5, r6, lr}
 8012c66:	1e4a      	subs	r2, r1, #1
 8012c68:	2568      	movs	r5, #104	; 0x68
 8012c6a:	4355      	muls	r5, r2
 8012c6c:	460e      	mov	r6, r1
 8012c6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012c72:	f000 f90f 	bl	8012e94 <_malloc_r>
 8012c76:	4604      	mov	r4, r0
 8012c78:	b140      	cbz	r0, 8012c8c <__sfmoreglue+0x28>
 8012c7a:	2100      	movs	r1, #0
 8012c7c:	e9c0 1600 	strd	r1, r6, [r0]
 8012c80:	300c      	adds	r0, #12
 8012c82:	60a0      	str	r0, [r4, #8]
 8012c84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012c88:	f000 f8fb 	bl	8012e82 <memset>
 8012c8c:	4620      	mov	r0, r4
 8012c8e:	bd70      	pop	{r4, r5, r6, pc}

08012c90 <__sfp_lock_acquire>:
 8012c90:	4801      	ldr	r0, [pc, #4]	; (8012c98 <__sfp_lock_acquire+0x8>)
 8012c92:	f000 b8d8 	b.w	8012e46 <__retarget_lock_acquire_recursive>
 8012c96:	bf00      	nop
 8012c98:	2000eba0 	.word	0x2000eba0

08012c9c <__sfp_lock_release>:
 8012c9c:	4801      	ldr	r0, [pc, #4]	; (8012ca4 <__sfp_lock_release+0x8>)
 8012c9e:	f000 b8d3 	b.w	8012e48 <__retarget_lock_release_recursive>
 8012ca2:	bf00      	nop
 8012ca4:	2000eba0 	.word	0x2000eba0

08012ca8 <__sinit_lock_acquire>:
 8012ca8:	4801      	ldr	r0, [pc, #4]	; (8012cb0 <__sinit_lock_acquire+0x8>)
 8012caa:	f000 b8cc 	b.w	8012e46 <__retarget_lock_acquire_recursive>
 8012cae:	bf00      	nop
 8012cb0:	2000eb9b 	.word	0x2000eb9b

08012cb4 <__sinit_lock_release>:
 8012cb4:	4801      	ldr	r0, [pc, #4]	; (8012cbc <__sinit_lock_release+0x8>)
 8012cb6:	f000 b8c7 	b.w	8012e48 <__retarget_lock_release_recursive>
 8012cba:	bf00      	nop
 8012cbc:	2000eb9b 	.word	0x2000eb9b

08012cc0 <__sinit>:
 8012cc0:	b510      	push	{r4, lr}
 8012cc2:	4604      	mov	r4, r0
 8012cc4:	f7ff fff0 	bl	8012ca8 <__sinit_lock_acquire>
 8012cc8:	69a3      	ldr	r3, [r4, #24]
 8012cca:	b11b      	cbz	r3, 8012cd4 <__sinit+0x14>
 8012ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012cd0:	f7ff bff0 	b.w	8012cb4 <__sinit_lock_release>
 8012cd4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012cd8:	6523      	str	r3, [r4, #80]	; 0x50
 8012cda:	4b13      	ldr	r3, [pc, #76]	; (8012d28 <__sinit+0x68>)
 8012cdc:	4a13      	ldr	r2, [pc, #76]	; (8012d2c <__sinit+0x6c>)
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	62a2      	str	r2, [r4, #40]	; 0x28
 8012ce2:	42a3      	cmp	r3, r4
 8012ce4:	bf04      	itt	eq
 8012ce6:	2301      	moveq	r3, #1
 8012ce8:	61a3      	streq	r3, [r4, #24]
 8012cea:	4620      	mov	r0, r4
 8012cec:	f000 f820 	bl	8012d30 <__sfp>
 8012cf0:	6060      	str	r0, [r4, #4]
 8012cf2:	4620      	mov	r0, r4
 8012cf4:	f000 f81c 	bl	8012d30 <__sfp>
 8012cf8:	60a0      	str	r0, [r4, #8]
 8012cfa:	4620      	mov	r0, r4
 8012cfc:	f000 f818 	bl	8012d30 <__sfp>
 8012d00:	2200      	movs	r2, #0
 8012d02:	60e0      	str	r0, [r4, #12]
 8012d04:	2104      	movs	r1, #4
 8012d06:	6860      	ldr	r0, [r4, #4]
 8012d08:	f7ff ff82 	bl	8012c10 <std>
 8012d0c:	68a0      	ldr	r0, [r4, #8]
 8012d0e:	2201      	movs	r2, #1
 8012d10:	2109      	movs	r1, #9
 8012d12:	f7ff ff7d 	bl	8012c10 <std>
 8012d16:	68e0      	ldr	r0, [r4, #12]
 8012d18:	2202      	movs	r2, #2
 8012d1a:	2112      	movs	r1, #18
 8012d1c:	f7ff ff78 	bl	8012c10 <std>
 8012d20:	2301      	movs	r3, #1
 8012d22:	61a3      	str	r3, [r4, #24]
 8012d24:	e7d2      	b.n	8012ccc <__sinit+0xc>
 8012d26:	bf00      	nop
 8012d28:	08016ae4 	.word	0x08016ae4
 8012d2c:	08012c59 	.word	0x08012c59

08012d30 <__sfp>:
 8012d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d32:	4607      	mov	r7, r0
 8012d34:	f7ff ffac 	bl	8012c90 <__sfp_lock_acquire>
 8012d38:	4b1e      	ldr	r3, [pc, #120]	; (8012db4 <__sfp+0x84>)
 8012d3a:	681e      	ldr	r6, [r3, #0]
 8012d3c:	69b3      	ldr	r3, [r6, #24]
 8012d3e:	b913      	cbnz	r3, 8012d46 <__sfp+0x16>
 8012d40:	4630      	mov	r0, r6
 8012d42:	f7ff ffbd 	bl	8012cc0 <__sinit>
 8012d46:	3648      	adds	r6, #72	; 0x48
 8012d48:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012d4c:	3b01      	subs	r3, #1
 8012d4e:	d503      	bpl.n	8012d58 <__sfp+0x28>
 8012d50:	6833      	ldr	r3, [r6, #0]
 8012d52:	b30b      	cbz	r3, 8012d98 <__sfp+0x68>
 8012d54:	6836      	ldr	r6, [r6, #0]
 8012d56:	e7f7      	b.n	8012d48 <__sfp+0x18>
 8012d58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012d5c:	b9d5      	cbnz	r5, 8012d94 <__sfp+0x64>
 8012d5e:	4b16      	ldr	r3, [pc, #88]	; (8012db8 <__sfp+0x88>)
 8012d60:	60e3      	str	r3, [r4, #12]
 8012d62:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012d66:	6665      	str	r5, [r4, #100]	; 0x64
 8012d68:	f000 f86c 	bl	8012e44 <__retarget_lock_init_recursive>
 8012d6c:	f7ff ff96 	bl	8012c9c <__sfp_lock_release>
 8012d70:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012d74:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012d78:	6025      	str	r5, [r4, #0]
 8012d7a:	61a5      	str	r5, [r4, #24]
 8012d7c:	2208      	movs	r2, #8
 8012d7e:	4629      	mov	r1, r5
 8012d80:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012d84:	f000 f87d 	bl	8012e82 <memset>
 8012d88:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012d8c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012d90:	4620      	mov	r0, r4
 8012d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d94:	3468      	adds	r4, #104	; 0x68
 8012d96:	e7d9      	b.n	8012d4c <__sfp+0x1c>
 8012d98:	2104      	movs	r1, #4
 8012d9a:	4638      	mov	r0, r7
 8012d9c:	f7ff ff62 	bl	8012c64 <__sfmoreglue>
 8012da0:	4604      	mov	r4, r0
 8012da2:	6030      	str	r0, [r6, #0]
 8012da4:	2800      	cmp	r0, #0
 8012da6:	d1d5      	bne.n	8012d54 <__sfp+0x24>
 8012da8:	f7ff ff78 	bl	8012c9c <__sfp_lock_release>
 8012dac:	230c      	movs	r3, #12
 8012dae:	603b      	str	r3, [r7, #0]
 8012db0:	e7ee      	b.n	8012d90 <__sfp+0x60>
 8012db2:	bf00      	nop
 8012db4:	08016ae4 	.word	0x08016ae4
 8012db8:	ffff0001 	.word	0xffff0001

08012dbc <_fwalk_reent>:
 8012dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012dc0:	4606      	mov	r6, r0
 8012dc2:	4688      	mov	r8, r1
 8012dc4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012dc8:	2700      	movs	r7, #0
 8012dca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012dce:	f1b9 0901 	subs.w	r9, r9, #1
 8012dd2:	d505      	bpl.n	8012de0 <_fwalk_reent+0x24>
 8012dd4:	6824      	ldr	r4, [r4, #0]
 8012dd6:	2c00      	cmp	r4, #0
 8012dd8:	d1f7      	bne.n	8012dca <_fwalk_reent+0xe>
 8012dda:	4638      	mov	r0, r7
 8012ddc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012de0:	89ab      	ldrh	r3, [r5, #12]
 8012de2:	2b01      	cmp	r3, #1
 8012de4:	d907      	bls.n	8012df6 <_fwalk_reent+0x3a>
 8012de6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012dea:	3301      	adds	r3, #1
 8012dec:	d003      	beq.n	8012df6 <_fwalk_reent+0x3a>
 8012dee:	4629      	mov	r1, r5
 8012df0:	4630      	mov	r0, r6
 8012df2:	47c0      	blx	r8
 8012df4:	4307      	orrs	r7, r0
 8012df6:	3568      	adds	r5, #104	; 0x68
 8012df8:	e7e9      	b.n	8012dce <_fwalk_reent+0x12>
	...

08012dfc <__libc_init_array>:
 8012dfc:	b570      	push	{r4, r5, r6, lr}
 8012dfe:	4d0d      	ldr	r5, [pc, #52]	; (8012e34 <__libc_init_array+0x38>)
 8012e00:	4c0d      	ldr	r4, [pc, #52]	; (8012e38 <__libc_init_array+0x3c>)
 8012e02:	1b64      	subs	r4, r4, r5
 8012e04:	10a4      	asrs	r4, r4, #2
 8012e06:	2600      	movs	r6, #0
 8012e08:	42a6      	cmp	r6, r4
 8012e0a:	d109      	bne.n	8012e20 <__libc_init_array+0x24>
 8012e0c:	4d0b      	ldr	r5, [pc, #44]	; (8012e3c <__libc_init_array+0x40>)
 8012e0e:	4c0c      	ldr	r4, [pc, #48]	; (8012e40 <__libc_init_array+0x44>)
 8012e10:	f000 ffcc 	bl	8013dac <_init>
 8012e14:	1b64      	subs	r4, r4, r5
 8012e16:	10a4      	asrs	r4, r4, #2
 8012e18:	2600      	movs	r6, #0
 8012e1a:	42a6      	cmp	r6, r4
 8012e1c:	d105      	bne.n	8012e2a <__libc_init_array+0x2e>
 8012e1e:	bd70      	pop	{r4, r5, r6, pc}
 8012e20:	f855 3b04 	ldr.w	r3, [r5], #4
 8012e24:	4798      	blx	r3
 8012e26:	3601      	adds	r6, #1
 8012e28:	e7ee      	b.n	8012e08 <__libc_init_array+0xc>
 8012e2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012e2e:	4798      	blx	r3
 8012e30:	3601      	adds	r6, #1
 8012e32:	e7f2      	b.n	8012e1a <__libc_init_array+0x1e>
 8012e34:	08016bd8 	.word	0x08016bd8
 8012e38:	08016bd8 	.word	0x08016bd8
 8012e3c:	08016bd8 	.word	0x08016bd8
 8012e40:	08016bdc 	.word	0x08016bdc

08012e44 <__retarget_lock_init_recursive>:
 8012e44:	4770      	bx	lr

08012e46 <__retarget_lock_acquire_recursive>:
 8012e46:	4770      	bx	lr

08012e48 <__retarget_lock_release_recursive>:
 8012e48:	4770      	bx	lr

08012e4a <memcmp>:
 8012e4a:	b530      	push	{r4, r5, lr}
 8012e4c:	3901      	subs	r1, #1
 8012e4e:	2400      	movs	r4, #0
 8012e50:	42a2      	cmp	r2, r4
 8012e52:	d101      	bne.n	8012e58 <memcmp+0xe>
 8012e54:	2000      	movs	r0, #0
 8012e56:	e005      	b.n	8012e64 <memcmp+0x1a>
 8012e58:	5d03      	ldrb	r3, [r0, r4]
 8012e5a:	3401      	adds	r4, #1
 8012e5c:	5d0d      	ldrb	r5, [r1, r4]
 8012e5e:	42ab      	cmp	r3, r5
 8012e60:	d0f6      	beq.n	8012e50 <memcmp+0x6>
 8012e62:	1b58      	subs	r0, r3, r5
 8012e64:	bd30      	pop	{r4, r5, pc}

08012e66 <memcpy>:
 8012e66:	440a      	add	r2, r1
 8012e68:	4291      	cmp	r1, r2
 8012e6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8012e6e:	d100      	bne.n	8012e72 <memcpy+0xc>
 8012e70:	4770      	bx	lr
 8012e72:	b510      	push	{r4, lr}
 8012e74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012e78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012e7c:	4291      	cmp	r1, r2
 8012e7e:	d1f9      	bne.n	8012e74 <memcpy+0xe>
 8012e80:	bd10      	pop	{r4, pc}

08012e82 <memset>:
 8012e82:	4402      	add	r2, r0
 8012e84:	4603      	mov	r3, r0
 8012e86:	4293      	cmp	r3, r2
 8012e88:	d100      	bne.n	8012e8c <memset+0xa>
 8012e8a:	4770      	bx	lr
 8012e8c:	f803 1b01 	strb.w	r1, [r3], #1
 8012e90:	e7f9      	b.n	8012e86 <memset+0x4>
	...

08012e94 <_malloc_r>:
 8012e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e96:	1ccd      	adds	r5, r1, #3
 8012e98:	f025 0503 	bic.w	r5, r5, #3
 8012e9c:	3508      	adds	r5, #8
 8012e9e:	2d0c      	cmp	r5, #12
 8012ea0:	bf38      	it	cc
 8012ea2:	250c      	movcc	r5, #12
 8012ea4:	2d00      	cmp	r5, #0
 8012ea6:	4606      	mov	r6, r0
 8012ea8:	db01      	blt.n	8012eae <_malloc_r+0x1a>
 8012eaa:	42a9      	cmp	r1, r5
 8012eac:	d903      	bls.n	8012eb6 <_malloc_r+0x22>
 8012eae:	230c      	movs	r3, #12
 8012eb0:	6033      	str	r3, [r6, #0]
 8012eb2:	2000      	movs	r0, #0
 8012eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012eb6:	f000 fa8b 	bl	80133d0 <__malloc_lock>
 8012eba:	4921      	ldr	r1, [pc, #132]	; (8012f40 <_malloc_r+0xac>)
 8012ebc:	680a      	ldr	r2, [r1, #0]
 8012ebe:	4614      	mov	r4, r2
 8012ec0:	b99c      	cbnz	r4, 8012eea <_malloc_r+0x56>
 8012ec2:	4f20      	ldr	r7, [pc, #128]	; (8012f44 <_malloc_r+0xb0>)
 8012ec4:	683b      	ldr	r3, [r7, #0]
 8012ec6:	b923      	cbnz	r3, 8012ed2 <_malloc_r+0x3e>
 8012ec8:	4621      	mov	r1, r4
 8012eca:	4630      	mov	r0, r6
 8012ecc:	f000 f8fe 	bl	80130cc <_sbrk_r>
 8012ed0:	6038      	str	r0, [r7, #0]
 8012ed2:	4629      	mov	r1, r5
 8012ed4:	4630      	mov	r0, r6
 8012ed6:	f000 f8f9 	bl	80130cc <_sbrk_r>
 8012eda:	1c43      	adds	r3, r0, #1
 8012edc:	d123      	bne.n	8012f26 <_malloc_r+0x92>
 8012ede:	230c      	movs	r3, #12
 8012ee0:	6033      	str	r3, [r6, #0]
 8012ee2:	4630      	mov	r0, r6
 8012ee4:	f000 fa7a 	bl	80133dc <__malloc_unlock>
 8012ee8:	e7e3      	b.n	8012eb2 <_malloc_r+0x1e>
 8012eea:	6823      	ldr	r3, [r4, #0]
 8012eec:	1b5b      	subs	r3, r3, r5
 8012eee:	d417      	bmi.n	8012f20 <_malloc_r+0x8c>
 8012ef0:	2b0b      	cmp	r3, #11
 8012ef2:	d903      	bls.n	8012efc <_malloc_r+0x68>
 8012ef4:	6023      	str	r3, [r4, #0]
 8012ef6:	441c      	add	r4, r3
 8012ef8:	6025      	str	r5, [r4, #0]
 8012efa:	e004      	b.n	8012f06 <_malloc_r+0x72>
 8012efc:	6863      	ldr	r3, [r4, #4]
 8012efe:	42a2      	cmp	r2, r4
 8012f00:	bf0c      	ite	eq
 8012f02:	600b      	streq	r3, [r1, #0]
 8012f04:	6053      	strne	r3, [r2, #4]
 8012f06:	4630      	mov	r0, r6
 8012f08:	f000 fa68 	bl	80133dc <__malloc_unlock>
 8012f0c:	f104 000b 	add.w	r0, r4, #11
 8012f10:	1d23      	adds	r3, r4, #4
 8012f12:	f020 0007 	bic.w	r0, r0, #7
 8012f16:	1ac2      	subs	r2, r0, r3
 8012f18:	d0cc      	beq.n	8012eb4 <_malloc_r+0x20>
 8012f1a:	1a1b      	subs	r3, r3, r0
 8012f1c:	50a3      	str	r3, [r4, r2]
 8012f1e:	e7c9      	b.n	8012eb4 <_malloc_r+0x20>
 8012f20:	4622      	mov	r2, r4
 8012f22:	6864      	ldr	r4, [r4, #4]
 8012f24:	e7cc      	b.n	8012ec0 <_malloc_r+0x2c>
 8012f26:	1cc4      	adds	r4, r0, #3
 8012f28:	f024 0403 	bic.w	r4, r4, #3
 8012f2c:	42a0      	cmp	r0, r4
 8012f2e:	d0e3      	beq.n	8012ef8 <_malloc_r+0x64>
 8012f30:	1a21      	subs	r1, r4, r0
 8012f32:	4630      	mov	r0, r6
 8012f34:	f000 f8ca 	bl	80130cc <_sbrk_r>
 8012f38:	3001      	adds	r0, #1
 8012f3a:	d1dd      	bne.n	8012ef8 <_malloc_r+0x64>
 8012f3c:	e7cf      	b.n	8012ede <_malloc_r+0x4a>
 8012f3e:	bf00      	nop
 8012f40:	20007e38 	.word	0x20007e38
 8012f44:	20007e3c 	.word	0x20007e3c

08012f48 <iprintf>:
 8012f48:	b40f      	push	{r0, r1, r2, r3}
 8012f4a:	4b0a      	ldr	r3, [pc, #40]	; (8012f74 <iprintf+0x2c>)
 8012f4c:	b513      	push	{r0, r1, r4, lr}
 8012f4e:	681c      	ldr	r4, [r3, #0]
 8012f50:	b124      	cbz	r4, 8012f5c <iprintf+0x14>
 8012f52:	69a3      	ldr	r3, [r4, #24]
 8012f54:	b913      	cbnz	r3, 8012f5c <iprintf+0x14>
 8012f56:	4620      	mov	r0, r4
 8012f58:	f7ff feb2 	bl	8012cc0 <__sinit>
 8012f5c:	ab05      	add	r3, sp, #20
 8012f5e:	9a04      	ldr	r2, [sp, #16]
 8012f60:	68a1      	ldr	r1, [r4, #8]
 8012f62:	9301      	str	r3, [sp, #4]
 8012f64:	4620      	mov	r0, r4
 8012f66:	f000 fab9 	bl	80134dc <_vfiprintf_r>
 8012f6a:	b002      	add	sp, #8
 8012f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f70:	b004      	add	sp, #16
 8012f72:	4770      	bx	lr
 8012f74:	2000001c 	.word	0x2000001c

08012f78 <rand>:
 8012f78:	4b17      	ldr	r3, [pc, #92]	; (8012fd8 <rand+0x60>)
 8012f7a:	b510      	push	{r4, lr}
 8012f7c:	681c      	ldr	r4, [r3, #0]
 8012f7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8012f80:	b9b3      	cbnz	r3, 8012fb0 <rand+0x38>
 8012f82:	2018      	movs	r0, #24
 8012f84:	f000 fa1c 	bl	80133c0 <malloc>
 8012f88:	63a0      	str	r0, [r4, #56]	; 0x38
 8012f8a:	b928      	cbnz	r0, 8012f98 <rand+0x20>
 8012f8c:	4602      	mov	r2, r0
 8012f8e:	4b13      	ldr	r3, [pc, #76]	; (8012fdc <rand+0x64>)
 8012f90:	4813      	ldr	r0, [pc, #76]	; (8012fe0 <rand+0x68>)
 8012f92:	214e      	movs	r1, #78	; 0x4e
 8012f94:	f000 f900 	bl	8013198 <__assert_func>
 8012f98:	4a12      	ldr	r2, [pc, #72]	; (8012fe4 <rand+0x6c>)
 8012f9a:	4b13      	ldr	r3, [pc, #76]	; (8012fe8 <rand+0x70>)
 8012f9c:	e9c0 2300 	strd	r2, r3, [r0]
 8012fa0:	4b12      	ldr	r3, [pc, #72]	; (8012fec <rand+0x74>)
 8012fa2:	6083      	str	r3, [r0, #8]
 8012fa4:	230b      	movs	r3, #11
 8012fa6:	8183      	strh	r3, [r0, #12]
 8012fa8:	2201      	movs	r2, #1
 8012faa:	2300      	movs	r3, #0
 8012fac:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8012fb0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012fb2:	480f      	ldr	r0, [pc, #60]	; (8012ff0 <rand+0x78>)
 8012fb4:	690a      	ldr	r2, [r1, #16]
 8012fb6:	694b      	ldr	r3, [r1, #20]
 8012fb8:	4c0e      	ldr	r4, [pc, #56]	; (8012ff4 <rand+0x7c>)
 8012fba:	4350      	muls	r0, r2
 8012fbc:	fb04 0003 	mla	r0, r4, r3, r0
 8012fc0:	fba2 3404 	umull	r3, r4, r2, r4
 8012fc4:	1c5a      	adds	r2, r3, #1
 8012fc6:	4404      	add	r4, r0
 8012fc8:	f144 0000 	adc.w	r0, r4, #0
 8012fcc:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8012fd0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8012fd4:	bd10      	pop	{r4, pc}
 8012fd6:	bf00      	nop
 8012fd8:	2000001c 	.word	0x2000001c
 8012fdc:	08016ae8 	.word	0x08016ae8
 8012fe0:	08016aff 	.word	0x08016aff
 8012fe4:	abcd330e 	.word	0xabcd330e
 8012fe8:	e66d1234 	.word	0xe66d1234
 8012fec:	0005deec 	.word	0x0005deec
 8012ff0:	5851f42d 	.word	0x5851f42d
 8012ff4:	4c957f2d 	.word	0x4c957f2d

08012ff8 <cleanup_glue>:
 8012ff8:	b538      	push	{r3, r4, r5, lr}
 8012ffa:	460c      	mov	r4, r1
 8012ffc:	6809      	ldr	r1, [r1, #0]
 8012ffe:	4605      	mov	r5, r0
 8013000:	b109      	cbz	r1, 8013006 <cleanup_glue+0xe>
 8013002:	f7ff fff9 	bl	8012ff8 <cleanup_glue>
 8013006:	4621      	mov	r1, r4
 8013008:	4628      	mov	r0, r5
 801300a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801300e:	f000 b9eb 	b.w	80133e8 <_free_r>
	...

08013014 <_reclaim_reent>:
 8013014:	4b2c      	ldr	r3, [pc, #176]	; (80130c8 <_reclaim_reent+0xb4>)
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	4283      	cmp	r3, r0
 801301a:	b570      	push	{r4, r5, r6, lr}
 801301c:	4604      	mov	r4, r0
 801301e:	d051      	beq.n	80130c4 <_reclaim_reent+0xb0>
 8013020:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8013022:	b143      	cbz	r3, 8013036 <_reclaim_reent+0x22>
 8013024:	68db      	ldr	r3, [r3, #12]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d14a      	bne.n	80130c0 <_reclaim_reent+0xac>
 801302a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801302c:	6819      	ldr	r1, [r3, #0]
 801302e:	b111      	cbz	r1, 8013036 <_reclaim_reent+0x22>
 8013030:	4620      	mov	r0, r4
 8013032:	f000 f9d9 	bl	80133e8 <_free_r>
 8013036:	6961      	ldr	r1, [r4, #20]
 8013038:	b111      	cbz	r1, 8013040 <_reclaim_reent+0x2c>
 801303a:	4620      	mov	r0, r4
 801303c:	f000 f9d4 	bl	80133e8 <_free_r>
 8013040:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8013042:	b111      	cbz	r1, 801304a <_reclaim_reent+0x36>
 8013044:	4620      	mov	r0, r4
 8013046:	f000 f9cf 	bl	80133e8 <_free_r>
 801304a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801304c:	b111      	cbz	r1, 8013054 <_reclaim_reent+0x40>
 801304e:	4620      	mov	r0, r4
 8013050:	f000 f9ca 	bl	80133e8 <_free_r>
 8013054:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8013056:	b111      	cbz	r1, 801305e <_reclaim_reent+0x4a>
 8013058:	4620      	mov	r0, r4
 801305a:	f000 f9c5 	bl	80133e8 <_free_r>
 801305e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8013060:	b111      	cbz	r1, 8013068 <_reclaim_reent+0x54>
 8013062:	4620      	mov	r0, r4
 8013064:	f000 f9c0 	bl	80133e8 <_free_r>
 8013068:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801306a:	b111      	cbz	r1, 8013072 <_reclaim_reent+0x5e>
 801306c:	4620      	mov	r0, r4
 801306e:	f000 f9bb 	bl	80133e8 <_free_r>
 8013072:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8013074:	b111      	cbz	r1, 801307c <_reclaim_reent+0x68>
 8013076:	4620      	mov	r0, r4
 8013078:	f000 f9b6 	bl	80133e8 <_free_r>
 801307c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801307e:	b111      	cbz	r1, 8013086 <_reclaim_reent+0x72>
 8013080:	4620      	mov	r0, r4
 8013082:	f000 f9b1 	bl	80133e8 <_free_r>
 8013086:	69a3      	ldr	r3, [r4, #24]
 8013088:	b1e3      	cbz	r3, 80130c4 <_reclaim_reent+0xb0>
 801308a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801308c:	4620      	mov	r0, r4
 801308e:	4798      	blx	r3
 8013090:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8013092:	b1b9      	cbz	r1, 80130c4 <_reclaim_reent+0xb0>
 8013094:	4620      	mov	r0, r4
 8013096:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801309a:	f7ff bfad 	b.w	8012ff8 <cleanup_glue>
 801309e:	5949      	ldr	r1, [r1, r5]
 80130a0:	b941      	cbnz	r1, 80130b4 <_reclaim_reent+0xa0>
 80130a2:	3504      	adds	r5, #4
 80130a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80130a6:	2d80      	cmp	r5, #128	; 0x80
 80130a8:	68d9      	ldr	r1, [r3, #12]
 80130aa:	d1f8      	bne.n	801309e <_reclaim_reent+0x8a>
 80130ac:	4620      	mov	r0, r4
 80130ae:	f000 f99b 	bl	80133e8 <_free_r>
 80130b2:	e7ba      	b.n	801302a <_reclaim_reent+0x16>
 80130b4:	680e      	ldr	r6, [r1, #0]
 80130b6:	4620      	mov	r0, r4
 80130b8:	f000 f996 	bl	80133e8 <_free_r>
 80130bc:	4631      	mov	r1, r6
 80130be:	e7ef      	b.n	80130a0 <_reclaim_reent+0x8c>
 80130c0:	2500      	movs	r5, #0
 80130c2:	e7ef      	b.n	80130a4 <_reclaim_reent+0x90>
 80130c4:	bd70      	pop	{r4, r5, r6, pc}
 80130c6:	bf00      	nop
 80130c8:	2000001c 	.word	0x2000001c

080130cc <_sbrk_r>:
 80130cc:	b538      	push	{r3, r4, r5, lr}
 80130ce:	4d06      	ldr	r5, [pc, #24]	; (80130e8 <_sbrk_r+0x1c>)
 80130d0:	2300      	movs	r3, #0
 80130d2:	4604      	mov	r4, r0
 80130d4:	4608      	mov	r0, r1
 80130d6:	602b      	str	r3, [r5, #0]
 80130d8:	f7ed fe82 	bl	8000de0 <_sbrk>
 80130dc:	1c43      	adds	r3, r0, #1
 80130de:	d102      	bne.n	80130e6 <_sbrk_r+0x1a>
 80130e0:	682b      	ldr	r3, [r5, #0]
 80130e2:	b103      	cbz	r3, 80130e6 <_sbrk_r+0x1a>
 80130e4:	6023      	str	r3, [r4, #0]
 80130e6:	bd38      	pop	{r3, r4, r5, pc}
 80130e8:	2000eb90 	.word	0x2000eb90

080130ec <__sread>:
 80130ec:	b510      	push	{r4, lr}
 80130ee:	460c      	mov	r4, r1
 80130f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130f4:	f000 fcb6 	bl	8013a64 <_read_r>
 80130f8:	2800      	cmp	r0, #0
 80130fa:	bfab      	itete	ge
 80130fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80130fe:	89a3      	ldrhlt	r3, [r4, #12]
 8013100:	181b      	addge	r3, r3, r0
 8013102:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013106:	bfac      	ite	ge
 8013108:	6563      	strge	r3, [r4, #84]	; 0x54
 801310a:	81a3      	strhlt	r3, [r4, #12]
 801310c:	bd10      	pop	{r4, pc}

0801310e <__swrite>:
 801310e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013112:	461f      	mov	r7, r3
 8013114:	898b      	ldrh	r3, [r1, #12]
 8013116:	05db      	lsls	r3, r3, #23
 8013118:	4605      	mov	r5, r0
 801311a:	460c      	mov	r4, r1
 801311c:	4616      	mov	r6, r2
 801311e:	d505      	bpl.n	801312c <__swrite+0x1e>
 8013120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013124:	2302      	movs	r3, #2
 8013126:	2200      	movs	r2, #0
 8013128:	f000 f938 	bl	801339c <_lseek_r>
 801312c:	89a3      	ldrh	r3, [r4, #12]
 801312e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013132:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013136:	81a3      	strh	r3, [r4, #12]
 8013138:	4632      	mov	r2, r6
 801313a:	463b      	mov	r3, r7
 801313c:	4628      	mov	r0, r5
 801313e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013142:	f000 b817 	b.w	8013174 <_write_r>

08013146 <__sseek>:
 8013146:	b510      	push	{r4, lr}
 8013148:	460c      	mov	r4, r1
 801314a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801314e:	f000 f925 	bl	801339c <_lseek_r>
 8013152:	1c43      	adds	r3, r0, #1
 8013154:	89a3      	ldrh	r3, [r4, #12]
 8013156:	bf15      	itete	ne
 8013158:	6560      	strne	r0, [r4, #84]	; 0x54
 801315a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801315e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013162:	81a3      	strheq	r3, [r4, #12]
 8013164:	bf18      	it	ne
 8013166:	81a3      	strhne	r3, [r4, #12]
 8013168:	bd10      	pop	{r4, pc}

0801316a <__sclose>:
 801316a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801316e:	f000 b831 	b.w	80131d4 <_close_r>
	...

08013174 <_write_r>:
 8013174:	b538      	push	{r3, r4, r5, lr}
 8013176:	4d07      	ldr	r5, [pc, #28]	; (8013194 <_write_r+0x20>)
 8013178:	4604      	mov	r4, r0
 801317a:	4608      	mov	r0, r1
 801317c:	4611      	mov	r1, r2
 801317e:	2200      	movs	r2, #0
 8013180:	602a      	str	r2, [r5, #0]
 8013182:	461a      	mov	r2, r3
 8013184:	f7ed fddb 	bl	8000d3e <_write>
 8013188:	1c43      	adds	r3, r0, #1
 801318a:	d102      	bne.n	8013192 <_write_r+0x1e>
 801318c:	682b      	ldr	r3, [r5, #0]
 801318e:	b103      	cbz	r3, 8013192 <_write_r+0x1e>
 8013190:	6023      	str	r3, [r4, #0]
 8013192:	bd38      	pop	{r3, r4, r5, pc}
 8013194:	2000eb90 	.word	0x2000eb90

08013198 <__assert_func>:
 8013198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801319a:	4614      	mov	r4, r2
 801319c:	461a      	mov	r2, r3
 801319e:	4b09      	ldr	r3, [pc, #36]	; (80131c4 <__assert_func+0x2c>)
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	4605      	mov	r5, r0
 80131a4:	68d8      	ldr	r0, [r3, #12]
 80131a6:	b14c      	cbz	r4, 80131bc <__assert_func+0x24>
 80131a8:	4b07      	ldr	r3, [pc, #28]	; (80131c8 <__assert_func+0x30>)
 80131aa:	9100      	str	r1, [sp, #0]
 80131ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80131b0:	4906      	ldr	r1, [pc, #24]	; (80131cc <__assert_func+0x34>)
 80131b2:	462b      	mov	r3, r5
 80131b4:	f000 f8e0 	bl	8013378 <fiprintf>
 80131b8:	f000 fd26 	bl	8013c08 <abort>
 80131bc:	4b04      	ldr	r3, [pc, #16]	; (80131d0 <__assert_func+0x38>)
 80131be:	461c      	mov	r4, r3
 80131c0:	e7f3      	b.n	80131aa <__assert_func+0x12>
 80131c2:	bf00      	nop
 80131c4:	2000001c 	.word	0x2000001c
 80131c8:	08016b5e 	.word	0x08016b5e
 80131cc:	08016b6b 	.word	0x08016b6b
 80131d0:	08016b99 	.word	0x08016b99

080131d4 <_close_r>:
 80131d4:	b538      	push	{r3, r4, r5, lr}
 80131d6:	4d06      	ldr	r5, [pc, #24]	; (80131f0 <_close_r+0x1c>)
 80131d8:	2300      	movs	r3, #0
 80131da:	4604      	mov	r4, r0
 80131dc:	4608      	mov	r0, r1
 80131de:	602b      	str	r3, [r5, #0]
 80131e0:	f7ed fdc9 	bl	8000d76 <_close>
 80131e4:	1c43      	adds	r3, r0, #1
 80131e6:	d102      	bne.n	80131ee <_close_r+0x1a>
 80131e8:	682b      	ldr	r3, [r5, #0]
 80131ea:	b103      	cbz	r3, 80131ee <_close_r+0x1a>
 80131ec:	6023      	str	r3, [r4, #0]
 80131ee:	bd38      	pop	{r3, r4, r5, pc}
 80131f0:	2000eb90 	.word	0x2000eb90

080131f4 <__sflush_r>:
 80131f4:	898a      	ldrh	r2, [r1, #12]
 80131f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131fa:	4605      	mov	r5, r0
 80131fc:	0710      	lsls	r0, r2, #28
 80131fe:	460c      	mov	r4, r1
 8013200:	d458      	bmi.n	80132b4 <__sflush_r+0xc0>
 8013202:	684b      	ldr	r3, [r1, #4]
 8013204:	2b00      	cmp	r3, #0
 8013206:	dc05      	bgt.n	8013214 <__sflush_r+0x20>
 8013208:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801320a:	2b00      	cmp	r3, #0
 801320c:	dc02      	bgt.n	8013214 <__sflush_r+0x20>
 801320e:	2000      	movs	r0, #0
 8013210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013214:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013216:	2e00      	cmp	r6, #0
 8013218:	d0f9      	beq.n	801320e <__sflush_r+0x1a>
 801321a:	2300      	movs	r3, #0
 801321c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013220:	682f      	ldr	r7, [r5, #0]
 8013222:	602b      	str	r3, [r5, #0]
 8013224:	d032      	beq.n	801328c <__sflush_r+0x98>
 8013226:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013228:	89a3      	ldrh	r3, [r4, #12]
 801322a:	075a      	lsls	r2, r3, #29
 801322c:	d505      	bpl.n	801323a <__sflush_r+0x46>
 801322e:	6863      	ldr	r3, [r4, #4]
 8013230:	1ac0      	subs	r0, r0, r3
 8013232:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013234:	b10b      	cbz	r3, 801323a <__sflush_r+0x46>
 8013236:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013238:	1ac0      	subs	r0, r0, r3
 801323a:	2300      	movs	r3, #0
 801323c:	4602      	mov	r2, r0
 801323e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013240:	6a21      	ldr	r1, [r4, #32]
 8013242:	4628      	mov	r0, r5
 8013244:	47b0      	blx	r6
 8013246:	1c43      	adds	r3, r0, #1
 8013248:	89a3      	ldrh	r3, [r4, #12]
 801324a:	d106      	bne.n	801325a <__sflush_r+0x66>
 801324c:	6829      	ldr	r1, [r5, #0]
 801324e:	291d      	cmp	r1, #29
 8013250:	d82c      	bhi.n	80132ac <__sflush_r+0xb8>
 8013252:	4a2a      	ldr	r2, [pc, #168]	; (80132fc <__sflush_r+0x108>)
 8013254:	40ca      	lsrs	r2, r1
 8013256:	07d6      	lsls	r6, r2, #31
 8013258:	d528      	bpl.n	80132ac <__sflush_r+0xb8>
 801325a:	2200      	movs	r2, #0
 801325c:	6062      	str	r2, [r4, #4]
 801325e:	04d9      	lsls	r1, r3, #19
 8013260:	6922      	ldr	r2, [r4, #16]
 8013262:	6022      	str	r2, [r4, #0]
 8013264:	d504      	bpl.n	8013270 <__sflush_r+0x7c>
 8013266:	1c42      	adds	r2, r0, #1
 8013268:	d101      	bne.n	801326e <__sflush_r+0x7a>
 801326a:	682b      	ldr	r3, [r5, #0]
 801326c:	b903      	cbnz	r3, 8013270 <__sflush_r+0x7c>
 801326e:	6560      	str	r0, [r4, #84]	; 0x54
 8013270:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013272:	602f      	str	r7, [r5, #0]
 8013274:	2900      	cmp	r1, #0
 8013276:	d0ca      	beq.n	801320e <__sflush_r+0x1a>
 8013278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801327c:	4299      	cmp	r1, r3
 801327e:	d002      	beq.n	8013286 <__sflush_r+0x92>
 8013280:	4628      	mov	r0, r5
 8013282:	f000 f8b1 	bl	80133e8 <_free_r>
 8013286:	2000      	movs	r0, #0
 8013288:	6360      	str	r0, [r4, #52]	; 0x34
 801328a:	e7c1      	b.n	8013210 <__sflush_r+0x1c>
 801328c:	6a21      	ldr	r1, [r4, #32]
 801328e:	2301      	movs	r3, #1
 8013290:	4628      	mov	r0, r5
 8013292:	47b0      	blx	r6
 8013294:	1c41      	adds	r1, r0, #1
 8013296:	d1c7      	bne.n	8013228 <__sflush_r+0x34>
 8013298:	682b      	ldr	r3, [r5, #0]
 801329a:	2b00      	cmp	r3, #0
 801329c:	d0c4      	beq.n	8013228 <__sflush_r+0x34>
 801329e:	2b1d      	cmp	r3, #29
 80132a0:	d001      	beq.n	80132a6 <__sflush_r+0xb2>
 80132a2:	2b16      	cmp	r3, #22
 80132a4:	d101      	bne.n	80132aa <__sflush_r+0xb6>
 80132a6:	602f      	str	r7, [r5, #0]
 80132a8:	e7b1      	b.n	801320e <__sflush_r+0x1a>
 80132aa:	89a3      	ldrh	r3, [r4, #12]
 80132ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132b0:	81a3      	strh	r3, [r4, #12]
 80132b2:	e7ad      	b.n	8013210 <__sflush_r+0x1c>
 80132b4:	690f      	ldr	r7, [r1, #16]
 80132b6:	2f00      	cmp	r7, #0
 80132b8:	d0a9      	beq.n	801320e <__sflush_r+0x1a>
 80132ba:	0793      	lsls	r3, r2, #30
 80132bc:	680e      	ldr	r6, [r1, #0]
 80132be:	bf08      	it	eq
 80132c0:	694b      	ldreq	r3, [r1, #20]
 80132c2:	600f      	str	r7, [r1, #0]
 80132c4:	bf18      	it	ne
 80132c6:	2300      	movne	r3, #0
 80132c8:	eba6 0807 	sub.w	r8, r6, r7
 80132cc:	608b      	str	r3, [r1, #8]
 80132ce:	f1b8 0f00 	cmp.w	r8, #0
 80132d2:	dd9c      	ble.n	801320e <__sflush_r+0x1a>
 80132d4:	6a21      	ldr	r1, [r4, #32]
 80132d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80132d8:	4643      	mov	r3, r8
 80132da:	463a      	mov	r2, r7
 80132dc:	4628      	mov	r0, r5
 80132de:	47b0      	blx	r6
 80132e0:	2800      	cmp	r0, #0
 80132e2:	dc06      	bgt.n	80132f2 <__sflush_r+0xfe>
 80132e4:	89a3      	ldrh	r3, [r4, #12]
 80132e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132ea:	81a3      	strh	r3, [r4, #12]
 80132ec:	f04f 30ff 	mov.w	r0, #4294967295
 80132f0:	e78e      	b.n	8013210 <__sflush_r+0x1c>
 80132f2:	4407      	add	r7, r0
 80132f4:	eba8 0800 	sub.w	r8, r8, r0
 80132f8:	e7e9      	b.n	80132ce <__sflush_r+0xda>
 80132fa:	bf00      	nop
 80132fc:	20400001 	.word	0x20400001

08013300 <_fflush_r>:
 8013300:	b538      	push	{r3, r4, r5, lr}
 8013302:	690b      	ldr	r3, [r1, #16]
 8013304:	4605      	mov	r5, r0
 8013306:	460c      	mov	r4, r1
 8013308:	b913      	cbnz	r3, 8013310 <_fflush_r+0x10>
 801330a:	2500      	movs	r5, #0
 801330c:	4628      	mov	r0, r5
 801330e:	bd38      	pop	{r3, r4, r5, pc}
 8013310:	b118      	cbz	r0, 801331a <_fflush_r+0x1a>
 8013312:	6983      	ldr	r3, [r0, #24]
 8013314:	b90b      	cbnz	r3, 801331a <_fflush_r+0x1a>
 8013316:	f7ff fcd3 	bl	8012cc0 <__sinit>
 801331a:	4b14      	ldr	r3, [pc, #80]	; (801336c <_fflush_r+0x6c>)
 801331c:	429c      	cmp	r4, r3
 801331e:	d11b      	bne.n	8013358 <_fflush_r+0x58>
 8013320:	686c      	ldr	r4, [r5, #4]
 8013322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013326:	2b00      	cmp	r3, #0
 8013328:	d0ef      	beq.n	801330a <_fflush_r+0xa>
 801332a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801332c:	07d0      	lsls	r0, r2, #31
 801332e:	d404      	bmi.n	801333a <_fflush_r+0x3a>
 8013330:	0599      	lsls	r1, r3, #22
 8013332:	d402      	bmi.n	801333a <_fflush_r+0x3a>
 8013334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013336:	f7ff fd86 	bl	8012e46 <__retarget_lock_acquire_recursive>
 801333a:	4628      	mov	r0, r5
 801333c:	4621      	mov	r1, r4
 801333e:	f7ff ff59 	bl	80131f4 <__sflush_r>
 8013342:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013344:	07da      	lsls	r2, r3, #31
 8013346:	4605      	mov	r5, r0
 8013348:	d4e0      	bmi.n	801330c <_fflush_r+0xc>
 801334a:	89a3      	ldrh	r3, [r4, #12]
 801334c:	059b      	lsls	r3, r3, #22
 801334e:	d4dd      	bmi.n	801330c <_fflush_r+0xc>
 8013350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013352:	f7ff fd79 	bl	8012e48 <__retarget_lock_release_recursive>
 8013356:	e7d9      	b.n	801330c <_fflush_r+0xc>
 8013358:	4b05      	ldr	r3, [pc, #20]	; (8013370 <_fflush_r+0x70>)
 801335a:	429c      	cmp	r4, r3
 801335c:	d101      	bne.n	8013362 <_fflush_r+0x62>
 801335e:	68ac      	ldr	r4, [r5, #8]
 8013360:	e7df      	b.n	8013322 <_fflush_r+0x22>
 8013362:	4b04      	ldr	r3, [pc, #16]	; (8013374 <_fflush_r+0x74>)
 8013364:	429c      	cmp	r4, r3
 8013366:	bf08      	it	eq
 8013368:	68ec      	ldreq	r4, [r5, #12]
 801336a:	e7da      	b.n	8013322 <_fflush_r+0x22>
 801336c:	08016aa4 	.word	0x08016aa4
 8013370:	08016ac4 	.word	0x08016ac4
 8013374:	08016a84 	.word	0x08016a84

08013378 <fiprintf>:
 8013378:	b40e      	push	{r1, r2, r3}
 801337a:	b503      	push	{r0, r1, lr}
 801337c:	4601      	mov	r1, r0
 801337e:	ab03      	add	r3, sp, #12
 8013380:	4805      	ldr	r0, [pc, #20]	; (8013398 <fiprintf+0x20>)
 8013382:	f853 2b04 	ldr.w	r2, [r3], #4
 8013386:	6800      	ldr	r0, [r0, #0]
 8013388:	9301      	str	r3, [sp, #4]
 801338a:	f000 f8a7 	bl	80134dc <_vfiprintf_r>
 801338e:	b002      	add	sp, #8
 8013390:	f85d eb04 	ldr.w	lr, [sp], #4
 8013394:	b003      	add	sp, #12
 8013396:	4770      	bx	lr
 8013398:	2000001c 	.word	0x2000001c

0801339c <_lseek_r>:
 801339c:	b538      	push	{r3, r4, r5, lr}
 801339e:	4d07      	ldr	r5, [pc, #28]	; (80133bc <_lseek_r+0x20>)
 80133a0:	4604      	mov	r4, r0
 80133a2:	4608      	mov	r0, r1
 80133a4:	4611      	mov	r1, r2
 80133a6:	2200      	movs	r2, #0
 80133a8:	602a      	str	r2, [r5, #0]
 80133aa:	461a      	mov	r2, r3
 80133ac:	f7ed fd0a 	bl	8000dc4 <_lseek>
 80133b0:	1c43      	adds	r3, r0, #1
 80133b2:	d102      	bne.n	80133ba <_lseek_r+0x1e>
 80133b4:	682b      	ldr	r3, [r5, #0]
 80133b6:	b103      	cbz	r3, 80133ba <_lseek_r+0x1e>
 80133b8:	6023      	str	r3, [r4, #0]
 80133ba:	bd38      	pop	{r3, r4, r5, pc}
 80133bc:	2000eb90 	.word	0x2000eb90

080133c0 <malloc>:
 80133c0:	4b02      	ldr	r3, [pc, #8]	; (80133cc <malloc+0xc>)
 80133c2:	4601      	mov	r1, r0
 80133c4:	6818      	ldr	r0, [r3, #0]
 80133c6:	f7ff bd65 	b.w	8012e94 <_malloc_r>
 80133ca:	bf00      	nop
 80133cc:	2000001c 	.word	0x2000001c

080133d0 <__malloc_lock>:
 80133d0:	4801      	ldr	r0, [pc, #4]	; (80133d8 <__malloc_lock+0x8>)
 80133d2:	f7ff bd38 	b.w	8012e46 <__retarget_lock_acquire_recursive>
 80133d6:	bf00      	nop
 80133d8:	2000eb9c 	.word	0x2000eb9c

080133dc <__malloc_unlock>:
 80133dc:	4801      	ldr	r0, [pc, #4]	; (80133e4 <__malloc_unlock+0x8>)
 80133de:	f7ff bd33 	b.w	8012e48 <__retarget_lock_release_recursive>
 80133e2:	bf00      	nop
 80133e4:	2000eb9c 	.word	0x2000eb9c

080133e8 <_free_r>:
 80133e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80133ea:	2900      	cmp	r1, #0
 80133ec:	d048      	beq.n	8013480 <_free_r+0x98>
 80133ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80133f2:	9001      	str	r0, [sp, #4]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	f1a1 0404 	sub.w	r4, r1, #4
 80133fa:	bfb8      	it	lt
 80133fc:	18e4      	addlt	r4, r4, r3
 80133fe:	f7ff ffe7 	bl	80133d0 <__malloc_lock>
 8013402:	4a20      	ldr	r2, [pc, #128]	; (8013484 <_free_r+0x9c>)
 8013404:	9801      	ldr	r0, [sp, #4]
 8013406:	6813      	ldr	r3, [r2, #0]
 8013408:	4615      	mov	r5, r2
 801340a:	b933      	cbnz	r3, 801341a <_free_r+0x32>
 801340c:	6063      	str	r3, [r4, #4]
 801340e:	6014      	str	r4, [r2, #0]
 8013410:	b003      	add	sp, #12
 8013412:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013416:	f7ff bfe1 	b.w	80133dc <__malloc_unlock>
 801341a:	42a3      	cmp	r3, r4
 801341c:	d90b      	bls.n	8013436 <_free_r+0x4e>
 801341e:	6821      	ldr	r1, [r4, #0]
 8013420:	1862      	adds	r2, r4, r1
 8013422:	4293      	cmp	r3, r2
 8013424:	bf04      	itt	eq
 8013426:	681a      	ldreq	r2, [r3, #0]
 8013428:	685b      	ldreq	r3, [r3, #4]
 801342a:	6063      	str	r3, [r4, #4]
 801342c:	bf04      	itt	eq
 801342e:	1852      	addeq	r2, r2, r1
 8013430:	6022      	streq	r2, [r4, #0]
 8013432:	602c      	str	r4, [r5, #0]
 8013434:	e7ec      	b.n	8013410 <_free_r+0x28>
 8013436:	461a      	mov	r2, r3
 8013438:	685b      	ldr	r3, [r3, #4]
 801343a:	b10b      	cbz	r3, 8013440 <_free_r+0x58>
 801343c:	42a3      	cmp	r3, r4
 801343e:	d9fa      	bls.n	8013436 <_free_r+0x4e>
 8013440:	6811      	ldr	r1, [r2, #0]
 8013442:	1855      	adds	r5, r2, r1
 8013444:	42a5      	cmp	r5, r4
 8013446:	d10b      	bne.n	8013460 <_free_r+0x78>
 8013448:	6824      	ldr	r4, [r4, #0]
 801344a:	4421      	add	r1, r4
 801344c:	1854      	adds	r4, r2, r1
 801344e:	42a3      	cmp	r3, r4
 8013450:	6011      	str	r1, [r2, #0]
 8013452:	d1dd      	bne.n	8013410 <_free_r+0x28>
 8013454:	681c      	ldr	r4, [r3, #0]
 8013456:	685b      	ldr	r3, [r3, #4]
 8013458:	6053      	str	r3, [r2, #4]
 801345a:	4421      	add	r1, r4
 801345c:	6011      	str	r1, [r2, #0]
 801345e:	e7d7      	b.n	8013410 <_free_r+0x28>
 8013460:	d902      	bls.n	8013468 <_free_r+0x80>
 8013462:	230c      	movs	r3, #12
 8013464:	6003      	str	r3, [r0, #0]
 8013466:	e7d3      	b.n	8013410 <_free_r+0x28>
 8013468:	6825      	ldr	r5, [r4, #0]
 801346a:	1961      	adds	r1, r4, r5
 801346c:	428b      	cmp	r3, r1
 801346e:	bf04      	itt	eq
 8013470:	6819      	ldreq	r1, [r3, #0]
 8013472:	685b      	ldreq	r3, [r3, #4]
 8013474:	6063      	str	r3, [r4, #4]
 8013476:	bf04      	itt	eq
 8013478:	1949      	addeq	r1, r1, r5
 801347a:	6021      	streq	r1, [r4, #0]
 801347c:	6054      	str	r4, [r2, #4]
 801347e:	e7c7      	b.n	8013410 <_free_r+0x28>
 8013480:	b003      	add	sp, #12
 8013482:	bd30      	pop	{r4, r5, pc}
 8013484:	20007e38 	.word	0x20007e38

08013488 <__sfputc_r>:
 8013488:	6893      	ldr	r3, [r2, #8]
 801348a:	3b01      	subs	r3, #1
 801348c:	2b00      	cmp	r3, #0
 801348e:	b410      	push	{r4}
 8013490:	6093      	str	r3, [r2, #8]
 8013492:	da08      	bge.n	80134a6 <__sfputc_r+0x1e>
 8013494:	6994      	ldr	r4, [r2, #24]
 8013496:	42a3      	cmp	r3, r4
 8013498:	db01      	blt.n	801349e <__sfputc_r+0x16>
 801349a:	290a      	cmp	r1, #10
 801349c:	d103      	bne.n	80134a6 <__sfputc_r+0x1e>
 801349e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134a2:	f000 baf1 	b.w	8013a88 <__swbuf_r>
 80134a6:	6813      	ldr	r3, [r2, #0]
 80134a8:	1c58      	adds	r0, r3, #1
 80134aa:	6010      	str	r0, [r2, #0]
 80134ac:	7019      	strb	r1, [r3, #0]
 80134ae:	4608      	mov	r0, r1
 80134b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134b4:	4770      	bx	lr

080134b6 <__sfputs_r>:
 80134b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134b8:	4606      	mov	r6, r0
 80134ba:	460f      	mov	r7, r1
 80134bc:	4614      	mov	r4, r2
 80134be:	18d5      	adds	r5, r2, r3
 80134c0:	42ac      	cmp	r4, r5
 80134c2:	d101      	bne.n	80134c8 <__sfputs_r+0x12>
 80134c4:	2000      	movs	r0, #0
 80134c6:	e007      	b.n	80134d8 <__sfputs_r+0x22>
 80134c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80134cc:	463a      	mov	r2, r7
 80134ce:	4630      	mov	r0, r6
 80134d0:	f7ff ffda 	bl	8013488 <__sfputc_r>
 80134d4:	1c43      	adds	r3, r0, #1
 80134d6:	d1f3      	bne.n	80134c0 <__sfputs_r+0xa>
 80134d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080134dc <_vfiprintf_r>:
 80134dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134e0:	460d      	mov	r5, r1
 80134e2:	b09d      	sub	sp, #116	; 0x74
 80134e4:	4614      	mov	r4, r2
 80134e6:	4698      	mov	r8, r3
 80134e8:	4606      	mov	r6, r0
 80134ea:	b118      	cbz	r0, 80134f4 <_vfiprintf_r+0x18>
 80134ec:	6983      	ldr	r3, [r0, #24]
 80134ee:	b90b      	cbnz	r3, 80134f4 <_vfiprintf_r+0x18>
 80134f0:	f7ff fbe6 	bl	8012cc0 <__sinit>
 80134f4:	4b89      	ldr	r3, [pc, #548]	; (801371c <_vfiprintf_r+0x240>)
 80134f6:	429d      	cmp	r5, r3
 80134f8:	d11b      	bne.n	8013532 <_vfiprintf_r+0x56>
 80134fa:	6875      	ldr	r5, [r6, #4]
 80134fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80134fe:	07d9      	lsls	r1, r3, #31
 8013500:	d405      	bmi.n	801350e <_vfiprintf_r+0x32>
 8013502:	89ab      	ldrh	r3, [r5, #12]
 8013504:	059a      	lsls	r2, r3, #22
 8013506:	d402      	bmi.n	801350e <_vfiprintf_r+0x32>
 8013508:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801350a:	f7ff fc9c 	bl	8012e46 <__retarget_lock_acquire_recursive>
 801350e:	89ab      	ldrh	r3, [r5, #12]
 8013510:	071b      	lsls	r3, r3, #28
 8013512:	d501      	bpl.n	8013518 <_vfiprintf_r+0x3c>
 8013514:	692b      	ldr	r3, [r5, #16]
 8013516:	b9eb      	cbnz	r3, 8013554 <_vfiprintf_r+0x78>
 8013518:	4629      	mov	r1, r5
 801351a:	4630      	mov	r0, r6
 801351c:	f000 fb06 	bl	8013b2c <__swsetup_r>
 8013520:	b1c0      	cbz	r0, 8013554 <_vfiprintf_r+0x78>
 8013522:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013524:	07dc      	lsls	r4, r3, #31
 8013526:	d50e      	bpl.n	8013546 <_vfiprintf_r+0x6a>
 8013528:	f04f 30ff 	mov.w	r0, #4294967295
 801352c:	b01d      	add	sp, #116	; 0x74
 801352e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013532:	4b7b      	ldr	r3, [pc, #492]	; (8013720 <_vfiprintf_r+0x244>)
 8013534:	429d      	cmp	r5, r3
 8013536:	d101      	bne.n	801353c <_vfiprintf_r+0x60>
 8013538:	68b5      	ldr	r5, [r6, #8]
 801353a:	e7df      	b.n	80134fc <_vfiprintf_r+0x20>
 801353c:	4b79      	ldr	r3, [pc, #484]	; (8013724 <_vfiprintf_r+0x248>)
 801353e:	429d      	cmp	r5, r3
 8013540:	bf08      	it	eq
 8013542:	68f5      	ldreq	r5, [r6, #12]
 8013544:	e7da      	b.n	80134fc <_vfiprintf_r+0x20>
 8013546:	89ab      	ldrh	r3, [r5, #12]
 8013548:	0598      	lsls	r0, r3, #22
 801354a:	d4ed      	bmi.n	8013528 <_vfiprintf_r+0x4c>
 801354c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801354e:	f7ff fc7b 	bl	8012e48 <__retarget_lock_release_recursive>
 8013552:	e7e9      	b.n	8013528 <_vfiprintf_r+0x4c>
 8013554:	2300      	movs	r3, #0
 8013556:	9309      	str	r3, [sp, #36]	; 0x24
 8013558:	2320      	movs	r3, #32
 801355a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801355e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013562:	2330      	movs	r3, #48	; 0x30
 8013564:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013728 <_vfiprintf_r+0x24c>
 8013568:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801356c:	f04f 0901 	mov.w	r9, #1
 8013570:	4623      	mov	r3, r4
 8013572:	469a      	mov	sl, r3
 8013574:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013578:	b10a      	cbz	r2, 801357e <_vfiprintf_r+0xa2>
 801357a:	2a25      	cmp	r2, #37	; 0x25
 801357c:	d1f9      	bne.n	8013572 <_vfiprintf_r+0x96>
 801357e:	ebba 0b04 	subs.w	fp, sl, r4
 8013582:	d00b      	beq.n	801359c <_vfiprintf_r+0xc0>
 8013584:	465b      	mov	r3, fp
 8013586:	4622      	mov	r2, r4
 8013588:	4629      	mov	r1, r5
 801358a:	4630      	mov	r0, r6
 801358c:	f7ff ff93 	bl	80134b6 <__sfputs_r>
 8013590:	3001      	adds	r0, #1
 8013592:	f000 80aa 	beq.w	80136ea <_vfiprintf_r+0x20e>
 8013596:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013598:	445a      	add	r2, fp
 801359a:	9209      	str	r2, [sp, #36]	; 0x24
 801359c:	f89a 3000 	ldrb.w	r3, [sl]
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	f000 80a2 	beq.w	80136ea <_vfiprintf_r+0x20e>
 80135a6:	2300      	movs	r3, #0
 80135a8:	f04f 32ff 	mov.w	r2, #4294967295
 80135ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80135b0:	f10a 0a01 	add.w	sl, sl, #1
 80135b4:	9304      	str	r3, [sp, #16]
 80135b6:	9307      	str	r3, [sp, #28]
 80135b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80135bc:	931a      	str	r3, [sp, #104]	; 0x68
 80135be:	4654      	mov	r4, sl
 80135c0:	2205      	movs	r2, #5
 80135c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135c6:	4858      	ldr	r0, [pc, #352]	; (8013728 <_vfiprintf_r+0x24c>)
 80135c8:	f7ec fe3a 	bl	8000240 <memchr>
 80135cc:	9a04      	ldr	r2, [sp, #16]
 80135ce:	b9d8      	cbnz	r0, 8013608 <_vfiprintf_r+0x12c>
 80135d0:	06d1      	lsls	r1, r2, #27
 80135d2:	bf44      	itt	mi
 80135d4:	2320      	movmi	r3, #32
 80135d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135da:	0713      	lsls	r3, r2, #28
 80135dc:	bf44      	itt	mi
 80135de:	232b      	movmi	r3, #43	; 0x2b
 80135e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135e4:	f89a 3000 	ldrb.w	r3, [sl]
 80135e8:	2b2a      	cmp	r3, #42	; 0x2a
 80135ea:	d015      	beq.n	8013618 <_vfiprintf_r+0x13c>
 80135ec:	9a07      	ldr	r2, [sp, #28]
 80135ee:	4654      	mov	r4, sl
 80135f0:	2000      	movs	r0, #0
 80135f2:	f04f 0c0a 	mov.w	ip, #10
 80135f6:	4621      	mov	r1, r4
 80135f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135fc:	3b30      	subs	r3, #48	; 0x30
 80135fe:	2b09      	cmp	r3, #9
 8013600:	d94e      	bls.n	80136a0 <_vfiprintf_r+0x1c4>
 8013602:	b1b0      	cbz	r0, 8013632 <_vfiprintf_r+0x156>
 8013604:	9207      	str	r2, [sp, #28]
 8013606:	e014      	b.n	8013632 <_vfiprintf_r+0x156>
 8013608:	eba0 0308 	sub.w	r3, r0, r8
 801360c:	fa09 f303 	lsl.w	r3, r9, r3
 8013610:	4313      	orrs	r3, r2
 8013612:	9304      	str	r3, [sp, #16]
 8013614:	46a2      	mov	sl, r4
 8013616:	e7d2      	b.n	80135be <_vfiprintf_r+0xe2>
 8013618:	9b03      	ldr	r3, [sp, #12]
 801361a:	1d19      	adds	r1, r3, #4
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	9103      	str	r1, [sp, #12]
 8013620:	2b00      	cmp	r3, #0
 8013622:	bfbb      	ittet	lt
 8013624:	425b      	neglt	r3, r3
 8013626:	f042 0202 	orrlt.w	r2, r2, #2
 801362a:	9307      	strge	r3, [sp, #28]
 801362c:	9307      	strlt	r3, [sp, #28]
 801362e:	bfb8      	it	lt
 8013630:	9204      	strlt	r2, [sp, #16]
 8013632:	7823      	ldrb	r3, [r4, #0]
 8013634:	2b2e      	cmp	r3, #46	; 0x2e
 8013636:	d10c      	bne.n	8013652 <_vfiprintf_r+0x176>
 8013638:	7863      	ldrb	r3, [r4, #1]
 801363a:	2b2a      	cmp	r3, #42	; 0x2a
 801363c:	d135      	bne.n	80136aa <_vfiprintf_r+0x1ce>
 801363e:	9b03      	ldr	r3, [sp, #12]
 8013640:	1d1a      	adds	r2, r3, #4
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	9203      	str	r2, [sp, #12]
 8013646:	2b00      	cmp	r3, #0
 8013648:	bfb8      	it	lt
 801364a:	f04f 33ff 	movlt.w	r3, #4294967295
 801364e:	3402      	adds	r4, #2
 8013650:	9305      	str	r3, [sp, #20]
 8013652:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013738 <_vfiprintf_r+0x25c>
 8013656:	7821      	ldrb	r1, [r4, #0]
 8013658:	2203      	movs	r2, #3
 801365a:	4650      	mov	r0, sl
 801365c:	f7ec fdf0 	bl	8000240 <memchr>
 8013660:	b140      	cbz	r0, 8013674 <_vfiprintf_r+0x198>
 8013662:	2340      	movs	r3, #64	; 0x40
 8013664:	eba0 000a 	sub.w	r0, r0, sl
 8013668:	fa03 f000 	lsl.w	r0, r3, r0
 801366c:	9b04      	ldr	r3, [sp, #16]
 801366e:	4303      	orrs	r3, r0
 8013670:	3401      	adds	r4, #1
 8013672:	9304      	str	r3, [sp, #16]
 8013674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013678:	482c      	ldr	r0, [pc, #176]	; (801372c <_vfiprintf_r+0x250>)
 801367a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801367e:	2206      	movs	r2, #6
 8013680:	f7ec fdde 	bl	8000240 <memchr>
 8013684:	2800      	cmp	r0, #0
 8013686:	d03f      	beq.n	8013708 <_vfiprintf_r+0x22c>
 8013688:	4b29      	ldr	r3, [pc, #164]	; (8013730 <_vfiprintf_r+0x254>)
 801368a:	bb1b      	cbnz	r3, 80136d4 <_vfiprintf_r+0x1f8>
 801368c:	9b03      	ldr	r3, [sp, #12]
 801368e:	3307      	adds	r3, #7
 8013690:	f023 0307 	bic.w	r3, r3, #7
 8013694:	3308      	adds	r3, #8
 8013696:	9303      	str	r3, [sp, #12]
 8013698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801369a:	443b      	add	r3, r7
 801369c:	9309      	str	r3, [sp, #36]	; 0x24
 801369e:	e767      	b.n	8013570 <_vfiprintf_r+0x94>
 80136a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80136a4:	460c      	mov	r4, r1
 80136a6:	2001      	movs	r0, #1
 80136a8:	e7a5      	b.n	80135f6 <_vfiprintf_r+0x11a>
 80136aa:	2300      	movs	r3, #0
 80136ac:	3401      	adds	r4, #1
 80136ae:	9305      	str	r3, [sp, #20]
 80136b0:	4619      	mov	r1, r3
 80136b2:	f04f 0c0a 	mov.w	ip, #10
 80136b6:	4620      	mov	r0, r4
 80136b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80136bc:	3a30      	subs	r2, #48	; 0x30
 80136be:	2a09      	cmp	r2, #9
 80136c0:	d903      	bls.n	80136ca <_vfiprintf_r+0x1ee>
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d0c5      	beq.n	8013652 <_vfiprintf_r+0x176>
 80136c6:	9105      	str	r1, [sp, #20]
 80136c8:	e7c3      	b.n	8013652 <_vfiprintf_r+0x176>
 80136ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80136ce:	4604      	mov	r4, r0
 80136d0:	2301      	movs	r3, #1
 80136d2:	e7f0      	b.n	80136b6 <_vfiprintf_r+0x1da>
 80136d4:	ab03      	add	r3, sp, #12
 80136d6:	9300      	str	r3, [sp, #0]
 80136d8:	462a      	mov	r2, r5
 80136da:	4b16      	ldr	r3, [pc, #88]	; (8013734 <_vfiprintf_r+0x258>)
 80136dc:	a904      	add	r1, sp, #16
 80136de:	4630      	mov	r0, r6
 80136e0:	f3af 8000 	nop.w
 80136e4:	4607      	mov	r7, r0
 80136e6:	1c78      	adds	r0, r7, #1
 80136e8:	d1d6      	bne.n	8013698 <_vfiprintf_r+0x1bc>
 80136ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80136ec:	07d9      	lsls	r1, r3, #31
 80136ee:	d405      	bmi.n	80136fc <_vfiprintf_r+0x220>
 80136f0:	89ab      	ldrh	r3, [r5, #12]
 80136f2:	059a      	lsls	r2, r3, #22
 80136f4:	d402      	bmi.n	80136fc <_vfiprintf_r+0x220>
 80136f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80136f8:	f7ff fba6 	bl	8012e48 <__retarget_lock_release_recursive>
 80136fc:	89ab      	ldrh	r3, [r5, #12]
 80136fe:	065b      	lsls	r3, r3, #25
 8013700:	f53f af12 	bmi.w	8013528 <_vfiprintf_r+0x4c>
 8013704:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013706:	e711      	b.n	801352c <_vfiprintf_r+0x50>
 8013708:	ab03      	add	r3, sp, #12
 801370a:	9300      	str	r3, [sp, #0]
 801370c:	462a      	mov	r2, r5
 801370e:	4b09      	ldr	r3, [pc, #36]	; (8013734 <_vfiprintf_r+0x258>)
 8013710:	a904      	add	r1, sp, #16
 8013712:	4630      	mov	r0, r6
 8013714:	f000 f880 	bl	8013818 <_printf_i>
 8013718:	e7e4      	b.n	80136e4 <_vfiprintf_r+0x208>
 801371a:	bf00      	nop
 801371c:	08016aa4 	.word	0x08016aa4
 8013720:	08016ac4 	.word	0x08016ac4
 8013724:	08016a84 	.word	0x08016a84
 8013728:	08016b9a 	.word	0x08016b9a
 801372c:	08016ba4 	.word	0x08016ba4
 8013730:	00000000 	.word	0x00000000
 8013734:	080134b7 	.word	0x080134b7
 8013738:	08016ba0 	.word	0x08016ba0

0801373c <_printf_common>:
 801373c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013740:	4616      	mov	r6, r2
 8013742:	4699      	mov	r9, r3
 8013744:	688a      	ldr	r2, [r1, #8]
 8013746:	690b      	ldr	r3, [r1, #16]
 8013748:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801374c:	4293      	cmp	r3, r2
 801374e:	bfb8      	it	lt
 8013750:	4613      	movlt	r3, r2
 8013752:	6033      	str	r3, [r6, #0]
 8013754:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013758:	4607      	mov	r7, r0
 801375a:	460c      	mov	r4, r1
 801375c:	b10a      	cbz	r2, 8013762 <_printf_common+0x26>
 801375e:	3301      	adds	r3, #1
 8013760:	6033      	str	r3, [r6, #0]
 8013762:	6823      	ldr	r3, [r4, #0]
 8013764:	0699      	lsls	r1, r3, #26
 8013766:	bf42      	ittt	mi
 8013768:	6833      	ldrmi	r3, [r6, #0]
 801376a:	3302      	addmi	r3, #2
 801376c:	6033      	strmi	r3, [r6, #0]
 801376e:	6825      	ldr	r5, [r4, #0]
 8013770:	f015 0506 	ands.w	r5, r5, #6
 8013774:	d106      	bne.n	8013784 <_printf_common+0x48>
 8013776:	f104 0a19 	add.w	sl, r4, #25
 801377a:	68e3      	ldr	r3, [r4, #12]
 801377c:	6832      	ldr	r2, [r6, #0]
 801377e:	1a9b      	subs	r3, r3, r2
 8013780:	42ab      	cmp	r3, r5
 8013782:	dc26      	bgt.n	80137d2 <_printf_common+0x96>
 8013784:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013788:	1e13      	subs	r3, r2, #0
 801378a:	6822      	ldr	r2, [r4, #0]
 801378c:	bf18      	it	ne
 801378e:	2301      	movne	r3, #1
 8013790:	0692      	lsls	r2, r2, #26
 8013792:	d42b      	bmi.n	80137ec <_printf_common+0xb0>
 8013794:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013798:	4649      	mov	r1, r9
 801379a:	4638      	mov	r0, r7
 801379c:	47c0      	blx	r8
 801379e:	3001      	adds	r0, #1
 80137a0:	d01e      	beq.n	80137e0 <_printf_common+0xa4>
 80137a2:	6823      	ldr	r3, [r4, #0]
 80137a4:	68e5      	ldr	r5, [r4, #12]
 80137a6:	6832      	ldr	r2, [r6, #0]
 80137a8:	f003 0306 	and.w	r3, r3, #6
 80137ac:	2b04      	cmp	r3, #4
 80137ae:	bf08      	it	eq
 80137b0:	1aad      	subeq	r5, r5, r2
 80137b2:	68a3      	ldr	r3, [r4, #8]
 80137b4:	6922      	ldr	r2, [r4, #16]
 80137b6:	bf0c      	ite	eq
 80137b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80137bc:	2500      	movne	r5, #0
 80137be:	4293      	cmp	r3, r2
 80137c0:	bfc4      	itt	gt
 80137c2:	1a9b      	subgt	r3, r3, r2
 80137c4:	18ed      	addgt	r5, r5, r3
 80137c6:	2600      	movs	r6, #0
 80137c8:	341a      	adds	r4, #26
 80137ca:	42b5      	cmp	r5, r6
 80137cc:	d11a      	bne.n	8013804 <_printf_common+0xc8>
 80137ce:	2000      	movs	r0, #0
 80137d0:	e008      	b.n	80137e4 <_printf_common+0xa8>
 80137d2:	2301      	movs	r3, #1
 80137d4:	4652      	mov	r2, sl
 80137d6:	4649      	mov	r1, r9
 80137d8:	4638      	mov	r0, r7
 80137da:	47c0      	blx	r8
 80137dc:	3001      	adds	r0, #1
 80137de:	d103      	bne.n	80137e8 <_printf_common+0xac>
 80137e0:	f04f 30ff 	mov.w	r0, #4294967295
 80137e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137e8:	3501      	adds	r5, #1
 80137ea:	e7c6      	b.n	801377a <_printf_common+0x3e>
 80137ec:	18e1      	adds	r1, r4, r3
 80137ee:	1c5a      	adds	r2, r3, #1
 80137f0:	2030      	movs	r0, #48	; 0x30
 80137f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80137f6:	4422      	add	r2, r4
 80137f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80137fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013800:	3302      	adds	r3, #2
 8013802:	e7c7      	b.n	8013794 <_printf_common+0x58>
 8013804:	2301      	movs	r3, #1
 8013806:	4622      	mov	r2, r4
 8013808:	4649      	mov	r1, r9
 801380a:	4638      	mov	r0, r7
 801380c:	47c0      	blx	r8
 801380e:	3001      	adds	r0, #1
 8013810:	d0e6      	beq.n	80137e0 <_printf_common+0xa4>
 8013812:	3601      	adds	r6, #1
 8013814:	e7d9      	b.n	80137ca <_printf_common+0x8e>
	...

08013818 <_printf_i>:
 8013818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801381c:	460c      	mov	r4, r1
 801381e:	4691      	mov	r9, r2
 8013820:	7e27      	ldrb	r7, [r4, #24]
 8013822:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013824:	2f78      	cmp	r7, #120	; 0x78
 8013826:	4680      	mov	r8, r0
 8013828:	469a      	mov	sl, r3
 801382a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801382e:	d807      	bhi.n	8013840 <_printf_i+0x28>
 8013830:	2f62      	cmp	r7, #98	; 0x62
 8013832:	d80a      	bhi.n	801384a <_printf_i+0x32>
 8013834:	2f00      	cmp	r7, #0
 8013836:	f000 80d8 	beq.w	80139ea <_printf_i+0x1d2>
 801383a:	2f58      	cmp	r7, #88	; 0x58
 801383c:	f000 80a3 	beq.w	8013986 <_printf_i+0x16e>
 8013840:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8013844:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013848:	e03a      	b.n	80138c0 <_printf_i+0xa8>
 801384a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801384e:	2b15      	cmp	r3, #21
 8013850:	d8f6      	bhi.n	8013840 <_printf_i+0x28>
 8013852:	a001      	add	r0, pc, #4	; (adr r0, 8013858 <_printf_i+0x40>)
 8013854:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8013858:	080138b1 	.word	0x080138b1
 801385c:	080138c5 	.word	0x080138c5
 8013860:	08013841 	.word	0x08013841
 8013864:	08013841 	.word	0x08013841
 8013868:	08013841 	.word	0x08013841
 801386c:	08013841 	.word	0x08013841
 8013870:	080138c5 	.word	0x080138c5
 8013874:	08013841 	.word	0x08013841
 8013878:	08013841 	.word	0x08013841
 801387c:	08013841 	.word	0x08013841
 8013880:	08013841 	.word	0x08013841
 8013884:	080139d1 	.word	0x080139d1
 8013888:	080138f5 	.word	0x080138f5
 801388c:	080139b3 	.word	0x080139b3
 8013890:	08013841 	.word	0x08013841
 8013894:	08013841 	.word	0x08013841
 8013898:	080139f3 	.word	0x080139f3
 801389c:	08013841 	.word	0x08013841
 80138a0:	080138f5 	.word	0x080138f5
 80138a4:	08013841 	.word	0x08013841
 80138a8:	08013841 	.word	0x08013841
 80138ac:	080139bb 	.word	0x080139bb
 80138b0:	680b      	ldr	r3, [r1, #0]
 80138b2:	1d1a      	adds	r2, r3, #4
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	600a      	str	r2, [r1, #0]
 80138b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80138bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80138c0:	2301      	movs	r3, #1
 80138c2:	e0a3      	b.n	8013a0c <_printf_i+0x1f4>
 80138c4:	6825      	ldr	r5, [r4, #0]
 80138c6:	6808      	ldr	r0, [r1, #0]
 80138c8:	062e      	lsls	r6, r5, #24
 80138ca:	f100 0304 	add.w	r3, r0, #4
 80138ce:	d50a      	bpl.n	80138e6 <_printf_i+0xce>
 80138d0:	6805      	ldr	r5, [r0, #0]
 80138d2:	600b      	str	r3, [r1, #0]
 80138d4:	2d00      	cmp	r5, #0
 80138d6:	da03      	bge.n	80138e0 <_printf_i+0xc8>
 80138d8:	232d      	movs	r3, #45	; 0x2d
 80138da:	426d      	negs	r5, r5
 80138dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80138e0:	485e      	ldr	r0, [pc, #376]	; (8013a5c <_printf_i+0x244>)
 80138e2:	230a      	movs	r3, #10
 80138e4:	e019      	b.n	801391a <_printf_i+0x102>
 80138e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80138ea:	6805      	ldr	r5, [r0, #0]
 80138ec:	600b      	str	r3, [r1, #0]
 80138ee:	bf18      	it	ne
 80138f0:	b22d      	sxthne	r5, r5
 80138f2:	e7ef      	b.n	80138d4 <_printf_i+0xbc>
 80138f4:	680b      	ldr	r3, [r1, #0]
 80138f6:	6825      	ldr	r5, [r4, #0]
 80138f8:	1d18      	adds	r0, r3, #4
 80138fa:	6008      	str	r0, [r1, #0]
 80138fc:	0628      	lsls	r0, r5, #24
 80138fe:	d501      	bpl.n	8013904 <_printf_i+0xec>
 8013900:	681d      	ldr	r5, [r3, #0]
 8013902:	e002      	b.n	801390a <_printf_i+0xf2>
 8013904:	0669      	lsls	r1, r5, #25
 8013906:	d5fb      	bpl.n	8013900 <_printf_i+0xe8>
 8013908:	881d      	ldrh	r5, [r3, #0]
 801390a:	4854      	ldr	r0, [pc, #336]	; (8013a5c <_printf_i+0x244>)
 801390c:	2f6f      	cmp	r7, #111	; 0x6f
 801390e:	bf0c      	ite	eq
 8013910:	2308      	moveq	r3, #8
 8013912:	230a      	movne	r3, #10
 8013914:	2100      	movs	r1, #0
 8013916:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801391a:	6866      	ldr	r6, [r4, #4]
 801391c:	60a6      	str	r6, [r4, #8]
 801391e:	2e00      	cmp	r6, #0
 8013920:	bfa2      	ittt	ge
 8013922:	6821      	ldrge	r1, [r4, #0]
 8013924:	f021 0104 	bicge.w	r1, r1, #4
 8013928:	6021      	strge	r1, [r4, #0]
 801392a:	b90d      	cbnz	r5, 8013930 <_printf_i+0x118>
 801392c:	2e00      	cmp	r6, #0
 801392e:	d04d      	beq.n	80139cc <_printf_i+0x1b4>
 8013930:	4616      	mov	r6, r2
 8013932:	fbb5 f1f3 	udiv	r1, r5, r3
 8013936:	fb03 5711 	mls	r7, r3, r1, r5
 801393a:	5dc7      	ldrb	r7, [r0, r7]
 801393c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013940:	462f      	mov	r7, r5
 8013942:	42bb      	cmp	r3, r7
 8013944:	460d      	mov	r5, r1
 8013946:	d9f4      	bls.n	8013932 <_printf_i+0x11a>
 8013948:	2b08      	cmp	r3, #8
 801394a:	d10b      	bne.n	8013964 <_printf_i+0x14c>
 801394c:	6823      	ldr	r3, [r4, #0]
 801394e:	07df      	lsls	r7, r3, #31
 8013950:	d508      	bpl.n	8013964 <_printf_i+0x14c>
 8013952:	6923      	ldr	r3, [r4, #16]
 8013954:	6861      	ldr	r1, [r4, #4]
 8013956:	4299      	cmp	r1, r3
 8013958:	bfde      	ittt	le
 801395a:	2330      	movle	r3, #48	; 0x30
 801395c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013960:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013964:	1b92      	subs	r2, r2, r6
 8013966:	6122      	str	r2, [r4, #16]
 8013968:	f8cd a000 	str.w	sl, [sp]
 801396c:	464b      	mov	r3, r9
 801396e:	aa03      	add	r2, sp, #12
 8013970:	4621      	mov	r1, r4
 8013972:	4640      	mov	r0, r8
 8013974:	f7ff fee2 	bl	801373c <_printf_common>
 8013978:	3001      	adds	r0, #1
 801397a:	d14c      	bne.n	8013a16 <_printf_i+0x1fe>
 801397c:	f04f 30ff 	mov.w	r0, #4294967295
 8013980:	b004      	add	sp, #16
 8013982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013986:	4835      	ldr	r0, [pc, #212]	; (8013a5c <_printf_i+0x244>)
 8013988:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801398c:	6823      	ldr	r3, [r4, #0]
 801398e:	680e      	ldr	r6, [r1, #0]
 8013990:	061f      	lsls	r7, r3, #24
 8013992:	f856 5b04 	ldr.w	r5, [r6], #4
 8013996:	600e      	str	r6, [r1, #0]
 8013998:	d514      	bpl.n	80139c4 <_printf_i+0x1ac>
 801399a:	07d9      	lsls	r1, r3, #31
 801399c:	bf44      	itt	mi
 801399e:	f043 0320 	orrmi.w	r3, r3, #32
 80139a2:	6023      	strmi	r3, [r4, #0]
 80139a4:	b91d      	cbnz	r5, 80139ae <_printf_i+0x196>
 80139a6:	6823      	ldr	r3, [r4, #0]
 80139a8:	f023 0320 	bic.w	r3, r3, #32
 80139ac:	6023      	str	r3, [r4, #0]
 80139ae:	2310      	movs	r3, #16
 80139b0:	e7b0      	b.n	8013914 <_printf_i+0xfc>
 80139b2:	6823      	ldr	r3, [r4, #0]
 80139b4:	f043 0320 	orr.w	r3, r3, #32
 80139b8:	6023      	str	r3, [r4, #0]
 80139ba:	2378      	movs	r3, #120	; 0x78
 80139bc:	4828      	ldr	r0, [pc, #160]	; (8013a60 <_printf_i+0x248>)
 80139be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80139c2:	e7e3      	b.n	801398c <_printf_i+0x174>
 80139c4:	065e      	lsls	r6, r3, #25
 80139c6:	bf48      	it	mi
 80139c8:	b2ad      	uxthmi	r5, r5
 80139ca:	e7e6      	b.n	801399a <_printf_i+0x182>
 80139cc:	4616      	mov	r6, r2
 80139ce:	e7bb      	b.n	8013948 <_printf_i+0x130>
 80139d0:	680b      	ldr	r3, [r1, #0]
 80139d2:	6826      	ldr	r6, [r4, #0]
 80139d4:	6960      	ldr	r0, [r4, #20]
 80139d6:	1d1d      	adds	r5, r3, #4
 80139d8:	600d      	str	r5, [r1, #0]
 80139da:	0635      	lsls	r5, r6, #24
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	d501      	bpl.n	80139e4 <_printf_i+0x1cc>
 80139e0:	6018      	str	r0, [r3, #0]
 80139e2:	e002      	b.n	80139ea <_printf_i+0x1d2>
 80139e4:	0671      	lsls	r1, r6, #25
 80139e6:	d5fb      	bpl.n	80139e0 <_printf_i+0x1c8>
 80139e8:	8018      	strh	r0, [r3, #0]
 80139ea:	2300      	movs	r3, #0
 80139ec:	6123      	str	r3, [r4, #16]
 80139ee:	4616      	mov	r6, r2
 80139f0:	e7ba      	b.n	8013968 <_printf_i+0x150>
 80139f2:	680b      	ldr	r3, [r1, #0]
 80139f4:	1d1a      	adds	r2, r3, #4
 80139f6:	600a      	str	r2, [r1, #0]
 80139f8:	681e      	ldr	r6, [r3, #0]
 80139fa:	6862      	ldr	r2, [r4, #4]
 80139fc:	2100      	movs	r1, #0
 80139fe:	4630      	mov	r0, r6
 8013a00:	f7ec fc1e 	bl	8000240 <memchr>
 8013a04:	b108      	cbz	r0, 8013a0a <_printf_i+0x1f2>
 8013a06:	1b80      	subs	r0, r0, r6
 8013a08:	6060      	str	r0, [r4, #4]
 8013a0a:	6863      	ldr	r3, [r4, #4]
 8013a0c:	6123      	str	r3, [r4, #16]
 8013a0e:	2300      	movs	r3, #0
 8013a10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013a14:	e7a8      	b.n	8013968 <_printf_i+0x150>
 8013a16:	6923      	ldr	r3, [r4, #16]
 8013a18:	4632      	mov	r2, r6
 8013a1a:	4649      	mov	r1, r9
 8013a1c:	4640      	mov	r0, r8
 8013a1e:	47d0      	blx	sl
 8013a20:	3001      	adds	r0, #1
 8013a22:	d0ab      	beq.n	801397c <_printf_i+0x164>
 8013a24:	6823      	ldr	r3, [r4, #0]
 8013a26:	079b      	lsls	r3, r3, #30
 8013a28:	d413      	bmi.n	8013a52 <_printf_i+0x23a>
 8013a2a:	68e0      	ldr	r0, [r4, #12]
 8013a2c:	9b03      	ldr	r3, [sp, #12]
 8013a2e:	4298      	cmp	r0, r3
 8013a30:	bfb8      	it	lt
 8013a32:	4618      	movlt	r0, r3
 8013a34:	e7a4      	b.n	8013980 <_printf_i+0x168>
 8013a36:	2301      	movs	r3, #1
 8013a38:	4632      	mov	r2, r6
 8013a3a:	4649      	mov	r1, r9
 8013a3c:	4640      	mov	r0, r8
 8013a3e:	47d0      	blx	sl
 8013a40:	3001      	adds	r0, #1
 8013a42:	d09b      	beq.n	801397c <_printf_i+0x164>
 8013a44:	3501      	adds	r5, #1
 8013a46:	68e3      	ldr	r3, [r4, #12]
 8013a48:	9903      	ldr	r1, [sp, #12]
 8013a4a:	1a5b      	subs	r3, r3, r1
 8013a4c:	42ab      	cmp	r3, r5
 8013a4e:	dcf2      	bgt.n	8013a36 <_printf_i+0x21e>
 8013a50:	e7eb      	b.n	8013a2a <_printf_i+0x212>
 8013a52:	2500      	movs	r5, #0
 8013a54:	f104 0619 	add.w	r6, r4, #25
 8013a58:	e7f5      	b.n	8013a46 <_printf_i+0x22e>
 8013a5a:	bf00      	nop
 8013a5c:	08016bab 	.word	0x08016bab
 8013a60:	08016bbc 	.word	0x08016bbc

08013a64 <_read_r>:
 8013a64:	b538      	push	{r3, r4, r5, lr}
 8013a66:	4d07      	ldr	r5, [pc, #28]	; (8013a84 <_read_r+0x20>)
 8013a68:	4604      	mov	r4, r0
 8013a6a:	4608      	mov	r0, r1
 8013a6c:	4611      	mov	r1, r2
 8013a6e:	2200      	movs	r2, #0
 8013a70:	602a      	str	r2, [r5, #0]
 8013a72:	461a      	mov	r2, r3
 8013a74:	f7ed f946 	bl	8000d04 <_read>
 8013a78:	1c43      	adds	r3, r0, #1
 8013a7a:	d102      	bne.n	8013a82 <_read_r+0x1e>
 8013a7c:	682b      	ldr	r3, [r5, #0]
 8013a7e:	b103      	cbz	r3, 8013a82 <_read_r+0x1e>
 8013a80:	6023      	str	r3, [r4, #0]
 8013a82:	bd38      	pop	{r3, r4, r5, pc}
 8013a84:	2000eb90 	.word	0x2000eb90

08013a88 <__swbuf_r>:
 8013a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a8a:	460e      	mov	r6, r1
 8013a8c:	4614      	mov	r4, r2
 8013a8e:	4605      	mov	r5, r0
 8013a90:	b118      	cbz	r0, 8013a9a <__swbuf_r+0x12>
 8013a92:	6983      	ldr	r3, [r0, #24]
 8013a94:	b90b      	cbnz	r3, 8013a9a <__swbuf_r+0x12>
 8013a96:	f7ff f913 	bl	8012cc0 <__sinit>
 8013a9a:	4b21      	ldr	r3, [pc, #132]	; (8013b20 <__swbuf_r+0x98>)
 8013a9c:	429c      	cmp	r4, r3
 8013a9e:	d12b      	bne.n	8013af8 <__swbuf_r+0x70>
 8013aa0:	686c      	ldr	r4, [r5, #4]
 8013aa2:	69a3      	ldr	r3, [r4, #24]
 8013aa4:	60a3      	str	r3, [r4, #8]
 8013aa6:	89a3      	ldrh	r3, [r4, #12]
 8013aa8:	071a      	lsls	r2, r3, #28
 8013aaa:	d52f      	bpl.n	8013b0c <__swbuf_r+0x84>
 8013aac:	6923      	ldr	r3, [r4, #16]
 8013aae:	b36b      	cbz	r3, 8013b0c <__swbuf_r+0x84>
 8013ab0:	6923      	ldr	r3, [r4, #16]
 8013ab2:	6820      	ldr	r0, [r4, #0]
 8013ab4:	1ac0      	subs	r0, r0, r3
 8013ab6:	6963      	ldr	r3, [r4, #20]
 8013ab8:	b2f6      	uxtb	r6, r6
 8013aba:	4283      	cmp	r3, r0
 8013abc:	4637      	mov	r7, r6
 8013abe:	dc04      	bgt.n	8013aca <__swbuf_r+0x42>
 8013ac0:	4621      	mov	r1, r4
 8013ac2:	4628      	mov	r0, r5
 8013ac4:	f7ff fc1c 	bl	8013300 <_fflush_r>
 8013ac8:	bb30      	cbnz	r0, 8013b18 <__swbuf_r+0x90>
 8013aca:	68a3      	ldr	r3, [r4, #8]
 8013acc:	3b01      	subs	r3, #1
 8013ace:	60a3      	str	r3, [r4, #8]
 8013ad0:	6823      	ldr	r3, [r4, #0]
 8013ad2:	1c5a      	adds	r2, r3, #1
 8013ad4:	6022      	str	r2, [r4, #0]
 8013ad6:	701e      	strb	r6, [r3, #0]
 8013ad8:	6963      	ldr	r3, [r4, #20]
 8013ada:	3001      	adds	r0, #1
 8013adc:	4283      	cmp	r3, r0
 8013ade:	d004      	beq.n	8013aea <__swbuf_r+0x62>
 8013ae0:	89a3      	ldrh	r3, [r4, #12]
 8013ae2:	07db      	lsls	r3, r3, #31
 8013ae4:	d506      	bpl.n	8013af4 <__swbuf_r+0x6c>
 8013ae6:	2e0a      	cmp	r6, #10
 8013ae8:	d104      	bne.n	8013af4 <__swbuf_r+0x6c>
 8013aea:	4621      	mov	r1, r4
 8013aec:	4628      	mov	r0, r5
 8013aee:	f7ff fc07 	bl	8013300 <_fflush_r>
 8013af2:	b988      	cbnz	r0, 8013b18 <__swbuf_r+0x90>
 8013af4:	4638      	mov	r0, r7
 8013af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013af8:	4b0a      	ldr	r3, [pc, #40]	; (8013b24 <__swbuf_r+0x9c>)
 8013afa:	429c      	cmp	r4, r3
 8013afc:	d101      	bne.n	8013b02 <__swbuf_r+0x7a>
 8013afe:	68ac      	ldr	r4, [r5, #8]
 8013b00:	e7cf      	b.n	8013aa2 <__swbuf_r+0x1a>
 8013b02:	4b09      	ldr	r3, [pc, #36]	; (8013b28 <__swbuf_r+0xa0>)
 8013b04:	429c      	cmp	r4, r3
 8013b06:	bf08      	it	eq
 8013b08:	68ec      	ldreq	r4, [r5, #12]
 8013b0a:	e7ca      	b.n	8013aa2 <__swbuf_r+0x1a>
 8013b0c:	4621      	mov	r1, r4
 8013b0e:	4628      	mov	r0, r5
 8013b10:	f000 f80c 	bl	8013b2c <__swsetup_r>
 8013b14:	2800      	cmp	r0, #0
 8013b16:	d0cb      	beq.n	8013ab0 <__swbuf_r+0x28>
 8013b18:	f04f 37ff 	mov.w	r7, #4294967295
 8013b1c:	e7ea      	b.n	8013af4 <__swbuf_r+0x6c>
 8013b1e:	bf00      	nop
 8013b20:	08016aa4 	.word	0x08016aa4
 8013b24:	08016ac4 	.word	0x08016ac4
 8013b28:	08016a84 	.word	0x08016a84

08013b2c <__swsetup_r>:
 8013b2c:	4b32      	ldr	r3, [pc, #200]	; (8013bf8 <__swsetup_r+0xcc>)
 8013b2e:	b570      	push	{r4, r5, r6, lr}
 8013b30:	681d      	ldr	r5, [r3, #0]
 8013b32:	4606      	mov	r6, r0
 8013b34:	460c      	mov	r4, r1
 8013b36:	b125      	cbz	r5, 8013b42 <__swsetup_r+0x16>
 8013b38:	69ab      	ldr	r3, [r5, #24]
 8013b3a:	b913      	cbnz	r3, 8013b42 <__swsetup_r+0x16>
 8013b3c:	4628      	mov	r0, r5
 8013b3e:	f7ff f8bf 	bl	8012cc0 <__sinit>
 8013b42:	4b2e      	ldr	r3, [pc, #184]	; (8013bfc <__swsetup_r+0xd0>)
 8013b44:	429c      	cmp	r4, r3
 8013b46:	d10f      	bne.n	8013b68 <__swsetup_r+0x3c>
 8013b48:	686c      	ldr	r4, [r5, #4]
 8013b4a:	89a3      	ldrh	r3, [r4, #12]
 8013b4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013b50:	0719      	lsls	r1, r3, #28
 8013b52:	d42c      	bmi.n	8013bae <__swsetup_r+0x82>
 8013b54:	06dd      	lsls	r5, r3, #27
 8013b56:	d411      	bmi.n	8013b7c <__swsetup_r+0x50>
 8013b58:	2309      	movs	r3, #9
 8013b5a:	6033      	str	r3, [r6, #0]
 8013b5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013b60:	81a3      	strh	r3, [r4, #12]
 8013b62:	f04f 30ff 	mov.w	r0, #4294967295
 8013b66:	e03e      	b.n	8013be6 <__swsetup_r+0xba>
 8013b68:	4b25      	ldr	r3, [pc, #148]	; (8013c00 <__swsetup_r+0xd4>)
 8013b6a:	429c      	cmp	r4, r3
 8013b6c:	d101      	bne.n	8013b72 <__swsetup_r+0x46>
 8013b6e:	68ac      	ldr	r4, [r5, #8]
 8013b70:	e7eb      	b.n	8013b4a <__swsetup_r+0x1e>
 8013b72:	4b24      	ldr	r3, [pc, #144]	; (8013c04 <__swsetup_r+0xd8>)
 8013b74:	429c      	cmp	r4, r3
 8013b76:	bf08      	it	eq
 8013b78:	68ec      	ldreq	r4, [r5, #12]
 8013b7a:	e7e6      	b.n	8013b4a <__swsetup_r+0x1e>
 8013b7c:	0758      	lsls	r0, r3, #29
 8013b7e:	d512      	bpl.n	8013ba6 <__swsetup_r+0x7a>
 8013b80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013b82:	b141      	cbz	r1, 8013b96 <__swsetup_r+0x6a>
 8013b84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013b88:	4299      	cmp	r1, r3
 8013b8a:	d002      	beq.n	8013b92 <__swsetup_r+0x66>
 8013b8c:	4630      	mov	r0, r6
 8013b8e:	f7ff fc2b 	bl	80133e8 <_free_r>
 8013b92:	2300      	movs	r3, #0
 8013b94:	6363      	str	r3, [r4, #52]	; 0x34
 8013b96:	89a3      	ldrh	r3, [r4, #12]
 8013b98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013b9c:	81a3      	strh	r3, [r4, #12]
 8013b9e:	2300      	movs	r3, #0
 8013ba0:	6063      	str	r3, [r4, #4]
 8013ba2:	6923      	ldr	r3, [r4, #16]
 8013ba4:	6023      	str	r3, [r4, #0]
 8013ba6:	89a3      	ldrh	r3, [r4, #12]
 8013ba8:	f043 0308 	orr.w	r3, r3, #8
 8013bac:	81a3      	strh	r3, [r4, #12]
 8013bae:	6923      	ldr	r3, [r4, #16]
 8013bb0:	b94b      	cbnz	r3, 8013bc6 <__swsetup_r+0x9a>
 8013bb2:	89a3      	ldrh	r3, [r4, #12]
 8013bb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013bb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013bbc:	d003      	beq.n	8013bc6 <__swsetup_r+0x9a>
 8013bbe:	4621      	mov	r1, r4
 8013bc0:	4630      	mov	r0, r6
 8013bc2:	f000 f84d 	bl	8013c60 <__smakebuf_r>
 8013bc6:	89a0      	ldrh	r0, [r4, #12]
 8013bc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013bcc:	f010 0301 	ands.w	r3, r0, #1
 8013bd0:	d00a      	beq.n	8013be8 <__swsetup_r+0xbc>
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	60a3      	str	r3, [r4, #8]
 8013bd6:	6963      	ldr	r3, [r4, #20]
 8013bd8:	425b      	negs	r3, r3
 8013bda:	61a3      	str	r3, [r4, #24]
 8013bdc:	6923      	ldr	r3, [r4, #16]
 8013bde:	b943      	cbnz	r3, 8013bf2 <__swsetup_r+0xc6>
 8013be0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013be4:	d1ba      	bne.n	8013b5c <__swsetup_r+0x30>
 8013be6:	bd70      	pop	{r4, r5, r6, pc}
 8013be8:	0781      	lsls	r1, r0, #30
 8013bea:	bf58      	it	pl
 8013bec:	6963      	ldrpl	r3, [r4, #20]
 8013bee:	60a3      	str	r3, [r4, #8]
 8013bf0:	e7f4      	b.n	8013bdc <__swsetup_r+0xb0>
 8013bf2:	2000      	movs	r0, #0
 8013bf4:	e7f7      	b.n	8013be6 <__swsetup_r+0xba>
 8013bf6:	bf00      	nop
 8013bf8:	2000001c 	.word	0x2000001c
 8013bfc:	08016aa4 	.word	0x08016aa4
 8013c00:	08016ac4 	.word	0x08016ac4
 8013c04:	08016a84 	.word	0x08016a84

08013c08 <abort>:
 8013c08:	b508      	push	{r3, lr}
 8013c0a:	2006      	movs	r0, #6
 8013c0c:	f000 f890 	bl	8013d30 <raise>
 8013c10:	2001      	movs	r0, #1
 8013c12:	f7ed f86d 	bl	8000cf0 <_exit>

08013c16 <__swhatbuf_r>:
 8013c16:	b570      	push	{r4, r5, r6, lr}
 8013c18:	460e      	mov	r6, r1
 8013c1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c1e:	2900      	cmp	r1, #0
 8013c20:	b096      	sub	sp, #88	; 0x58
 8013c22:	4614      	mov	r4, r2
 8013c24:	461d      	mov	r5, r3
 8013c26:	da07      	bge.n	8013c38 <__swhatbuf_r+0x22>
 8013c28:	2300      	movs	r3, #0
 8013c2a:	602b      	str	r3, [r5, #0]
 8013c2c:	89b3      	ldrh	r3, [r6, #12]
 8013c2e:	061a      	lsls	r2, r3, #24
 8013c30:	d410      	bmi.n	8013c54 <__swhatbuf_r+0x3e>
 8013c32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013c36:	e00e      	b.n	8013c56 <__swhatbuf_r+0x40>
 8013c38:	466a      	mov	r2, sp
 8013c3a:	f000 f895 	bl	8013d68 <_fstat_r>
 8013c3e:	2800      	cmp	r0, #0
 8013c40:	dbf2      	blt.n	8013c28 <__swhatbuf_r+0x12>
 8013c42:	9a01      	ldr	r2, [sp, #4]
 8013c44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013c48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013c4c:	425a      	negs	r2, r3
 8013c4e:	415a      	adcs	r2, r3
 8013c50:	602a      	str	r2, [r5, #0]
 8013c52:	e7ee      	b.n	8013c32 <__swhatbuf_r+0x1c>
 8013c54:	2340      	movs	r3, #64	; 0x40
 8013c56:	2000      	movs	r0, #0
 8013c58:	6023      	str	r3, [r4, #0]
 8013c5a:	b016      	add	sp, #88	; 0x58
 8013c5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08013c60 <__smakebuf_r>:
 8013c60:	898b      	ldrh	r3, [r1, #12]
 8013c62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013c64:	079d      	lsls	r5, r3, #30
 8013c66:	4606      	mov	r6, r0
 8013c68:	460c      	mov	r4, r1
 8013c6a:	d507      	bpl.n	8013c7c <__smakebuf_r+0x1c>
 8013c6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013c70:	6023      	str	r3, [r4, #0]
 8013c72:	6123      	str	r3, [r4, #16]
 8013c74:	2301      	movs	r3, #1
 8013c76:	6163      	str	r3, [r4, #20]
 8013c78:	b002      	add	sp, #8
 8013c7a:	bd70      	pop	{r4, r5, r6, pc}
 8013c7c:	ab01      	add	r3, sp, #4
 8013c7e:	466a      	mov	r2, sp
 8013c80:	f7ff ffc9 	bl	8013c16 <__swhatbuf_r>
 8013c84:	9900      	ldr	r1, [sp, #0]
 8013c86:	4605      	mov	r5, r0
 8013c88:	4630      	mov	r0, r6
 8013c8a:	f7ff f903 	bl	8012e94 <_malloc_r>
 8013c8e:	b948      	cbnz	r0, 8013ca4 <__smakebuf_r+0x44>
 8013c90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c94:	059a      	lsls	r2, r3, #22
 8013c96:	d4ef      	bmi.n	8013c78 <__smakebuf_r+0x18>
 8013c98:	f023 0303 	bic.w	r3, r3, #3
 8013c9c:	f043 0302 	orr.w	r3, r3, #2
 8013ca0:	81a3      	strh	r3, [r4, #12]
 8013ca2:	e7e3      	b.n	8013c6c <__smakebuf_r+0xc>
 8013ca4:	4b0d      	ldr	r3, [pc, #52]	; (8013cdc <__smakebuf_r+0x7c>)
 8013ca6:	62b3      	str	r3, [r6, #40]	; 0x28
 8013ca8:	89a3      	ldrh	r3, [r4, #12]
 8013caa:	6020      	str	r0, [r4, #0]
 8013cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013cb0:	81a3      	strh	r3, [r4, #12]
 8013cb2:	9b00      	ldr	r3, [sp, #0]
 8013cb4:	6163      	str	r3, [r4, #20]
 8013cb6:	9b01      	ldr	r3, [sp, #4]
 8013cb8:	6120      	str	r0, [r4, #16]
 8013cba:	b15b      	cbz	r3, 8013cd4 <__smakebuf_r+0x74>
 8013cbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013cc0:	4630      	mov	r0, r6
 8013cc2:	f000 f863 	bl	8013d8c <_isatty_r>
 8013cc6:	b128      	cbz	r0, 8013cd4 <__smakebuf_r+0x74>
 8013cc8:	89a3      	ldrh	r3, [r4, #12]
 8013cca:	f023 0303 	bic.w	r3, r3, #3
 8013cce:	f043 0301 	orr.w	r3, r3, #1
 8013cd2:	81a3      	strh	r3, [r4, #12]
 8013cd4:	89a0      	ldrh	r0, [r4, #12]
 8013cd6:	4305      	orrs	r5, r0
 8013cd8:	81a5      	strh	r5, [r4, #12]
 8013cda:	e7cd      	b.n	8013c78 <__smakebuf_r+0x18>
 8013cdc:	08012c59 	.word	0x08012c59

08013ce0 <_raise_r>:
 8013ce0:	291f      	cmp	r1, #31
 8013ce2:	b538      	push	{r3, r4, r5, lr}
 8013ce4:	4604      	mov	r4, r0
 8013ce6:	460d      	mov	r5, r1
 8013ce8:	d904      	bls.n	8013cf4 <_raise_r+0x14>
 8013cea:	2316      	movs	r3, #22
 8013cec:	6003      	str	r3, [r0, #0]
 8013cee:	f04f 30ff 	mov.w	r0, #4294967295
 8013cf2:	bd38      	pop	{r3, r4, r5, pc}
 8013cf4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013cf6:	b112      	cbz	r2, 8013cfe <_raise_r+0x1e>
 8013cf8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013cfc:	b94b      	cbnz	r3, 8013d12 <_raise_r+0x32>
 8013cfe:	4620      	mov	r0, r4
 8013d00:	f000 f830 	bl	8013d64 <_getpid_r>
 8013d04:	462a      	mov	r2, r5
 8013d06:	4601      	mov	r1, r0
 8013d08:	4620      	mov	r0, r4
 8013d0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d0e:	f000 b817 	b.w	8013d40 <_kill_r>
 8013d12:	2b01      	cmp	r3, #1
 8013d14:	d00a      	beq.n	8013d2c <_raise_r+0x4c>
 8013d16:	1c59      	adds	r1, r3, #1
 8013d18:	d103      	bne.n	8013d22 <_raise_r+0x42>
 8013d1a:	2316      	movs	r3, #22
 8013d1c:	6003      	str	r3, [r0, #0]
 8013d1e:	2001      	movs	r0, #1
 8013d20:	e7e7      	b.n	8013cf2 <_raise_r+0x12>
 8013d22:	2400      	movs	r4, #0
 8013d24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013d28:	4628      	mov	r0, r5
 8013d2a:	4798      	blx	r3
 8013d2c:	2000      	movs	r0, #0
 8013d2e:	e7e0      	b.n	8013cf2 <_raise_r+0x12>

08013d30 <raise>:
 8013d30:	4b02      	ldr	r3, [pc, #8]	; (8013d3c <raise+0xc>)
 8013d32:	4601      	mov	r1, r0
 8013d34:	6818      	ldr	r0, [r3, #0]
 8013d36:	f7ff bfd3 	b.w	8013ce0 <_raise_r>
 8013d3a:	bf00      	nop
 8013d3c:	2000001c 	.word	0x2000001c

08013d40 <_kill_r>:
 8013d40:	b538      	push	{r3, r4, r5, lr}
 8013d42:	4d07      	ldr	r5, [pc, #28]	; (8013d60 <_kill_r+0x20>)
 8013d44:	2300      	movs	r3, #0
 8013d46:	4604      	mov	r4, r0
 8013d48:	4608      	mov	r0, r1
 8013d4a:	4611      	mov	r1, r2
 8013d4c:	602b      	str	r3, [r5, #0]
 8013d4e:	f7ec ffbd 	bl	8000ccc <_kill>
 8013d52:	1c43      	adds	r3, r0, #1
 8013d54:	d102      	bne.n	8013d5c <_kill_r+0x1c>
 8013d56:	682b      	ldr	r3, [r5, #0]
 8013d58:	b103      	cbz	r3, 8013d5c <_kill_r+0x1c>
 8013d5a:	6023      	str	r3, [r4, #0]
 8013d5c:	bd38      	pop	{r3, r4, r5, pc}
 8013d5e:	bf00      	nop
 8013d60:	2000eb90 	.word	0x2000eb90

08013d64 <_getpid_r>:
 8013d64:	f7ec bfaa 	b.w	8000cbc <_getpid>

08013d68 <_fstat_r>:
 8013d68:	b538      	push	{r3, r4, r5, lr}
 8013d6a:	4d07      	ldr	r5, [pc, #28]	; (8013d88 <_fstat_r+0x20>)
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	4604      	mov	r4, r0
 8013d70:	4608      	mov	r0, r1
 8013d72:	4611      	mov	r1, r2
 8013d74:	602b      	str	r3, [r5, #0]
 8013d76:	f7ed f80a 	bl	8000d8e <_fstat>
 8013d7a:	1c43      	adds	r3, r0, #1
 8013d7c:	d102      	bne.n	8013d84 <_fstat_r+0x1c>
 8013d7e:	682b      	ldr	r3, [r5, #0]
 8013d80:	b103      	cbz	r3, 8013d84 <_fstat_r+0x1c>
 8013d82:	6023      	str	r3, [r4, #0]
 8013d84:	bd38      	pop	{r3, r4, r5, pc}
 8013d86:	bf00      	nop
 8013d88:	2000eb90 	.word	0x2000eb90

08013d8c <_isatty_r>:
 8013d8c:	b538      	push	{r3, r4, r5, lr}
 8013d8e:	4d06      	ldr	r5, [pc, #24]	; (8013da8 <_isatty_r+0x1c>)
 8013d90:	2300      	movs	r3, #0
 8013d92:	4604      	mov	r4, r0
 8013d94:	4608      	mov	r0, r1
 8013d96:	602b      	str	r3, [r5, #0]
 8013d98:	f7ed f809 	bl	8000dae <_isatty>
 8013d9c:	1c43      	adds	r3, r0, #1
 8013d9e:	d102      	bne.n	8013da6 <_isatty_r+0x1a>
 8013da0:	682b      	ldr	r3, [r5, #0]
 8013da2:	b103      	cbz	r3, 8013da6 <_isatty_r+0x1a>
 8013da4:	6023      	str	r3, [r4, #0]
 8013da6:	bd38      	pop	{r3, r4, r5, pc}
 8013da8:	2000eb90 	.word	0x2000eb90

08013dac <_init>:
 8013dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dae:	bf00      	nop
 8013db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013db2:	bc08      	pop	{r3}
 8013db4:	469e      	mov	lr, r3
 8013db6:	4770      	bx	lr

08013db8 <_fini>:
 8013db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dba:	bf00      	nop
 8013dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013dbe:	bc08      	pop	{r3}
 8013dc0:	469e      	mov	lr, r3
 8013dc2:	4770      	bx	lr
