set tool_name "Active-HDL (Verilog)"
set corner_file_list {
	{{"Slow Model"} {correlator.vo correlator_v.sdo}}
	{{"Fast Model"} {correlator_fast.vo correlator_v_fast.sdo}}
}
