Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,441
design__inferred_latch__count,0
design__instance__count,1167
design__instance__area,11720
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,12
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009000863065011799
power__switching__total,0.000602965650614351
power__leakage__total,1.3568603129954226E-8
power__total,0.0015030655777081847
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26914668477958575
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2678208564060814
timing__hold__ws__corner:nom_tt_025C_1v80,0.3161125894964683
timing__setup__ws__corner:nom_tt_025C_1v80,13.614487700338362
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316113
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.643702
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,23
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,12
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.27563244133942194
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.27427430547498727
timing__hold__ws__corner:nom_ss_100C_1v60,0.8925468394780663
timing__setup__ws__corner:nom_ss_100C_1v60,11.304703271238928
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.892547
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,13.372688
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,12
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.265609930456738
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2649424088443033
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10720258317818891
timing__setup__ws__corner:nom_ff_n40C_1v95,14.413895374133512
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107203
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.846752
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,23
design__max_fanout_violation__count,12
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26384659093243085
clock__skew__worst_setup,0.2626412772716579
timing__hold__ws,0.10613937806858714
timing__setup__ws,11.260816597923505
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106139
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.309643
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1167
design__instance__area__stdcell,11720
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.71059
design__instance__utilization__stdcell,0.71059
design__instance__count__class:buffer,9
design__instance__count__class:inverter,22
design__instance__count__class:sequential_cell,197
design__instance__count__class:multi_input_combinational_cell,495
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,817
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,20064
design__violations,0
design__instance__count__class:timing_repair_buffer,186
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,139
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,945
route__net__special,2
route__drc_errors__iter:1,415
route__wirelength__iter:1,23373
route__drc_errors__iter:2,188
route__wirelength__iter:2,23010
route__drc_errors__iter:3,174
route__wirelength__iter:3,22941
route__drc_errors__iter:4,47
route__wirelength__iter:4,22917
route__drc_errors__iter:5,0
route__wirelength__iter:5,22913
route__drc_errors,0
route__wirelength,22913
route__vias,6715
route__vias__singlecut,6715
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,250.71
timing__unannotated_net__count__corner:nom_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,12
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26705102773903405
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26515659862738683
timing__hold__ws__corner:min_tt_025C_1v80,0.3146592520049796
timing__setup__ws__corner:min_tt_025C_1v80,13.643460081208376
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314659
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.680216
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,13
design__max_fanout_violation__count__corner:min_ss_100C_1v60,12
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2726471070529251
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2710642620419511
timing__hold__ws__corner:min_ss_100C_1v60,0.8822002267297525
timing__setup__ws__corner:min_ss_100C_1v60,11.352910044509953
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.882200
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,13.429459
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,12
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26384659093243085
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2626412772716579
timing__hold__ws__corner:min_ff_n40C_1v95,0.10613937806858714
timing__setup__ws__corner:min_ff_n40C_1v95,14.434453152417305
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106139
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.872137
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,12
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2726428326941594
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2736825565861263
timing__hold__ws__corner:max_tt_025C_1v80,0.31769388019516387
timing__setup__ws__corner:max_tt_025C_1v80,13.587082066245012
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317694
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.606119
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,23
design__max_fanout_violation__count__corner:max_ss_100C_1v60,12
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2801797484434395
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2801286781828624
timing__hold__ws__corner:max_ss_100C_1v60,0.9009029333092341
timing__setup__ws__corner:max_ss_100C_1v60,11.260816597923505
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.900903
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,13.309643
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,12
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26857367090479517
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27045563776263853
timing__hold__ws__corner:max_ff_n40C_1v95,0.10811957191131227
timing__setup__ws__corner:max_ff_n40C_1v95,14.393498356148232
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.108120
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.820982
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000116473
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000143761
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000252712
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000143761
design_powergrid__voltage__worst,0.000143761
design_powergrid__voltage__worst__net:VPWR,1.79988
design_powergrid__drop__worst,0.000143761
design_powergrid__drop__worst__net:VPWR,0.000116473
design_powergrid__voltage__worst__net:VGND,0.000143761
design_powergrid__drop__worst__net:VGND,0.000143761
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002559999999999999884155166274268822235171683132648468017578125
ir__drop__worst,0.00011600000000000000068001160258290838100947439670562744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
