{
  "cpuInfo": {
    "cpuInfo": "CPU 信息",
    "architecture": "架构",
    "vendorId": "供应商 ID",
    "modelName": "型号名称",
    "cores": "每插槽核心数",
    "threads": "每核心线程数",
    "maxMHz": "最大频率 (MHz)",
    "minMHz": "最小频率 (MHz)",
    "cache": {
      "l1i": "L1 指令缓存",
      "l1d": "L1 数据缓存",
      "l2": "L2 缓存",
      "l3": "L3 缓存"
    },
    "cpus": "CPU 数量"
  },
  "cards": {
    "cpuUtilization": "CPU 利用率 (%)",
    "avgCpuUtilization": "平均利用率 (%)",
    "maxCpuUtilization": "最大利用率 (%)",
    "frequency": "CPU 频率",
    "frequencyDescription": "CPU 每秒时钟周期数",
    "cpi": "CPI",
    "cpiDescription": "每指令周期数",
    "type": "组件类型",
    "new": "新组件",
    "create": "创建组件",
    "lineplot": "折线图",
    "barplot": "柱状图",
    "radialplot": "径向图",
    "cpuInfo": "CPU 信息",
    "richLineplot": "富折线图",
    "metricName": "指标名称",
    "average": "平均",
    "max": "最大",
    "timestamp": "时间戳",
    "cpuTime": "CPU 时间 (ms)",
    "wallClockTime": "挂钟时间 (ms)",
    "contextSwitches": "上下文切换次数",
    "tsc": "时间戳计数器",
    "cycles": "时钟周期",
    "instructions": "指令数",
    "referenceCycles": "参考时钟周期",
    "l1CacheMisses": "L1 缓存未命中",
    "l1CacheHits": "L1 缓存命中",
    "l2CacheMisses": "L2 缓存未命中",
    "l2CacheHits": "L2 缓存命中",
    "llCacheMisses": "L3 缓存未命中",
    "llCacheAccesses": "L3 缓存访问",
    "memAccessesRd": "内存读取次数",
    "memAccessesWr": "内存写入次数",
    "branchMisses": "分支未命中",
    "branches": "分支数",
    "itlbWalks": "ITLB Walk",
    "dtlbLoadWalks": "DTLB Load Walk",
    "dtlbStoreWalks": "DTLB Store Walk",
    "dtlbAccesses": "DTLB 访问",
    "l1CacheMpki": "L1 缓存每千条指令未命中数",
    "l1CacheMissRate": "L1 缓存未命中率",
    "l2CacheMpki": "L2 缓存每千条指令未命中数",
    "l2CacheMissRate": "L2 缓存未命中率",
    "llCacheMpki": "L3 缓存每千条指令未命中数",
    "llCacheMissRate": "L3 缓存未命中率",
    "memBandwidthRd": "内存读取带宽",
    "memBandwidthWr": "内存写入带宽",
    "memBandwidth": "内存带宽",
    "branchMpki": "每千条指令分支数",
    "branchMissRate": "分支未命中率",
    "itlbMpki": "每千条指令 ITLB 未命中数",
    "dtlbMpki": "每千条指令 DTLB 未命中数",
    "dtlbWalkRate": "DTLB Walk Rate",
    "user": "用户利用率 (%)",
    "nice": "优先级",
    "system": "系统利用率 (%)",
    "iowait": "IO 等待利用率 (%)",
    "steal": "被抢占利用率 (%)",
    "idle": "空闲利用率 (%)",
    "desc": {
      "timestamp": "时间戳",
      "cpuTime": "CPU 时间 (ms)",
      "wallClockTime": "挂钟时间 (ms)",
      "contextSwitches": "上下文切换次数",
      "tsc": "时间戳计数器",
      "cycles": "时钟周期",
      "instructions": "指令数",
      "referenceCycles": "参考时钟周期",
      "l1CacheMisses": "L1 缓存未命中",
      "l1CacheHits": "L1 缓存命中",
      "l2CacheMisses": "L2 缓存未命中",
      "l2CacheHits": "L2 缓存命中",
      "llCacheMisses": "L3 缓存未命中",
      "llCacheAccesses": "L3 缓存访问",
      "memAccessesRd": "内存读取次数",
      "memAccessesWr": "内存写入次数",
      "branchMisses": "分支未命中",
      "branches": "分支数",
      "itlbWalks": "ITLB Walk",
      "dtlbLoadWalks": "DTLB Load Walk",
      "dtlbStoreWalks": "DTLB Store Walk",
      "dtlbAccesses": "DTLB 访问",
      "cpuUtilization": "CPU 利用率 (%)",
      "frequency": "频率",
      "cpi": "每周期指令数",
      "l1CacheMpki": "L1 缓存每千条指令未命中数",
      "l1CacheMissRate": "L1 缓存未命中率",
      "l2CacheMpki": "L2 缓存每千条指令未命中数",
      "l2CacheMissRate": "L2 缓存未命中率",
      "llCacheMpki": "L3 缓存每千条指令未命中数",
      "llCacheMissRate": "L3 缓存未命中率",
      "memBandwidthRd": "内存读取带宽",
      "memBandwidthWr": "内存写入带宽",
      "memBandwidth": "内存带宽",
      "branchMpki": "每千条指令分支数",
      "branchMissRate": "分支未命中率",
      "itlbMpki": "每千条指令 ITLB 未命中数",
      "dtlbMpki": "每千条指令 DTLB 未命中数",
      "dtlbWalkRate": "DTLB Walk Rate",
      "user": "用户利用率 (%)",
      "nice": "优先级",
      "system": "系统利用率 (%)",
      "iowait": "IO 等待利用率 (%)",
      "steal": "被抢占利用率 (%)",
      "idle": "空闲利用率 (%)"
    }
  },
  "metrics": {
    "timestamp": "时间戳",
    "cpuTime": "CPU 时间 (ms)",
    "wallClockTime": "挂钟时间 (ms)",
    "contextSwitches": "上下文切换次数",
    "tsc": "时间戳计数器",
    "cycles": "时钟周期",
    "instructions": "指令数",
    "referenceCycles": "参考时钟周期",
    "l1CacheMisses": "L1 缓存未命中",
    "l1CacheHits": "L1 缓存命中",
    "l2CacheMisses": "L2 缓存未命中",
    "l2CacheHits": "L2 缓存命中",
    "llCacheMisses": "L3 缓存未命中",
    "llCacheAccesses": "L3 缓存访问",
    "memAccessesRd": "内存读取次数",
    "memAccessesWr": "内存写入次数",
    "branchMisses": "分支未命中",
    "branches": "分支数",
    "itlbWalks": "ITLB Walk",
    "dtlbLoadWalks": "DTLB Load Walk",
    "dtlbStoreWalks": "DTLB Store Walk",
    "dtlbAccesses": "DTLB 访问",
    "cpuUtilization": "CPU 利用率 (%)",
    "frequency": "频率",
    "cpi": "每周期指令数",
    "l1CacheMpki": "L1 缓存每千条指令未命中数",
    "l1CacheMissRate": "L1 缓存未命中率",
    "l2CacheMpki": "L2 缓存每千条指令未命中数",
    "l2CacheMissRate": "L2 缓存未命中率",
    "llCacheMpki": "L3 缓存每千条指令未命中数",
    "llCacheMissRate": "L3 缓存未命中率",
    "memBandwidthRd": "内存读取带宽",
    "memBandwidthWr": "内存写入带宽",
    "memBandwidth": "内存带宽",
    "branchMpki": "每千条指令分支数",
    "branchMissRate": "分支未命中率",
    "itlbMpki": "每千条指令 ITLB 未命中数",
    "dtlbMpki": "每千条指令 DTLB 未命中数",
    "dtlbWalkRate": "DTLB Walk Rate",
    "user": "用户利用率 (%)",
    "nice": "优先级",
    "system": "系统利用率 (%)",
    "iowait": "IO 等待利用率 (%)",
    "steal": "被抢占利用率 (%)",
    "idle": "空闲利用率 (%)",
    "group": {
      "software": "软件事件",
      "cycles": "指令周期相关",
      "cache": "缓存相关"
    },
    "expandTable": "展开表格",
    "model": "架构",
    "cores": "核心数",
    "cache": "缓存"
  }
}
