{
  "Top": "matrix_conv",
  "RtlTop": "matrix_conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=0.0.0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1681",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_conv",
    "Version": "0.0",
    "DisplayName": "Matrix_conv",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/matrix_conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrix_conv_mac_mbkb.vhd",
      "impl\/vhdl\/matrix_conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrix_conv_mac_mbkb.v",
      "impl\/verilog\/matrix_conv.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/laptrinh\/vivado\/final_project\/base_sol\/.autopilot\/db\/matrix_conv.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }}
    },
    "a_q0": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "b_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "b_q0": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }}
    },
    "res_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }}
    },
    "res_d0": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_address0": {
      "dir": "out",
      "width": "7"
    },
    "a_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_q0": {
      "dir": "in",
      "width": "8"
    },
    "b_address0": {
      "dir": "out",
      "width": "4"
    },
    "b_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_q0": {
      "dir": "in",
      "width": "8"
    },
    "res_address0": {
      "dir": "out",
      "width": "6"
    },
    "res_ce0": {
      "dir": "out",
      "width": "1"
    },
    "res_we0": {
      "dir": "out",
      "width": "1"
    },
    "res_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "a_q0": {
      "interfaceRef": "a_q0",
      "dir": "in",
      "dataWidth": "8",
      "busTypeRef": "ap_memory",
      "arraySize": "100",
      "handshakeRef": "ap_none"
    },
    "b_q0": {
      "interfaceRef": "b_q0",
      "dir": "in",
      "dataWidth": "8",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    },
    "res_d0": {
      "interfaceRef": "res_d0",
      "dir": "out",
      "dataWidth": "16",
      "busTypeRef": "ap_memory",
      "arraySize": "64",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrix_conv"},
    "Metrics": {"matrix_conv": {
        "Latency": {
          "LatencyBest": "1681",
          "LatencyAvg": "1681",
          "LatencyWorst": "1681",
          "PipelineII": "1682",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.702"
        },
        "Loops": [{
            "Name": "OUTPUT_ROW",
            "TripCount": "8",
            "Latency": "1680",
            "PipelineII": "",
            "PipelineDepth": "210",
            "Loops": [{
                "Name": "OUTPUT_COL",
                "TripCount": "8",
                "Latency": "208",
                "PipelineII": "",
                "PipelineDepth": "26",
                "Loops": [{
                    "Name": "KERNEL_ROW",
                    "TripCount": "3",
                    "Latency": "24",
                    "PipelineII": "",
                    "PipelineDepth": "8",
                    "Loops": [{
                        "Name": "KERNEL_COL",
                        "TripCount": "3",
                        "Latency": "6",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "78",
          "LUT": "277",
          "BRAM_18K": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "matrix_conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-12-19 05:27:02 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
