###############################################################################
#
# IAR ANSI C/C++ Compiler V7.60.1.11101/W32 for ARM       16/Sep/2016  13:23:58
# Copyright 1999-2016 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\src\clock_config_MK22FA12.c
#    Command line =  
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\src\clock_config_MK22FA12.c
#        -D NDEBUG -D USB_STACK_BM -D CPU_MK22FN1M0AVMC12 -D
#        CPU_IS_ARM_CORTEX_M4=1 -D IAR -D FREEDOM -D BL_TARGET_FLASH -D
#        TURINGSENSE=1 -lC
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader\debug\list
#        --diag_suppress Pa039,Pe068,Pe069,Pa082,Pe177,Pe186,Pe550,Pa050 -o
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader\debug\obj
#        --no_cse --no_unroll --no_inline --no_code_motion --no_tbaa
#        --no_clustering --no_scheduling --debug --endian=little
#        --cpu=Cortex-M4 -e --fpu=VFPv4_sp --dlib_config "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench
#        7.4\arm\INC\c\DLib_Config_Normal.h" -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../src\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../src/startup\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader\..\..\..\..\src\platform\devices\MK22FA12_MK64\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/autobaud\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/usb/include\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/usb/osa\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/usb/device\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/usb/device/class\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/bm_usb\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/include\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/platform\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/platform/devices\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/platform/CMSIS/Include\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/drivers\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/startup\
#        -I
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader/../../../../src/drivers/common\
#        -On --use_c++_inline
#    Locale       =  C
#    List file    =  
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader\debug\list\clock_config_MK22FA12.lst
#    Object file  =  
#        C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\iar\freedom_bootloader\debug\obj\clock_config_MK22FA12.o
#
###############################################################################

C:\Freescale\NXP_Kinetis_Bootloader_2_0_0\NXP_Kinetis_Bootloader_2_0_0\targets\MK22FA12_MK64\src\clock_config_MK22FA12.c
      1          /*
      2           * Copyright (c) 2013-2015, Freescale Semiconductor, Inc.
      3           * All rights reserved.
      4           *
      5           * Redistribution and use in source and binary forms, with or without modification,
      6           * are permitted provided that the following conditions are met:
      7           *
      8           * o Redistributions of source code must retain the above copyright notice, this list
      9           *   of conditions and the following disclaimer.
     10           *
     11           * o Redistributions in binary form must reproduce the above copyright notice, this
     12           *   list of conditions and the following disclaimer in the documentation and/or
     13           *   other materials provided with the distribution.
     14           *
     15           * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
     16           *   contributors may be used to endorse or promote products derived from this
     17           *   software without specific prior written permission.
     18           *
     19           * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
     20           * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     21           * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     22           * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
     23           * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
     24           * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     25           * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
     26           * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     27           * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
     28           * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     29           */
     30          
     31          #include "bootloader_common.h"
     32          #include "bootloader/bl_context.h"
     33          #include "property/property.h"
     34          #include "fsl_device_registers.h"
     35          #include "utilities/fsl_assert.h"
     36          
     37          ////////////////////////////////////////////////////////////////////////////////
     38          // Definitions
     39          ////////////////////////////////////////////////////////////////////////////////
     40          
     41          // Clock mode types
     42          typedef enum _target_clock_mode
     43          {
     44              kClockMode_FEI_48MHz = 0,
     45              kClockMode_FEI_21MHz = 1,
     46              kClockMode_Default = kClockMode_FEI_21MHz,
     47          } target_clock_mode_t;
     48          
     49          ////////////////////////////////////////////////////////////////////////////////
     50          // Prototypes
     51          ////////////////////////////////////////////////////////////////////////////////
     52          
     53          // This function implements clock mode switch between FEI and PEE mode used in this bootloader
     54          void clock_mode_switch(const target_clock_mode_t currentMode, const target_clock_mode_t expectedMode);
     55          
     56          ////////////////////////////////////////////////////////////////////////////////
     57          // Code
     58          ////////////////////////////////////////////////////////////////////////////////
     59          
     60          // See bootloader_common for documentation on this function.

   \                                 In section .text, align 2, keep-with-next
     61          void configure_clocks(bootloader_clock_option_t option)
     62          {
   \                     configure_clocks: (+1)
   \   00000000   0xE92D 0x4FF8      PUSH     {R3-R11,LR}
   \   00000004   0x0004             MOVS     R4,R0
     63              static target_clock_mode_t s_currentClockMode = kClockMode_FEI_21MHz;
     64              static uint32_t s_defaultClockDivider;
     65          
     66              if (option == kClockOption_EnterBootloader)
   \   00000006   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   00000008   0x2C00             CMP      R4,#+0
   \   0000000A   0xF040 0x808A      BNE.W    ??configure_clocks_0
     67              {
     68                  s_defaultClockDivider = SIM->CLKDIV1;
   \   0000000E   0x....             LDR.N    R0,??DataTable1  ;; 0x40048044
   \   00000010   0x6800             LDR      R0,[R0, #+0]
   \   00000012   0x....             LDR.N    R1,??DataTable1_1
   \   00000014   0x6008             STR      R0,[R1, #+0]
     69          
     70                  // General procedure to be implemented:
     71                  // 1. Read clock flags and divider from bootloader config in property store
     72                  bootloader_configuration_data_t *config = &g_bootloaderContext.propertyInterface->store->configurationData;
   \   00000016   0x....             LDR.N    R0,??DataTable1_2
   \   00000018   0x6880             LDR      R0,[R0, #+8]
   \   0000001A   0x6900             LDR      R0,[R0, #+16]
   \   0000001C   0xF110 0x056C      ADDS     R5,R0,#+108
     73                  uint8_t options = config->clockFlags;
   \   00000020   0x7F28             LDRB     R0,[R5, #+28]
   \   00000022   0xF88D 0x0001      STRB     R0,[SP, #+1]
     74          
     75                  // Check if the USB HID peripheral is enabled. If it is enabled, we always
     76                  // configure the MCGOUT to 48MHz.
     77                  bool isUsbEnabled = config->enabledPeripherals & kPeripheralType_USB_HID;
   \   00000026   0x7C28             LDRB     R0,[R5, #+16]
   \   00000028   0xF010 0x0010      ANDS     R0,R0,#0x10
   \   0000002C   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000002E   0x0900             LSRS     R0,R0,#+4
   \   00000030   0xF88D 0x0000      STRB     R0,[SP, #+0]
     78          
     79                  // 2. If NOT High Speed and USB isn't enabled, do nothing (use reset clock config)
     80                  if ((options & kClockFlag_HighSpeed) && (!isUsbEnabled))
   \   00000034   0xF89D 0x0001      LDRB     R0,[SP, #+1]
   \   00000038   0xF010 0x0001      ANDS     R0,R0,#0x1
   \   0000003C   0xF89D 0x1000      LDRB     R1,[SP, #+0]
   \   00000040   0xF091 0x0101      EORS     R1,R1,#0x1
   \   00000044   0x4208             TST      R0,R1
   \   00000046   0xD00A             BEQ.N    ??configure_clocks_1
     81                  {
     82                      // Get actual Core clock.
     83                      SystemCoreClock =
     84                          kDefaultClock / (((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV1_MASK) >> SIM_CLKDIV1_OUTDIV1_SHIFT) + 1);
   \   00000048   0xF05F 0x70A0      MOVS     R0,#+20971520
   \   0000004C   0x....             LDR.N    R1,??DataTable1  ;; 0x40048044
   \   0000004E   0x6809             LDR      R1,[R1, #+0]
   \   00000050   0x0F09             LSRS     R1,R1,#+28
   \   00000052   0x1C49             ADDS     R1,R1,#+1
   \   00000054   0xFBB0 0xF0F1      UDIV     R0,R0,R1
   \   00000058   0x....             LDR.N    R1,??DataTable1_3
   \   0000005A   0x6008             STR      R0,[R1, #+0]
     85          
     86                      // High speed flag is set (meaning disabled), so just use default clocks.
     87                      return;
   \   0000005C   0xE06D             B.N      ??configure_clocks_2
     88                  }
     89          
     90                  // 3. Set OUTDIV1 based on divider in config. OUTDIV4 starts out at /1.
     91                  // The divider values are masked by the maximum bits per divider.
     92                  uint32_t div1 = ((~config->clockDivider) & (SIM_CLKDIV1_OUTDIV1_MASK >> SIM_CLKDIV1_OUTDIV1_SHIFT)) + 1;
   \                     ??configure_clocks_1: (+1)
   \   0000005E   0x7F68             LDRB     R0,[R5, #+29]
   \   00000060   0x43C0             MVNS     R0,R0
   \   00000062   0xF010 0x000F      ANDS     R0,R0,#0xF
   \   00000066   0x1C46             ADDS     R6,R0,#+1
     93          
     94                  // 4. Get MCGOUTCLK
     95                  uint32_t McgOutClk = kHIRC;
   \   00000068   0x....             LDR.N    R7,??DataTable1_4  ;; 0x2dc6c00
     96          
     97                  // 5. Keep core clock up kMinCoreClockWithUsbSupport if usb is supported.
     98                  uint32_t freq = McgOutClk;
   \   0000006A   0x46B8             MOV      R8,R7
     99                  // If USB is enabled, the CPU clock must not be allowed to go below 20 MHz
    100                  if (isUsbEnabled)
   \   0000006C   0xF89D 0x0000      LDRB     R0,[SP, #+0]
   \   00000070   0x2800             CMP      R0,#+0
   \   00000072   0xD006             BEQ.N    ??configure_clocks_3
    101                  {
    102                      while ((freq / div1) < kMinCoreClockWithUsbSupport)
   \                     ??configure_clocks_4: (+1)
   \   00000074   0xFBB8 0xF0F6      UDIV     R0,R8,R6
   \   00000078   0x....             LDR.N    R1,??DataTable1_5  ;; 0x1312d00
   \   0000007A   0x4288             CMP      R0,R1
   \   0000007C   0xD201             BCS.N    ??configure_clocks_3
    103                      {
    104                          --div1;
   \   0000007E   0x1E76             SUBS     R6,R6,#+1
   \   00000080   0xE7F8             B.N      ??configure_clocks_4
    105                      }
    106                  }
    107          
    108                  // 6. Keep core clock below kMaxCoreClock
    109                  while ((freq / div1) > kMaxCoreClock)
   \                     ??configure_clocks_3: (+1)
   \   00000082   0xFBB8 0xF0F6      UDIV     R0,R8,R6
   \   00000086   0x....             LDR.N    R1,??DataTable1_6  ;; 0x7270e01
   \   00000088   0x4288             CMP      R0,R1
   \   0000008A   0xD301             BCC.N    ??configure_clocks_5
    110                  {
    111                      ++div1;
   \   0000008C   0x1C76             ADDS     R6,R6,#+1
   \   0000008E   0xE7F8             B.N      ??configure_clocks_3
    112                  }
    113          
    114                  assert((div1 >= kDivider_Min) && (div1 <= kDivider_Max));
    115          
    116                  uint32_t div2 = div1;
   \                     ??configure_clocks_5: (+1)
   \   00000090   0x46B1             MOV      R9,R6
    117                  uint32_t div3 = div1;
   \   00000092   0x46B2             MOV      R10,R6
    118                  uint32_t div4 = div1;
   \   00000094   0x46B3             MOV      R11,R6
    119          
    120                  // 7. Keep bus freq below max.
    121                  //
    122                  // The bus clock is divided by OUTDIV2:
    123                  //      MCGOUTCLK -> OUTDIV2 -> bus_clk
    124                  freq = McgOutClk;
   \   00000096   0x46B8             MOV      R8,R7
    125                  while ((freq / div2) > kMaxBusClock)
   \                     ??configure_clocks_6: (+1)
   \   00000098   0xFBB8 0xF0F9      UDIV     R0,R8,R9
   \   0000009C   0x....             LDR.N    R1,??DataTable1_7  ;; 0x3938701
   \   0000009E   0x4288             CMP      R0,R1
   \   000000A0   0xD302             BCC.N    ??configure_clocks_7
    126                  {
    127                      // Increase bus clock divider.
    128                      ++div2;
   \   000000A2   0xF119 0x0901      ADDS     R9,R9,#+1
   \   000000A6   0xE7F7             B.N      ??configure_clocks_6
    129                  }
    130                  assert((div2 >= kDivider_Min) && (div2 <= kDivider_Max));
    131          
    132                  // 8. Keep FlexBus freq below max.
    133                  //
    134                  // The FlexBus clock is divided by OUTDIV3:
    135                  // MCGOUTCLK -> OUTDIV3 -> flexbus_clk
    136                  freq = McgOutClk;
   \                     ??configure_clocks_7: (+1)
   \   000000A8   0x46B8             MOV      R8,R7
    137                  while ((freq / div3) > kMaxFlexBusClock)
   \                     ??configure_clocks_8: (+1)
   \   000000AA   0xFBB8 0xF0FA      UDIV     R0,R8,R10
   \   000000AE   0x....             LDR.N    R1,??DataTable1_8  ;; 0x2faf081
   \   000000B0   0x4288             CMP      R0,R1
   \   000000B2   0xD302             BCC.N    ??configure_clocks_9
    138                  {
    139                      // Increase flexbus clock divider.
    140                      ++div3;
   \   000000B4   0xF11A 0x0A01      ADDS     R10,R10,#+1
   \   000000B8   0xE7F7             B.N      ??configure_clocks_8
    141                  }
    142                  assert((div3 >= kDivider_Min) && (div3 <= kDivider_Max));
    143          
    144                  // 9. Keep flash freq below max.
    145                  //
    146                  // The flash clock is diveded by OUTDIV4:
    147                  //      MCGOUTCLK -> OUTDIV4 ->flash_clk
    148                  freq = McgOutClk;
   \                     ??configure_clocks_9: (+1)
   \   000000BA   0x46B8             MOV      R8,R7
    149                  while ((freq / div4) > kMaxFlashClock)
   \                     ??configure_clocks_10: (+1)
   \   000000BC   0xFBB8 0xF0FB      UDIV     R0,R8,R11
   \   000000C0   0x....             LDR.N    R1,??DataTable1_9  ;; 0x16e3601
   \   000000C2   0x4288             CMP      R0,R1
   \   000000C4   0xD302             BCC.N    ??configure_clocks_11
    150                  {
    151                      // Increase bus/flash clock divider.
    152                      ++div4;
   \   000000C6   0xF11B 0x0B01      ADDS     R11,R11,#+1
   \   000000CA   0xE7F7             B.N      ??configure_clocks_10
    153                  }
    154                  assert((div4 >= kDivider_Min) && (div4 <= kDivider_Max));
    155          
    156                  if ((div1 == 1) && ((div2 > 8) || (div3 > 8) || (div4 > 8)))
   \                     ??configure_clocks_11: (+1)
   \   000000CC   0x2E01             CMP      R6,#+1
   \   000000CE   0xD109             BNE.N    ??configure_clocks_12
   \   000000D0   0xF1B9 0x0F09      CMP      R9,#+9
   \   000000D4   0xD205             BCS.N    ??configure_clocks_13
   \   000000D6   0xF1BA 0x0F09      CMP      R10,#+9
   \   000000DA   0xD202             BCS.N    ??configure_clocks_13
   \   000000DC   0xF1BB 0x0F09      CMP      R11,#+9
   \   000000E0   0xD300             BCC.N    ??configure_clocks_12
    157                  {
    158                      return;
   \                     ??configure_clocks_13: (+1)
   \   000000E2   0xE02A             B.N      ??configure_clocks_2
    159                  }
    160          
    161                  // 9. Now set the dividers
    162                  SIM->CLKDIV1 = SIM_CLKDIV1_OUTDIV1(div1 - 1) | SIM_CLKDIV1_OUTDIV1(div1 - 1) | SIM_CLKDIV1_OUTDIV2(div3 - 1) |
    163                                 SIM_CLKDIV1_OUTDIV4(div4 - 1); /* Update system prescalers */
   \                     ??configure_clocks_12: (+1)
   \   000000E4   0x1E70             SUBS     R0,R6,#+1
   \   000000E6   0x1E71             SUBS     R1,R6,#+1
   \   000000E8   0x4308             ORRS     R0,R1,R0
   \   000000EA   0xF1BA 0x0101      SUBS     R1,R10,#+1
   \   000000EE   0x0609             LSLS     R1,R1,#+24
   \   000000F0   0xF011 0x6170      ANDS     R1,R1,#0xF000000
   \   000000F4   0xEA51 0x7000      ORRS     R0,R1,R0, LSL #+28
   \   000000F8   0xF1BB 0x0101      SUBS     R1,R11,#+1
   \   000000FC   0x0409             LSLS     R1,R1,#+16
   \   000000FE   0xF411 0x2170      ANDS     R1,R1,#0xF0000
   \   00000102   0x4308             ORRS     R0,R1,R0
   \   00000104   0x....             LDR.N    R1,??DataTable1  ;; 0x40048044
   \   00000106   0x6008             STR      R0,[R1, #+0]
    164          
    165                  // 10. Update SystemCoreClock global.
    166                  SystemCoreClock = McgOutClk / div1;
   \   00000108   0xFBB7 0xF0F6      UDIV     R0,R7,R6
   \   0000010C   0x....             LDR.N    R1,??DataTable1_3
   \   0000010E   0x6008             STR      R0,[R1, #+0]
    167          
    168                  clock_mode_switch(s_currentClockMode, kClockMode_FEI_48MHz);
   \   00000110   0x2100             MOVS     R1,#+0
   \   00000112   0x....             LDR.N    R0,??DataTable1_10
   \   00000114   0x7800             LDRB     R0,[R0, #+0]
   \   00000116   0x.... 0x....      BL       clock_mode_switch
    169          
    170                  s_currentClockMode = kClockMode_FEI_48MHz;
   \   0000011A   0x2000             MOVS     R0,#+0
   \   0000011C   0x....             LDR.N    R1,??DataTable1_10
   \   0000011E   0x7008             STRB     R0,[R1, #+0]
   \   00000120   0xE00B             B.N      ??configure_clocks_14
    171              }
    172              else if (option == kClockOption_ExitBootloader)
   \                     ??configure_clocks_0: (+1)
   \   00000122   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   00000124   0x2C01             CMP      R4,#+1
   \   00000126   0xD108             BNE.N    ??configure_clocks_14
    173              {
    174                  // Restore from FEE mode to FEI mode
    175                  clock_mode_switch(s_currentClockMode, kClockMode_FEI_21MHz);
   \   00000128   0x2101             MOVS     R1,#+1
   \   0000012A   0x....             LDR.N    R0,??DataTable1_10
   \   0000012C   0x7800             LDRB     R0,[R0, #+0]
   \   0000012E   0x.... 0x....      BL       clock_mode_switch
    176          
    177                  // Restore clock divider
    178                  SIM->CLKDIV1 = s_defaultClockDivider;
   \   00000132   0x....             LDR.N    R0,??DataTable1_1
   \   00000134   0x6800             LDR      R0,[R0, #+0]
   \   00000136   0x....             LDR.N    R1,??DataTable1  ;; 0x40048044
   \   00000138   0x6008             STR      R0,[R1, #+0]
    179              }
    180          }
   \                     ??configure_clocks_14: (+1)
   \                     ??configure_clocks_2: (+1)
   \   0000013A   0xE8BD 0x8FF1      POP      {R0,R4-R11,PC}   ;; return

   \                                 In section .data, align 1
   \                     `configure_clocks::s_currentClockMode`:
   \   00000000   0x01               DC8 1

   \                                 In section .bss, align 4
   \                     `configure_clocks::s_defaultClockDivider`:
   \   00000000                      DS8 4
    181          

   \                                 In section .text, align 2, keep-with-next
    182          void clock_mode_switch(const target_clock_mode_t currentMode, const target_clock_mode_t expectedMode)
    183          {
    184              // Note: here only implements clock switch between FEI and FEE,
    185              // The other modes are not supported.
    186              assert(currentMode == kClockMode_FEE || currentMode == kClockMode_FEI);
    187              assert(expectedMode == kClockMode_FEE || expectedMode == kClockMode_FEI);
    188          
    189              if (currentMode == expectedMode)
   \                     clock_mode_switch: (+1)
   \   00000000   0x0002             MOVS     R2,R0
   \   00000002   0x000B             MOVS     R3,R1
   \   00000004   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000006   0xB2DB             UXTB     R3,R3            ;; ZeroExt  R3,R3,#+24,#+24
   \   00000008   0x429A             CMP      R2,R3
   \   0000000A   0xD01A             BEQ.N    ??clock_mode_switch_0
    190              {
    191                  return;
    192              }
    193          
    194              if (expectedMode == kClockMode_FEI_48MHz)
   \                     ??clock_mode_switch_1: (+1)
   \   0000000C   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000000E   0x2900             CMP      R1,#+0
   \   00000010   0xD10E             BNE.N    ??clock_mode_switch_2
    195              {
    196                  /* Switch to FEI mode */
    197                  uint8_t tmp = MCG->C4;
   \   00000012   0x....             LDR.N    R2,??DataTable1_11  ;; 0x40064003
   \   00000014   0x7812             LDRB     R2,[R2, #+0]
    198                  tmp &= (uint8_t) ~(MCG_C4_DRST_DRS_MASK);
   \   00000016   0xF012 0x029F      ANDS     R2,R2,#0x9F
    199                  tmp |= MCG_C4_DMX32_MASK;  // Multiply with 1464, MCGOUTCLK is 48Mhz
   \   0000001A   0xF052 0x0280      ORRS     R2,R2,#0x80
    200                  tmp |= MCG_C4_DRST_DRS(1); // Reference range:32.768kHZ
   \   0000001E   0xF052 0x0220      ORRS     R2,R2,#0x20
    201                  MCG->C4 = tmp;
   \   00000022   0x....             LDR.N    R3,??DataTable1_11  ;; 0x40064003
   \   00000024   0x701A             STRB     R2,[R3, #+0]
    202          
    203                  while (!(MCG->S & MCG_S_IREFST_MASK))
   \                     ??clock_mode_switch_3: (+1)
   \   00000026   0x....             LDR.N    R3,??DataTable1_12  ;; 0x40064006
   \   00000028   0x781B             LDRB     R3,[R3, #+0]
   \   0000002A   0x06DB             LSLS     R3,R3,#+27
   \   0000002C   0xD409             BMI.N    ??clock_mode_switch_4
   \   0000002E   0xE7FA             B.N      ??clock_mode_switch_3
    204                      ; // Wait until internal reference clock is ready.
    205              }
    206              else if (expectedMode == kClockMode_FEI_21MHz)
   \                     ??clock_mode_switch_2: (+1)
   \   00000030   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000032   0x2901             CMP      R1,#+1
   \   00000034   0xD105             BNE.N    ??clock_mode_switch_4
    207              {
    208                  // Restore registers to default value out of reset.
    209                  MCG->C4 &= (uint8_t) ~(MCG_C4_DRST_DRS_MASK | MCG_C4_DMX32_MASK);
   \   00000036   0x....             LDR.N    R2,??DataTable1_11  ;; 0x40064003
   \   00000038   0x7812             LDRB     R2,[R2, #+0]
   \   0000003A   0xF012 0x021F      ANDS     R2,R2,#0x1F
   \   0000003E   0x....             LDR.N    R3,??DataTable1_11  ;; 0x40064003
   \   00000040   0x701A             STRB     R2,[R3, #+0]
    210              }
    211          }
   \                     ??clock_mode_switch_4: (+1)
   \                     ??clock_mode_switch_0: (+1)
   \   00000042   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1:
   \   00000000   0x40048044         DC32     0x40048044

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_1:
   \   00000000   0x........         DC32     `configure_clocks::s_defaultClockDivider`

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_2:
   \   00000000   0x........         DC32     g_bootloaderContext

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_3:
   \   00000000   0x........         DC32     SystemCoreClock

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_4:
   \   00000000   0x02DC6C00         DC32     0x2dc6c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_5:
   \   00000000   0x01312D00         DC32     0x1312d00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_6:
   \   00000000   0x07270E01         DC32     0x7270e01

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_7:
   \   00000000   0x03938701         DC32     0x3938701

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_8:
   \   00000000   0x02FAF081         DC32     0x2faf081

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_9:
   \   00000000   0x016E3601         DC32     0x16e3601

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_10:
   \   00000000   0x........         DC32     `configure_clocks::s_currentClockMode`

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_11:
   \   00000000   0x40064003         DC32     0x40064003

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_12:
   \   00000000   0x40064006         DC32     0x40064006
    212          
    213          ////////////////////////////////////////////////////////////////////////////////
    214          // EOF
    215          ////////////////////////////////////////////////////////////////////////////////

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   clock_mode_switch
      40   configure_clocks
        40   -> clock_mode_switch


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable1
       4  ??DataTable1_1
       4  ??DataTable1_10
       4  ??DataTable1_11
       4  ??DataTable1_12
       4  ??DataTable1_2
       4  ??DataTable1_3
       4  ??DataTable1_4
       4  ??DataTable1_5
       4  ??DataTable1_6
       4  ??DataTable1_7
       4  ??DataTable1_8
       4  ??DataTable1_9
      68  clock_mode_switch
     318  configure_clocks
       1  s_currentClockMode
       4  s_defaultClockDivider

 
   4 bytes in section .bss
   1 byte  in section .data
 438 bytes in section .text
 
 438 bytes of CODE memory
   5 bytes of DATA memory

Errors: none
Warnings: none
