Analysis & Synthesis report for TIAMC1
Wed May 18 21:42:48 2022
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 12. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 13. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 14. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 15. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 16. State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 17. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|load_mode
 18. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|state
 19. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|load_mode
 20. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|state
 21. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|load_mode
 22. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|state
 23. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|load_mode
 24. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|state
 25. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|load_mode
 26. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|state
 27. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|load_mode
 28. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|state
 29. State Machine - |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|mem_state
 30. State Machine - |sys_top|ascal:ascal|avl_state
 31. State Machine - |sys_top|ascal:ascal|o_state
 32. State Machine - |sys_top|ascal:ascal|o_copy
 33. State Machine - |sys_top|mcp23009:mcp23009|state
 34. State Machine - |sys_top|alsa:alsa|state
 35. State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state
 36. Registers Protected by Synthesis
 37. Logic Cells Representing Combinational Loops
 38. Registers Removed During Synthesis
 39. Removed Registers Triggering Further Register Optimizations
 40. General Register Statistics
 41. Inverted Register Statistics
 42. Gated Clock Conversion Details
 43. Registers Packed Into Inferred Megafunctions
 44. Multiplexer Restructuring Statistics (Restructuring Performed)
 45. Source assignments for sysmem_lite:sysmem
 46. Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated
 47. Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated
 48. Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated
 49. Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated
 50. Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated
 51. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
 52. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 53. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 54. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 55. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 56. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 57. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 58. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 59. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 60. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 61. Source assignments for osd:hdmi_osd
 62. Source assignments for altddio_out:hdmiclk_ddr
 63. Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated
 64. Source assignments for osd:vga_osd
 65. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated
 66. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated
 67. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated
 68. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated
 69. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated
 70. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 71. Source assignments for shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4
 72. Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4
 73. Source assignments for shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated
 74. Source assignments for ascal:ascal|altsyncram:o_h_poly_mem_rtl_0|altsyncram_o9j1:auto_generated
 75. Source assignments for ascal:ascal|altsyncram:o_v_poly_mem_rtl_0|altsyncram_o9j1:auto_generated
 76. Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_a0v:auto_generated|altsyncram_hu91:altsyncram5
 77. Source assignments for ascal:ascal|altsyncram:o_a_poly_mem_rtl_0|altsyncram_o9j1:auto_generated
 78. Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated
 79. Source assignments for emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_ml51:auto_generated
 80. Source assignments for ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0|shift_taps_agv:auto_generated|altsyncram_jr91:altsyncram4
 81. Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated
 82. Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated
 83. Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated
 84. Source assignments for vga_out:vga_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4
 85. Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
 86. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 87. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0|altsyncram_qoc1:auto_generated
 88. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 89. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 90. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 91. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 92. Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 93. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 94. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 95. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 96. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 97. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 98. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
 99. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
100. Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated
101. Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c
102. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1
103. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2
104. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf
105. Parameter Settings for User Entity Instance: ascal:ascal
106. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1
107. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2
108. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3
109. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4
110. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5
111. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv
112. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul
113. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv
114. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
115. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg
116. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst
117. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
118. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
119. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
120. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
121. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
122. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
123. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
124. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
125. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
126. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
127. Parameter Settings for User Entity Instance: osd:hdmi_osd
128. Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr
129. Parameter Settings for User Entity Instance: scanlines:VGA_scanlines
130. Parameter Settings for User Entity Instance: osd:vga_osd
131. Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i
132. Parameter Settings for User Entity Instance: audio_out:audio_out
133. Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s
134. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l
135. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r
136. Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter
137. Parameter Settings for User Entity Instance: alsa:alsa
138. Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io
139. Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom
140. Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
141. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1
142. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2
143. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3
144. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5
145. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6
146. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1
147. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2
148. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3
149. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4
150. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom
151. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram
152. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid
153. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0
154. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1
155. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2
156. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3
157. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1
158. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2
159. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3
160. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4
161. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5
162. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6
163. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7
164. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu
165. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0
166. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_MCode:mcode
167. Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu
168. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0
169. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0
170. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0
171. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0
172. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0
173. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0
174. Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0
175. Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0
176. Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0
177. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_mem_rtl_0
178. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_mem_rtl_0
179. Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0
180. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_a_poly_mem_rtl_0
181. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0
182. Parameter Settings for Inferred Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0
183. Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0
184. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0
185. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0
186. Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0
187. Parameter Settings for Inferred Entity Instance: vga_out:vga_out|altshift_taps:din1_rtl_0
188. Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0
189. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0
190. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0
191. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0
192. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0
193. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0
194. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0
195. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0
196. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0
197. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0
198. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0
199. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0
200. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0
201. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0
202. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0
203. Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0
204. altsyncram Parameter Settings by Entity Instance
205. altshift_taps Parameter Settings by Entity Instance
206. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|audio:audio"
207. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0"
208. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|T8080se:cpu"
209. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7"
210. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6"
211. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5"
212. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4"
213. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3"
214. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2"
215. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1"
216. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3"
217. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2"
218. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1"
219. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0"
220. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid"
221. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram"
222. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4"
223. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3"
224. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2"
225. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1"
226. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6"
227. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5"
228. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3"
229. Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2"
230. Port Connectivity Checks: "emu:emu|pll:pll"
231. Port Connectivity Checks: "emu:emu|hps_io:hps_io"
232. Port Connectivity Checks: "emu:emu"
233. Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2"
234. Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"
235. Port Connectivity Checks: "pll_audio:pll_audio"
236. Port Connectivity Checks: "vga_out:vga_out"
237. Port Connectivity Checks: "vga_out:vga_scaler_out"
238. Port Connectivity Checks: "osd:vga_osd"
239. Port Connectivity Checks: "osd:hdmi_osd"
240. Port Connectivity Checks: "pll_cfg:pll_cfg"
241. Port Connectivity Checks: "sys_umuldiv:ar_muldiv"
242. Port Connectivity Checks: "ascal:ascal"
243. Port Connectivity Checks: "ddr_svc:ddr_svc"
244. Port Connectivity Checks: "sysmem_lite:sysmem"
245. Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"
246. Post-Synthesis Netlist Statistics for Top Partition
247. Elapsed Time Per Partition
248. Analysis & Synthesis Messages
249. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 18 21:42:47 2022           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; TIAMC1                                          ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 29596                                           ;
; Total pins                      ; 145                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,492,189                                       ;
; Total DSP Blocks                ; 31                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; sys_top            ; TIAMC1             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto Gated Clock Conversion                                                     ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.6%      ;
;     Processor 3            ;  18.6%      ;
;     Processor 4            ;  12.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                           ; Library   ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+
; rtl/pll.v                                ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll.v                                ; pll       ;
; rtl/pll/pll_0002.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll/pll_0002.v                       ; pll       ;
; sys/pll_hdmi.v                           ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi.v                           ; pll_hdmi  ;
; sys/pll_hdmi/pll_hdmi_0002.v             ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v             ; pll_hdmi  ;
; sys/pll_audio.v                          ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio.v                          ; pll_audio ;
; sys/pll_audio/pll_audio_0002.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio/pll_audio_0002.v           ; pll_audio ;
; sys/pll_cfg.v                            ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg.v                            ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_top.v    ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v    ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_core.v   ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v   ; pll_cfg   ;
; sys/sys_top.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v                            ;           ;
; sys/ascal.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/ascal.vhd                            ;           ;
; sys/pll_hdmi_adj.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi_adj.vhd                     ;           ;
; sys/math.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/math.sv                              ;           ;
; sys/scanlines.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/scanlines.v                          ;           ;
; sys/shadowmask.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/shadowmask.sv                        ;           ;
; sys/osd.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/osd.v                                ;           ;
; sys/vga_out.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/vga_out.sv                           ;           ;
; sys/i2c.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/i2c.v                                ;           ;
; sys/alsa.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/alsa.sv                              ;           ;
; sys/i2s.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/i2s.v                                ;           ;
; sys/spdif.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/spdif.v                              ;           ;
; sys/audio_out.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v                          ;           ;
; sys/iir_filter.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/iir_filter.v                         ;           ;
; sys/sigma_delta_dac.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sigma_delta_dac.v                    ;           ;
; sys/mcp23009.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/mcp23009.sv                          ;           ;
; sys/f2sdram_safe_terminator.sv           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/f2sdram_safe_terminator.sv           ;           ;
; sys/ddr_svc.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/ddr_svc.sv                           ;           ;
; sys/sysmem.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sysmem.sv                            ;           ;
; sys/hps_io.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv                            ;           ;
; rtl/periph/audio.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/audio.vhd                     ;           ;
; rtl/vga/sprite.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd                       ;           ;
; roms/palette.vhdl                        ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/roms/palette.vhdl                        ;           ;
; rtl/t80/T8080se.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T8080se.vhd                      ;           ;
; rtl/periph/inputs.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/inputs.vhd                    ;           ;
; rtl/sram.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/sram.vhd                             ;           ;
; rtl/dualsram.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/dualsram.vhd                         ;           ;
; rtl/vga/video.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/video.vhd                        ;           ;
; rtl/memcontrol.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/memcontrol.vhd                       ;           ;
; rtl/t80/T80_Reg.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_Reg.vhd                      ;           ;
; rtl/t80/T80_Pack.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_Pack.vhd                     ;           ;
; rtl/t80/T80_MCode.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_MCode.vhd                    ;           ;
; rtl/t80/T80_ALU.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_ALU.vhd                      ;           ;
; rtl/t80/T80.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80.vhd                          ;           ;
; rtl/sysclock.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/sysclock.vhd                         ;           ;
; rtl/tiamc1.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd                           ;           ;
; tiamc1.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv                                ;           ;
; rtl/periph/pit_chn.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/pit_chn.vhd                   ;           ;
; build_id.v                               ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/build_id.v                               ;           ;
; altsyncram.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                       ;           ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;           ;
; lpm_mux.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                          ;           ;
; lpm_decode.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                       ;           ;
; aglobal170.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                       ;           ;
; a_rdenreg.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;           ;
; altrom.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                           ;           ;
; altram.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                           ;           ;
; altdpram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                         ;           ;
; db/altsyncram_89q1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_89q1.tdf                   ;           ;
; db/altsyncram_ccn1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_ccn1.tdf                   ;           ;
; altera_pll.v                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                                         ;           ;
; altera_pll_dps_lcell_comb.v              ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                          ;           ;
; altera_cyclonev_pll.v                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                ;           ;
; altera_std_synchronizer.v                ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                            ;           ;
; altddio_out.tdf                          ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf                                      ;           ;
; stratix_ddio.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                                     ;           ;
; cyclone_ddio.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                     ;           ;
; stratix_lcell.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                                    ;           ;
; db/ddio_out_b2j.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/ddio_out_b2j.tdf                      ;           ;
; db/altsyncram_a4o1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_a4o1.tdf                   ;           ;
; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ;           ;
; db/altsyncram_mer1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_mer1.tdf                   ;           ;
; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;           ;
; altshift_taps.tdf                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                    ;           ;
; lpm_counter.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                      ;           ;
; lpm_compare.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                      ;           ;
; lpm_constant.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                     ;           ;
; db/shift_taps_0vu.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_0vu.tdf                    ;           ;
; db/altsyncram_pr91.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_pr91.tdf                   ;           ;
; db/cntr_phf.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cntr_phf.tdf                          ;           ;
; db/shift_taps_puu.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_puu.tdf                    ;           ;
; db/altsyncram_br91.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_br91.tdf                   ;           ;
; db/cntr_ohf.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cntr_ohf.tdf                          ;           ;
; db/cmpr_a9c.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cmpr_a9c.tdf                          ;           ;
; db/altsyncram_k9j1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_k9j1.tdf                   ;           ;
; db/altsyncram_o9j1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_o9j1.tdf                   ;           ;
; db/shift_taps_a0v.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_a0v.tdf                    ;           ;
; db/altsyncram_hu91.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_hu91.tdf                   ;           ;
; db/cntr_cjf.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cntr_cjf.tdf                          ;           ;
; db/cmpr_c9c.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cmpr_c9c.tdf                          ;           ;
; db/altsyncram_g9j1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_g9j1.tdf                   ;           ;
; db/altsyncram_ml51.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_ml51.tdf                   ;           ;
; tiamc1.sys_top0.rtl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/tiamc1.sys_top0.rtl.mif               ;           ;
; db/shift_taps_agv.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_agv.tdf                    ;           ;
; db/altsyncram_jr91.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_jr91.tdf                   ;           ;
; db/altsyncram_2aj1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_2aj1.tdf                   ;           ;
; db/altsyncram_32k1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_32k1.tdf                   ;           ;
; db/altsyncram_0nl1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_0nl1.tdf                   ;           ;
; db/shift_taps_ruu.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_ruu.tdf                    ;           ;
; db/altsyncram_fr91.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_fr91.tdf                   ;           ;
; db/altsyncram_i6k1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_i6k1.tdf                   ;           ;
; db/altsyncram_qoc1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_qoc1.tdf                   ;           ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 20295                                                                    ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 20551                                                                    ;
;     -- 7 input functions                    ; 288                                                                      ;
;     -- 6 input functions                    ; 8016                                                                     ;
;     -- 5 input functions                    ; 2183                                                                     ;
;     -- 4 input functions                    ; 2384                                                                     ;
;     -- <=3 input functions                  ; 7680                                                                     ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 29594                                                                    ;
;                                             ;                                                                          ;
; I/O pins                                    ; 145                                                                      ;
; I/O registers                               ; 2                                                                        ;
; Total MLAB memory bits                      ; 0                                                                        ;
; Total block memory bits                     ; 1492189                                                                  ;
;                                             ;                                                                          ;
; Total DSP Blocks                            ; 31                                                                       ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 3                                                                        ;
;     -- PLLs                                 ; 2                                                                        ;
;     -- Fractional PLLs                      ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 22375                                                                    ;
; Total fan-out                               ; 197813                                                                   ;
; Average fan-out                             ; 3.85                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 20551 (981)         ; 29594 (1312)              ; 1492189           ; 31         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 399 (399)           ; 524 (524)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 2683 (2663)         ; 4338 (4326)               ; 291066            ; 23         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 14 (0)              ; 8 (0)                     ; 154               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_a0v:auto_generated|                                                       ; 14 (8)              ; 8 (4)                     ; 154               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_a0v:auto_generated                                                                                                                                            ; shift_taps_a0v             ; work         ;
;             |altsyncram_hu91:altsyncram5|                                                      ; 0 (0)               ; 0 (0)                     ; 154               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_a0v:auto_generated|altsyncram_hu91:altsyncram5                                                                                                                ; altsyncram_hu91            ; work         ;
;             |cntr_cjf:cntr1|                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_a0v:auto_generated|cntr_cjf:cntr1                                                                                                                             ; cntr_cjf                   ; work         ;
;       |altshift_taps:o_vpix_inner[2].r_rtl_0|                                                  ; 6 (0)               ; 4 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0                                                                                                                                                                ; altshift_taps              ; work         ;
;          |shift_taps_agv:auto_generated|                                                       ; 6 (4)               ; 4 (2)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0|shift_taps_agv:auto_generated                                                                                                                                  ; shift_taps_agv             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0|shift_taps_agv:auto_generated|altsyncram_jr91:altsyncram4                                                                                                      ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0|shift_taps_agv:auto_generated|cntr_phf:cntr1                                                                                                                   ; cntr_phf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_a_poly_mem_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_a_poly_mem_rtl_0                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_o9j1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_a_poly_mem_rtl_0|altsyncram_o9j1:auto_generated                                                                                                                                         ; altsyncram_o9j1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_mem_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_mem_rtl_0                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_o9j1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_mem_rtl_0|altsyncram_o9j1:auto_generated                                                                                                                                         ; altsyncram_o9j1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_mem_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_mem_rtl_0                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_o9j1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_mem_rtl_0|altsyncram_o9j1:auto_generated                                                                                                                                         ; altsyncram_o9j1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                             ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                       ; 1453 (127)          ; 886 (87)                  ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 702 (60)            ; 325 (85)                  ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 189 (189)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 228 (228)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 225 (225)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 130 (130)           ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 130 (130)           ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                ; 32 (32)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 38 (38)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 46 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 46 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 26 (26)             ; 157 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 9561 (5)            ; 18747 (8)                 ; 1132288           ; 0          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |hps_io:hps_io|                                                                          ; 548 (205)           ; 591 (167)                 ; 1792              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |confstr_rom:confstr_rom|                                                             ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                    ; confstr_rom                ; work         ;
;             |altsyncram:Mux6_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_ml51:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_ml51:auto_generated                                                                                                               ; altsyncram_ml51            ; work         ;
;          |video_calc:video_calc|                                                               ; 343 (343)           ; 424 (424)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |pll:pll|                                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;       |tiamc1:tiamc1|                                                                          ; 9007 (41)           ; 18148 (25)                ; 1130496           ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1                                                                                                                                                                                            ; tiamc1                     ; work         ;
;          |T8080se:cpu|                                                                         ; 959 (11)            ; 231 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu                                                                                                                                                                                ; T8080se                    ; work         ;
;             |T80:u0|                                                                           ; 948 (531)           ; 221 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0                                                                                                                                                                         ; T80                        ; work         ;
;                |T80_ALU:alu|                                                                   ; 196 (196)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu                                                                                                                                                             ; T80_ALU                    ; work         ;
;                |T80_MCode:mcode|                                                               ; 147 (147)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_MCode:mcode                                                                                                                                                         ; T80_MCode                  ; work         ;
;                |T80_Reg:Regs|                                                                  ; 74 (74)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs                                                                                                                                                            ; T80_Reg                    ; work         ;
;          |audio:audio|                                                                         ; 723 (39)            ; 319 (49)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio                                                                                                                                                                                ; audio                      ; work         ;
;             |pit_channel:\pit_channels:0:pit_channel|                                          ; 114 (114)           ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel                                                                                                                                        ; pit_channel                ; work         ;
;             |pit_channel:\pit_channels:1:pit_channel|                                          ; 114 (114)           ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel                                                                                                                                        ; pit_channel                ; work         ;
;             |pit_channel:\pit_channels:2:pit_channel|                                          ; 112 (112)           ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel                                                                                                                                        ; pit_channel                ; work         ;
;             |pit_channel:\pit_channels:3:pit_channel|                                          ; 113 (113)           ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel                                                                                                                                        ; pit_channel                ; work         ;
;             |pit_channel:\pit_channels:4:pit_channel|                                          ; 114 (114)           ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel                                                                                                                                        ; pit_channel                ; work         ;
;             |pit_channel:\pit_channels:5:pit_channel|                                          ; 117 (117)           ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel                                                                                                                                        ; pit_channel                ; work         ;
;          |inputs:inputs|                                                                       ; 96 (96)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|inputs:inputs                                                                                                                                                                              ; inputs                     ; work         ;
;          |memcontrol:memcontrol|                                                               ; 111 (111)           ; 49 (49)                   ; 606208            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol                                                                                                                                                                      ; memcontrol                 ; work         ;
;             |dualsram:ram_char0|                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0                                                                                                                                                   ; dualsram                   ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0                                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_a4o1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated                                                                                               ; altsyncram_a4o1            ; work         ;
;             |dualsram:ram_char1|                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1                                                                                                                                                   ; dualsram                   ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0                                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_a4o1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated                                                                                               ; altsyncram_a4o1            ; work         ;
;             |dualsram:ram_char2|                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2                                                                                                                                                   ; dualsram                   ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0                                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_a4o1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated                                                                                               ; altsyncram_a4o1            ; work         ;
;             |dualsram:ram_char3|                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3                                                                                                                                                   ; dualsram                   ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0                                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_a4o1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated                                                                                               ; altsyncram_a4o1            ; work         ;
;             |dualsram:ram_vid|                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid                                                                                                                                                     ; dualsram                   ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_a4o1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated                                                                                                 ; altsyncram_a4o1            ; work         ;
;             |sram:sram_ram|                                                                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram                                                                                                                                                        ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0                                                                                                                                   ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                    ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_g1|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1                                                                                                                                                     ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                 ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_g2|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2                                                                                                                                                     ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                 ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_g3|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3                                                                                                                                                     ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                 ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_g4|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4                                                                                                                                                     ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                 ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_g5|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5                                                                                                                                                     ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                 ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_g6|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6                                                                                                                                                     ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_qoc1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0|altsyncram_qoc1:auto_generated                                                                                                 ; altsyncram_qoc1            ; work         ;
;             |sram:sram_rom_g7|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7                                                                                                                                                     ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                 ; altsyncram_mer1            ; work         ;
;          |sysclock:sysclock|                                                                   ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|sysclock:sysclock                                                                                                                                                                          ; sysclock                   ; work         ;
;          |video:video|                                                                         ; 7060 (404)          ; 17478 (564)               ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video                                                                                                                                                                                ; video                      ; work         ;
;             |rom_palette:palrom|                                                               ; 12 (12)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom                                                                                                                                                             ; rom_palette                ; work         ;
;             |sprite:\sprites:0:sprite|                                                         ; 452 (452)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:10:sprite|                                                        ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:10:sprite                                                                                                                                                      ; sprite                     ; work         ;
;             |sprite:\sprites:11:sprite|                                                        ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:11:sprite                                                                                                                                                      ; sprite                     ; work         ;
;             |sprite:\sprites:12:sprite|                                                        ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:12:sprite                                                                                                                                                      ; sprite                     ; work         ;
;             |sprite:\sprites:13:sprite|                                                        ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:13:sprite                                                                                                                                                      ; sprite                     ; work         ;
;             |sprite:\sprites:14:sprite|                                                        ; 413 (413)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:14:sprite                                                                                                                                                      ; sprite                     ; work         ;
;             |sprite:\sprites:15:sprite|                                                        ; 415 (415)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:15:sprite                                                                                                                                                      ; sprite                     ; work         ;
;             |sprite:\sprites:1:sprite|                                                         ; 413 (413)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:1:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:2:sprite|                                                         ; 413 (413)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:2:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:3:sprite|                                                         ; 418 (418)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:3:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:4:sprite|                                                         ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:4:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:5:sprite|                                                         ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:5:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:6:sprite|                                                         ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:6:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:7:sprite|                                                         ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:7:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:8:sprite|                                                         ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:8:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sprite:\sprites:9:sprite|                                                         ; 412 (412)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:9:sprite                                                                                                                                                       ; sprite                     ; work         ;
;             |sram:sram_rom_a2|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2                                                                                                                                                               ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                           ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_a3|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3                                                                                                                                                               ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                           ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_a5|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5                                                                                                                                                               ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                           ; altsyncram_mer1            ; work         ;
;             |sram:sram_rom_a6|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6                                                                                                                                                               ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                           ; altsyncram_mer1            ; work         ;
;             |sram:tram_rom_1|                                                                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1                                                                                                                                                                ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0                                                                                                                                           ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                            ; altsyncram_mer1            ; work         ;
;             |sram:tram_rom_2|                                                                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2                                                                                                                                                                ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0                                                                                                                                           ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                            ; altsyncram_mer1            ; work         ;
;             |sram:tram_rom_3|                                                                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3                                                                                                                                                                ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0                                                                                                                                           ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                            ; altsyncram_mer1            ; work         ;
;             |sram:tram_rom_4|                                                                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4                                                                                                                                                                ; sram                       ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0                                                                                                                                           ; altsyncram                 ; work         ;
;                   |altsyncram_mer1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated                                                                                                            ; altsyncram_mer1            ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 167 (54)            ; 101 (40)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 113 (113)           ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 896 (896)           ; 577 (577)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 856 (856)           ; 640 (640)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_0nl1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated                                                                                                                                           ; altsyncram_0nl1            ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 1620 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1620 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1620 (1387)         ; 633 (566)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 79 (74)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 20 (20)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 785 (785)           ; 502 (502)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;    |shadowmask:HDMI_shadowmask|                                                                ; 255 (249)           ; 259 (255)                 ; 3140              ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask                                                                                                                                                                                       ; shadowmask                 ; work         ;
;       |altshift_taps:vid_rtl_0|                                                                ; 6 (0)               ; 4 (0)                     ; 324               ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_0vu:auto_generated|                                                       ; 6 (4)               ; 4 (2)                     ; 324               ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated                                                                                                                                 ; shift_taps_0vu             ; work         ;
;             |altsyncram_pr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 324               ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4                                                                                                     ; altsyncram_pr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;       |altsyncram:mask_lut_rtl_0|                                                              ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_k9j1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated                                                                                                                              ; altsyncram_k9j1            ; work         ;
;    |sync_fix:sync_h|                                                                           ; 70 (70)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 70 (70)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 57 (1)              ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                          ; 26 (26)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                          ; 30 (30)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 151 (40)            ; 152 (37)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 36 (36)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 74 (74)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 204 (197)           ; 166 (162)                 ; 69                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                               ; 7 (0)               ; 4 (0)                     ; 69                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out|altshift_taps:din1_rtl_0                                                                                                                                                                         ; altshift_taps              ; work         ;
;          |shift_taps_ruu:auto_generated|                                                       ; 7 (2)               ; 4 (2)                     ; 69                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated                                                                                                                                           ; shift_taps_ruu             ; work         ;
;             |altsyncram_fr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 69                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4                                                                                                               ; altsyncram_fr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|cntr_ohf:cntr1                                                                                                                            ; cntr_ohf                   ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 218 (211)           ; 164 (160)                 ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                               ; 7 (0)               ; 4 (0)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                  ; altshift_taps              ; work         ;
;          |shift_taps_puu:auto_generated|                                                       ; 7 (2)               ; 4 (2)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                    ; shift_taps_puu             ; work         ;
;             |altsyncram_br91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                        ; altsyncram_br91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                     ; cntr_ohf                   ; work         ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_a0v:auto_generated|altsyncram_hu91:altsyncram5|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 14           ; 11           ; 14           ; 11           ; 154   ; None                                     ;
; ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0|shift_taps_agv:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4            ; 24           ; 4            ; 24           ; 96    ; None                                     ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096  ; None                                     ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                     ;
; ascal:ascal|altsyncram:o_a_poly_mem_rtl_0|altsyncram_o9j1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None                                     ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096  ; None                                     ;
; ascal:ascal|altsyncram:o_h_poly_mem_rtl_0|altsyncram_o9j1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None                                     ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                     ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                     ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                     ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None                                     ;
; ascal:ascal|altsyncram:o_v_poly_mem_rtl_0|altsyncram_o9j1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None                                     ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144  ; None                                     ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_ml51:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 256          ; 7            ; --           ; --           ; 1792  ; tiamc1.sys_top0.rtl.mif                  ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0|altsyncram_qoc1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif     ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                     ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                     ;
; shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 4            ; 81           ; 4            ; 81           ; 324   ; None                                     ;
; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 11           ; 256          ; 11           ; 2816  ; None                                     ;
; vga_out:vga_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 3            ; 23           ; 3            ; 23           ; 69    ; None                                     ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 3            ; 30           ; 3            ; 30           ; 90    ; None                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 22          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 31          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 13          ;
; Fixed Point Mixed Sign Multiplier ; 36          ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|pll:pll     ; rtl/pll.v       ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_audio:pll_audio ; sys/pll_audio.v ;
; Altera ; altera_pll_reconfig ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_cfg:pll_cfg     ; sys/pll_cfg.v   ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_hdmi:pll_hdmi   ; sys/pll_hdmi.v  ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                             ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                      ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                      ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                      ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                        ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                   ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                   ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                   ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                   ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                    ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                         ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                                     ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                  ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|load_mode ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; Name                ; load_mode.load_both ; load_mode.load_low ; load_mode.load_high                         ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; load_mode.load_high ; 0                   ; 0                  ; 0                                           ;
; load_mode.load_low  ; 0                   ; 1                  ; 1                                           ;
; load_mode.load_both ; 1                   ; 0                  ; 1                                           ;
+---------------------+---------------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|state ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; Name                ; state.load_complete ; state.load_start ; state.running ; state.stopped             ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; state.stopped       ; 0                   ; 0                ; 0             ; 0                         ;
; state.running       ; 0                   ; 0                ; 1             ; 1                         ;
; state.load_start    ; 0                   ; 1                ; 0             ; 1                         ;
; state.load_complete ; 1                   ; 0                ; 0             ; 1                         ;
+---------------------+---------------------+------------------+---------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|load_mode ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; Name                ; load_mode.load_both ; load_mode.load_low ; load_mode.load_high                         ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; load_mode.load_high ; 0                   ; 0                  ; 0                                           ;
; load_mode.load_low  ; 0                   ; 1                  ; 1                                           ;
; load_mode.load_both ; 1                   ; 0                  ; 1                                           ;
+---------------------+---------------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|state ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; Name                ; state.load_complete ; state.load_start ; state.running ; state.stopped             ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; state.stopped       ; 0                   ; 0                ; 0             ; 0                         ;
; state.running       ; 0                   ; 0                ; 1             ; 1                         ;
; state.load_start    ; 0                   ; 1                ; 0             ; 1                         ;
; state.load_complete ; 1                   ; 0                ; 0             ; 1                         ;
+---------------------+---------------------+------------------+---------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|load_mode ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; Name                ; load_mode.load_both ; load_mode.load_low ; load_mode.load_high                         ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; load_mode.load_high ; 0                   ; 0                  ; 0                                           ;
; load_mode.load_low  ; 0                   ; 1                  ; 1                                           ;
; load_mode.load_both ; 1                   ; 0                  ; 1                                           ;
+---------------------+---------------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|state ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; Name                ; state.load_complete ; state.load_start ; state.running ; state.stopped             ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; state.stopped       ; 0                   ; 0                ; 0             ; 0                         ;
; state.running       ; 0                   ; 0                ; 1             ; 1                         ;
; state.load_start    ; 0                   ; 1                ; 0             ; 1                         ;
; state.load_complete ; 1                   ; 0                ; 0             ; 1                         ;
+---------------------+---------------------+------------------+---------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|load_mode ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; Name                ; load_mode.load_both ; load_mode.load_low ; load_mode.load_high                         ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; load_mode.load_high ; 0                   ; 0                  ; 0                                           ;
; load_mode.load_low  ; 0                   ; 1                  ; 1                                           ;
; load_mode.load_both ; 1                   ; 0                  ; 1                                           ;
+---------------------+---------------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|state ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; Name                ; state.load_complete ; state.load_start ; state.running ; state.stopped             ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; state.stopped       ; 0                   ; 0                ; 0             ; 0                         ;
; state.running       ; 0                   ; 0                ; 1             ; 1                         ;
; state.load_start    ; 0                   ; 1                ; 0             ; 1                         ;
; state.load_complete ; 1                   ; 0                ; 0             ; 1                         ;
+---------------------+---------------------+------------------+---------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|load_mode ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; Name                ; load_mode.load_both ; load_mode.load_low ; load_mode.load_high                         ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; load_mode.load_high ; 0                   ; 0                  ; 0                                           ;
; load_mode.load_low  ; 0                   ; 1                  ; 1                                           ;
; load_mode.load_both ; 1                   ; 0                  ; 1                                           ;
+---------------------+---------------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|state ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; Name                ; state.load_complete ; state.load_start ; state.running ; state.stopped             ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; state.stopped       ; 0                   ; 0                ; 0             ; 0                         ;
; state.running       ; 0                   ; 0                ; 1             ; 1                         ;
; state.load_start    ; 0                   ; 1                ; 0             ; 1                         ;
; state.load_complete ; 1                   ; 0                ; 0             ; 1                         ;
+---------------------+---------------------+------------------+---------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|load_mode ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; Name                ; load_mode.load_both ; load_mode.load_low ; load_mode.load_high                         ;
+---------------------+---------------------+--------------------+---------------------------------------------+
; load_mode.load_high ; 0                   ; 0                  ; 0                                           ;
; load_mode.load_low  ; 0                   ; 1                  ; 1                                           ;
; load_mode.load_both ; 1                   ; 0                  ; 1                                           ;
+---------------------+---------------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|state ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; Name                ; state.load_complete ; state.load_start ; state.running ; state.stopped             ;
+---------------------+---------------------+------------------+---------------+---------------------------+
; state.stopped       ; 0                   ; 0                ; 0             ; 0                         ;
; state.running       ; 0                   ; 0                ; 1             ; 1                         ;
; state.load_start    ; 0                   ; 1                ; 0             ; 1                         ;
; state.load_complete ; 1                   ; 0                ; 0             ; 1                         ;
+---------------------+---------------------+------------------+---------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|mem_state                                                                                                           ;
+----------------------+------------------+--------------------+----------------------+-------------------+---------------------+-------------------+---------------------+----------------+
; Name                 ; mem_state.finish ; mem_state.do_write ; mem_state.write_wait ; mem_state.do_read ; mem_state.read_wait ; mem_state.do_idle ; mem_state.idle_wait ; mem_state.idle ;
+----------------------+------------------+--------------------+----------------------+-------------------+---------------------+-------------------+---------------------+----------------+
; mem_state.idle       ; 0                ; 0                  ; 0                    ; 0                 ; 0                   ; 0                 ; 0                   ; 0              ;
; mem_state.idle_wait  ; 0                ; 0                  ; 0                    ; 0                 ; 0                   ; 0                 ; 1                   ; 1              ;
; mem_state.do_idle    ; 0                ; 0                  ; 0                    ; 0                 ; 0                   ; 1                 ; 0                   ; 1              ;
; mem_state.read_wait  ; 0                ; 0                  ; 0                    ; 0                 ; 1                   ; 0                 ; 0                   ; 1              ;
; mem_state.do_read    ; 0                ; 0                  ; 0                    ; 1                 ; 0                   ; 0                 ; 0                   ; 1              ;
; mem_state.write_wait ; 0                ; 0                  ; 1                    ; 0                 ; 0                   ; 0                 ; 0                   ; 1              ;
; mem_state.do_write   ; 0                ; 1                  ; 0                    ; 0                 ; 0                   ; 0                 ; 0                   ; 1              ;
; mem_state.finish     ; 1                ; 0                  ; 0                    ; 0                 ; 0                   ; 0                 ; 0                   ; 1              ;
+----------------------+------------------+--------------------+----------------------+-------------------+---------------------+-------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|avl_state                          ;
+------------------+-----------------+------------------+-----------------+
; Name             ; avl_state.sREAD ; avl_state.sWRITE ; avl_state.sIDLE ;
+------------------+-----------------+------------------+-----------------+
; avl_state.sIDLE  ; 0               ; 0                ; 0               ;
; avl_state.sWRITE ; 0               ; 1                ; 1               ;
; avl_state.sREAD  ; 1               ; 0                ; 1               ;
+------------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_state                                           ;
+-------------------+-------------------+---------------+----------------+---------------+
; Name              ; o_state.sWAITREAD ; o_state.sREAD ; o_state.sHSYNC ; o_state.sDISP ;
+-------------------+-------------------+---------------+----------------+---------------+
; o_state.sDISP     ; 0                 ; 0             ; 0              ; 0             ;
; o_state.sHSYNC    ; 0                 ; 0             ; 1              ; 1             ;
; o_state.sREAD     ; 0                 ; 1             ; 0              ; 1             ;
; o_state.sWAITREAD ; 1                 ; 0             ; 0              ; 1             ;
+-------------------+-------------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_copy                 ;
+---------------+--------------+---------------+--------------+
; Name          ; o_copy.sCOPY ; o_copy.sSHIFT ; o_copy.sWAIT ;
+---------------+--------------+---------------+--------------+
; o_copy.sWAIT  ; 0            ; 0             ; 0            ;
; o_copy.sSHIFT ; 0            ; 1             ; 1            ;
; o_copy.sCOPY  ; 1            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |sys_top|mcp23009:mcp23009|state ;
+----------+----------+----------+-----------------+
; Name     ; state.00 ; state.10 ; state.01        ;
+----------+----------+----------+-----------------+
; state.00 ; 0        ; 0        ; 0               ;
; state.01 ; 1        ; 0        ; 1               ;
; state.10 ; 1        ; 1        ; 0               ;
+----------+----------+----------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |sys_top|alsa:alsa|state ;
+----------+-------------------------------+
; Name     ; state.01                      ;
+----------+-------------------------------+
; state.00 ; 0                             ;
; state.01 ; 1                             ;
+----------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state                                          ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; state.sW6 ; state.sW5 ; state.sW4 ; state.sW3 ; state.sW2 ; state.sW1 ; state.sIDLE ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; state.sIDLE ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ;
; state.sW1   ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1           ;
; state.sW2   ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1           ;
; state.sW3   ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1           ;
; state.sW4   ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1           ;
; state.sW5   ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1           ;
; state.sW6   ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                               ; yes                                                              ; yes                                        ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; osd:vga_osd|ce_pix                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 10                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; vga_out:vga_out|Add6~0                                 ;   ;
; vga_out:vga_out|Add16~0                                ;   ;
; vga_out:vga_scaler_out|Add6~0                          ;   ;
; vga_out:vga_scaler_out|Add16~0                         ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; emu:emu|tiamc1:tiamc1|cpuReady                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[0..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[0..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|OldNMI_n                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_ch[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_sp[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s2.color_ch[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s2.color_sp[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s3.color_ch[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s3.color_sp[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s4.color_ch[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s4.color_sp[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s5.color_ch[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s5.color_sp[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|uio_block.old_status_set                                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.old_upload_req                                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.old_info                                                                                                                                                          ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.status_req[0..127]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.stflg[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|conf_byte[7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; alsa:alsa|spi_out[0..7,27..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|cr1[0..7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|cl1[0..7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|spdif:toslink|preamble_q[3,7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1b[0..2,13..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1b[0..5,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1b[0,1,14..18]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1g[0..2,18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1g[0..2,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1g[0,1,8,15..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1r[0..5,17,18]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1r[0..2,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1r[0..2,16..18]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1b[0..2,13..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1b[0..5,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1b[0,1,14..18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1g[0..2,18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1g[0..2,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1g[0,1,8,15..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1r[0..5,17,18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1r[0..2,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1r[0..2,16..18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|ordout1[21]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; osd:vga_osd|ordout1[5,13]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_4[0,1]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_2[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_4[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_3[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_2[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_1[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_h[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|osd_t[0..6,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|ordout1[21]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                        ;
; osd:hdmi_osd|ordout1[5,13]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_4[0,1]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_2[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_4[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_3[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_2[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_1[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_h[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|osd_t[0..6,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; shadowmask:HDMI_shadowmask|b3_x[6,7]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; shadowmask:HDMI_shadowmask|g3_x[6,7]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; shadowmask:HDMI_shadowmask|r3_x[6,7]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_freeze                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_iauto                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[121..127]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[120]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[105..111,114..119]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[104]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[12..15,28..39,45..47,60..63,76..79,88..103]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_pfl                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_vdivi[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset0[30,31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset0[29]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset0[4..22,25..28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset1[30,31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset1[29]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset1[4..22,25..28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_vdivi[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_mode[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_run                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|o_freeze                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_ihsize_temp[14]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_v_sbil_t.f[7]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_h_sbil_t.f[7]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[0][1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[0][2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[0][3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[0][4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[0][5]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[0][6]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_poly_lerp_tb[8,9]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_poly_lerp_ta[9]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                                                   ; Stuck at VCC due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|ram1_reset_0                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0..3,5..7]                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|init_reset_deasserted                                                                                                     ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage                                                                                                                ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[0..28]                                                                                                ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating                                                                                                          ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[0..7]                                                                                             ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating                                                                                                         ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|terminating                                                                                                               ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[0..28]                                                                                                      ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0..7]                                                                                                    ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[0..7]                                                                                              ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[0..7]                                                                                                  ; Stuck at GND due to stuck port clock                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|state_write                                                                                                               ; Stuck at GND due to stuck port clock                                                                          ;
; mcp23009:mcp23009|i2c:i2c|SD[28,30,31]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|SD[1,2,4..8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|len                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; sl_r[0,1]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|cr2[0..7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|cl2[0..7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; scanlines:VGA_scanlines|old_hs                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hmode[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_vmode[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_v_bic_pix.r[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.r_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_abcd1.r.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.r_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.r_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.r_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_pix.g[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.g_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_abcd1.g.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.g_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.g_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.g_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_pix.b[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.b_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_abcd1.b.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.b_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.b_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.b_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_pix.b[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.b_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_abcd1.b.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.b_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.b_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.b_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_pix.g[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.g_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_abcd1.g.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.g_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.g_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.g_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_pix.r[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.r_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_abcd1.r.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.r_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.r_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][11]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][10]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][9]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][8]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][7]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][6]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][5]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[8][4]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.r_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][10]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][9]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][8]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][7]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][6]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][5]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][4]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[0]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[1]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[2]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[3]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[4]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[5]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[13]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[6]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[14]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.b[7]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.b[15,16]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[0]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[1]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[2]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[3]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[4]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[5]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[13]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[6]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[14]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.g[7]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.g[15,16]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[0]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[1]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[2]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[3]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[4]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[5]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[13]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[6]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[14]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_pix.r[7]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_t.r[15,16]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bil_frac[0..7]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_sbil_t.f[0..6]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_sbil_t.s[0..7]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][10]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][10]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][10]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][9]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][9]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][9]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][8]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][8]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][8]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][7]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][7]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][7]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][6]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][6]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][6]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][5]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][5]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][5]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][4]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][4]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][4]                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[7][11]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[6][11]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[5][11]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac[4][11]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_div[1][1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[1][2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[1][3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[1][4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_v_bil_pix.r[7]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[15]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.r[6]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[14]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.r[5]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[13]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.r[4]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.r[3]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.r[2]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.r[1]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.r[0]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.r[8,16]                                                                                                                                                                     ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[7]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[15]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[6]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[14]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[5]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[13]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[4]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[3]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[2]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[1]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.g[0]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.g[8,16]                                                                                                                                                                     ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[7]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[15]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[6]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[14]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[5]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[13]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[4]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[3]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[2]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[1]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                        ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_pix.b[0]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_t.b[8,16]                                                                                                                                                                     ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bil_frac[0..7]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_sbil_t.f[0..6]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_sbil_t.s[0..7]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_div[2][1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[2][2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Ap[0..7]                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Fp[0..7]                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IntE_FF1                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|sd_rrb[0..3]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|sdn_ack[0]                                                                                                                                                                  ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.sdn_r[0]                                                                                                                                                          ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|ISet[0,1]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|XY_State[0,1]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IntCycle                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|NMI_s                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BusReq_s                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s0.sync_v                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|video:video|s0.sync_h                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|fp_dout[0..15]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|uio_block.info_n[0..7]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|uio_block.upload_req                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|old_vmode                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_int[0,1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|cr[0..7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|cl[0..7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0..7]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infoh[0..2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infow[0..2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infoy[12..21]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infox[12..21]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; scanlines:VGA_scanlines|scanline[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; scanlines:VGA_scanlines|old_vs                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; osd:hdmi_osd|infoh[0..2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|infow[0..2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|infoy[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|infox[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; shadowmask:HDMI_shadowmask|vmax[4]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; shadowmask:HDMI_shadowmask|hmax[4]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; pll_hdmi_adj:pll_hdmi_adj|paddress[3..5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_fl_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_flm                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_hmin[0..11]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_vmin[0..11]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_mode[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_format[1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_format[0]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_div[1,2]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_dir[4..7]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_h_frac[4..7]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_v_frac[4,5]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_wadrs[23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_adrs[25..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0..3,5..7]                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IStatus[0,1]                                                                                                                                             ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IncDecZ                                                                                                                                                  ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I[0..7]                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|R[0..7]                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Z16_r                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I_RXDD                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|NMICycle                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|No_BTR                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[0..7]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_4[14..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_2[13..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_1[12..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_h[12..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_4[14..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_2[13..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_1[12..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_h[12..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[113]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[112]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[81]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_radrs[25..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BTR_r                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BusAck                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Auto_Wait_t2                                                                                                                                             ; Lost fanout                                                                                                   ;
; vga_out:vga_out|y_2[18]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_2[18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_5[15..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_3[14..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_5[15..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_3[14..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_v_hmin_adj[11]                                                                                                                                                                      ; Lost fanout                                                                                                   ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[4]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[4]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[6]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[6]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[9]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[9]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_2[17]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1b[15]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1b[13]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1g[15..17]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1g[15]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1r[16]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1r[15]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_2[17]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1b[15]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1b[13]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1g[15..17]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1g[15]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1r[16]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1r[15]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1r[15]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1r[15]                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|SD[0]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[3]                                                                   ;
; mcp23009:mcp23009|i2c:i2c|SD[3]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[10]                                                                  ;
; hss[0]                                                                                                                                                                                            ; Merged with old_hs                                                                                            ;
; emu:emu|tiamc1:tiamc1|audio:audio|tick_clk[3,4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|audio:audio|tick_clk[5]                                                     ;
; emu:emu|tiamc1:tiamc1|audio:audio|tick_clk[0,1]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|audio:audio|tick_clk[2]                                                     ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[8..15]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[15]                                                     ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[8..14]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[15]                                                     ;
; emu:emu|tiamc1:tiamc1|video:video|sp_draw_pixel                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|s2.do_stuff                                                     ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_y[7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[9]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_y[6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[8]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_y[5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[7]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_y[4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[6]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_y[3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[5]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_x[7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[4]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_x[6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[3]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_x[5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_x[4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_screen_x[3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|ram_vid_adr[0]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|sp_update[4,6,7]                                                                                                                                                ; Merged with emu:emu|tiamc1:tiamc1|video:video|sp_update[2]                                                    ;
; emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom|data[3,4,6]                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom|data[1]                                      ;
; emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom|data[5,7]                                                                                                                                    ; Merged with emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom|data[2]                                      ;
; emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom|data[22]                                                                                                                                     ; Merged with emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom|data[17]                                     ;
; audio_out:audio_out|cnt[1..13]                                                                                                                                                                    ; Merged with audio_out:audio_out|cnt[0]                                                                        ;
; audio_out:audio_out|cl1[15]                                                                                                                                                                       ; Merged with audio_out:audio_out|cr1[8]                                                                        ;
; audio_out:audio_out|cr1[9..15]                                                                                                                                                                    ; Merged with audio_out:audio_out|cr1[8]                                                                        ;
; audio_out:audio_out|cl1[8..14]                                                                                                                                                                    ; Merged with audio_out:audio_out|cr1[8]                                                                        ;
; audio_out:audio_out|cr2[8]                                                                                                                                                                        ; Merged with audio_out:audio_out|cl2[8]                                                                        ;
; audio_out:audio_out|cl2[15]                                                                                                                                                                       ; Merged with audio_out:audio_out|cl2[8]                                                                        ;
; audio_out:audio_out|cr2[9..15]                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[8]                                                                        ;
; audio_out:audio_out|cl2[9..14]                                                                                                                                                                    ; Merged with audio_out:audio_out|cl2[8]                                                                        ;
; audio_out:audio_out|aud_mix_top:audmix_r|a1[16]                                                                                                                                                   ; Merged with audio_out:audio_out|aud_mix_top:audmix_r|a1[15]                                                   ;
; audio_out:audio_out|aud_mix_top:audmix_l|a1[16]                                                                                                                                                   ; Merged with audio_out:audio_out|aud_mix_top:audmix_l|a1[15]                                                   ;
; vga_out:vga_out|y_1r[7]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[22]                                                                          ;
; vga_out:vga_out|y_1r[6]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[21]                                                                          ;
; vga_out:vga_out|y_1r[5]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[20]                                                                          ;
; vga_out:vga_out|y_1r[4]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[19]                                                                          ;
; vga_out:vga_out|pr_1r[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[18]                                                                          ;
; vga_out:vga_out|y_1r[3]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[18]                                                                          ;
; vga_out:vga_out|y_1g[7,14]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[15]                                                                          ;
; vga_out:vga_out|y_1g[6,13]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[14]                                                                          ;
; vga_out:vga_out|y_1g[5,12]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[13]                                                                          ;
; vga_out:vga_out|y_1g[4,11]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[12]                                                                          ;
; vga_out:vga_out|pb_1g[4]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[11]                                                                          ;
; vga_out:vga_out|y_1g[3,10]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[11]                                                                          ;
; vga_out:vga_out|pr_1g[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[10]                                                                          ;
; vga_out:vga_out|pb_1g[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[10]                                                                          ;
; vga_out:vga_out|y_1g[2,9]                                                                                                                                                                         ; Merged with vga_out:vga_out|din1[10]                                                                          ;
; vga_out:vga_out|pr_1b[5]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[4]                                                                           ;
; vga_out:vga_out|y_1b[4]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[4]                                                                           ;
; vga_out:vga_out|pr_1b[4]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[3]                                                                           ;
; vga_out:vga_out|y_1b[3]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[3]                                                                           ;
; vga_out:vga_out|pr_1b[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[2]                                                                           ;
; vga_out:vga_out|pb_1b[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[2]                                                                           ;
; vga_out:vga_out|y_1b[2]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[2]                                                                           ;
; vga_out:vga_scaler_out|y_1r[7]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[22]                                                                   ;
; vga_out:vga_scaler_out|y_1r[6]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[21]                                                                   ;
; vga_out:vga_scaler_out|y_1r[5]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[20]                                                                   ;
; vga_out:vga_scaler_out|y_1r[4]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[19]                                                                   ;
; vga_out:vga_scaler_out|pr_1r[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[18]                                                                   ;
; vga_out:vga_scaler_out|y_1r[3]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[18]                                                                   ;
; vga_out:vga_scaler_out|y_1g[7,14]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[15]                                                                   ;
; vga_out:vga_scaler_out|y_1g[6,13]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[14]                                                                   ;
; vga_out:vga_scaler_out|y_1g[5,12]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[13]                                                                   ;
; vga_out:vga_scaler_out|y_1g[4,11]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[12]                                                                   ;
; vga_out:vga_scaler_out|pb_1g[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[11]                                                                   ;
; vga_out:vga_scaler_out|y_1g[3,10]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[11]                                                                   ;
; vga_out:vga_scaler_out|pr_1g[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[10]                                                                   ;
; vga_out:vga_scaler_out|pb_1g[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[10]                                                                   ;
; vga_out:vga_scaler_out|y_1g[2,9]                                                                                                                                                                  ; Merged with vga_out:vga_scaler_out|din1[10]                                                                   ;
; vga_out:vga_scaler_out|pr_1b[5]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[4]                                                                    ;
; vga_out:vga_scaler_out|y_1b[4]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[4]                                                                    ;
; vga_out:vga_scaler_out|pr_1b[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[3]                                                                    ;
; vga_out:vga_scaler_out|y_1b[3]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[3]                                                                    ;
; vga_out:vga_scaler_out|pr_1b[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[2]                                                                    ;
; vga_out:vga_scaler_out|pb_1b[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[2]                                                                    ;
; vga_out:vga_scaler_out|y_1b[2]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[2]                                                                    ;
; osd:vga_osd|ordout1[19]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[22]                                                                           ;
; osd:vga_osd|ordout1[18]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[21]                                                                           ;
; osd:vga_osd|ordout1[17]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[20]                                                                           ;
; osd:vga_osd|ordout1[16]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[19]                                                                           ;
; osd:vga_osd|ordout1[12]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[15]                                                                           ;
; osd:vga_osd|ordout1[11]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[14]                                                                           ;
; osd:vga_osd|ordout1[10]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[13]                                                                           ;
; osd:vga_osd|ordout1[9]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[12]                                                                           ;
; osd:vga_osd|ordout1[8]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[11]                                                                           ;
; osd:vga_osd|ordout1[4]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[7]                                                                            ;
; osd:vga_osd|ordout1[3]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[6]                                                                            ;
; osd:vga_osd|ordout1[2]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[5]                                                                            ;
; osd:vga_osd|ordout1[1]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[4]                                                                            ;
; osd:vga_osd|ordout1[0]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[3]                                                                            ;
; osd:vga_osd|ordout1[6,7,14,15,22]                                                                                                                                                                 ; Merged with osd:vga_osd|ordout1[23]                                                                           ;
; osd:vga_osd|nrdout1[23]                                                                                                                                                                           ; Merged with osd:vga_osd|ordout1[20]                                                                           ;
; osd:hdmi_osd|ordout1[19]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[22]                                                                          ;
; osd:hdmi_osd|ordout1[18]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[21]                                                                          ;
; osd:hdmi_osd|ordout1[17]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[20]                                                                          ;
; osd:hdmi_osd|ordout1[16]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[19]                                                                          ;
; osd:hdmi_osd|ordout1[12]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[15]                                                                          ;
; osd:hdmi_osd|ordout1[11]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[14]                                                                          ;
; osd:hdmi_osd|ordout1[10]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[13]                                                                          ;
; osd:hdmi_osd|ordout1[9]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[12]                                                                          ;
; osd:hdmi_osd|ordout1[8]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[11]                                                                          ;
; osd:hdmi_osd|ordout1[4]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[7]                                                                           ;
; osd:hdmi_osd|ordout1[3]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[6]                                                                           ;
; osd:hdmi_osd|ordout1[2]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[5]                                                                           ;
; osd:hdmi_osd|ordout1[1]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[4]                                                                           ;
; osd:hdmi_osd|ordout1[0]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[3]                                                                           ;
; osd:hdmi_osd|ordout1[6,7,14,15,22]                                                                                                                                                                ; Merged with osd:hdmi_osd|ordout1[23]                                                                          ;
; osd:hdmi_osd|nrdout1[23]                                                                                                                                                                          ; Merged with osd:hdmi_osd|ordout1[20]                                                                          ;
; osd:hdmi_osd|deD                                                                                                                                                                                  ; Merged with osd:hdmi_osd|de1                                                                                  ;
; shadowmask:HDMI_shadowmask|old_hs                                                                                                                                                                 ; Merged with shadowmask:HDMI_shadowmask|vid[1]                                                                 ;
; shadowmask:HDMI_shadowmask|old_vs                                                                                                                                                                 ; Merged with shadowmask:HDMI_shadowmask|vid[2]                                                                 ;
; ascal:ascal|i_adrsi[4..6]                                                                                                                                                                         ; Merged with ascal:ascal|i_adrsi[7]                                                                            ;
; ascal:ascal|o_v_lum_pix.r[7]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[7]                                                                  ;
; ascal:ascal|o_v_lum_pix.r[6]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[6]                                                                  ;
; ascal:ascal|o_v_lum_pix.r[5]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[5]                                                                  ;
; ascal:ascal|o_v_lum_pix.r[4]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[4]                                                                  ;
; ascal:ascal|o_v_lum_pix.r[3]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[3]                                                                  ;
; ascal:ascal|o_v_lum_pix.r[2]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[2]                                                                  ;
; ascal:ascal|o_v_lum_pix.r[1]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[1]                                                                  ;
; ascal:ascal|o_v_lum_pix.r[0]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].r[0]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[7]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[7]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[6]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[6]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[5]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[5]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[4]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[4]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[3]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[3]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[2]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[2]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[1]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[1]                                                                  ;
; ascal:ascal|o_v_lum_pix.g[0]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].g[0]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[7]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[7]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[6]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[6]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[5]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[5]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[4]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[4]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[3]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[3]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[2]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[2]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[1]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[1]                                                                  ;
; ascal:ascal|o_v_lum_pix.b[0]                                                                                                                                                                      ; Merged with ascal:ascal|o_vpix_inner[1].b[0]                                                                  ;
; mcp23009:mcp23009|din[3]                                                                                                                                                                          ; Merged with mcp23009:mcp23009|din[4]                                                                          ;
; mcp23009:mcp23009|din[7]                                                                                                                                                                          ; Merged with mcp23009:mcp23009|din[6]                                                                          ;
; mcp23009:mcp23009|din[13..15]                                                                                                                                                                     ; Merged with mcp23009:mcp23009|din[12]                                                                         ;
; mcp23009:mcp23009|i2c:i2c|rd                                                                                                                                                                      ; Merged with mcp23009:mcp23009|i2c:i2c|SD[29]                                                                  ;
; mcp23009:mcp23009|i2c:i2c|SD[9]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[19]                                                                  ;
; mcp23009:mcp23009|i2c:i2c|cnt[1..5]                                                                                                                                                               ; Merged with mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                  ;
; audio_out:audio_out|cr[9..15]                                                                                                                                                                     ; Merged with audio_out:audio_out|cr[8]                                                                         ;
; audio_out:audio_out|cl[9..15]                                                                                                                                                                     ; Merged with audio_out:audio_out|cl[8]                                                                         ;
; ascal:ascal|i_adrs[4..6]                                                                                                                                                                          ; Merged with ascal:ascal|i_adrs[7]                                                                             ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[0]                                                                                                                                            ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IntE_FF2                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[1..15]                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[0..31]                                                                                                                                       ; Lost fanout                                                                                                   ;
; ddr_svc:ddr_svc|ram_burst[2..6]                                                                                                                                                                   ; Merged with ddr_svc:ddr_svc|ram_burst[1]                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[2..6]                                                                                                    ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]       ;
; ddr_svc:ddr_svc|ram_burst[7]                                                                                                                                                                      ; Merged with ddr_svc:ddr_svc|ch                                                                                ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[2..6]                                                                                              ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1] ;
; ascal:ascal|avl_wadrs[5..7]                                                                                                                                                                       ; Merged with ascal:ascal|avl_wadrs[4]                                                                          ;
; hdmi_dv_data[3]                                                                                                                                                                                   ; Merged with hdmi_dv_data[1]                                                                                   ;
; ascal:ascal|i_wadrs[5..7]                                                                                                                                                                         ; Merged with ascal:ascal|i_wadrs[4]                                                                            ;
; ascal:ascal|i_wadrs_mem[5..7]                                                                                                                                                                     ; Merged with ascal:ascal|i_wadrs_mem[4]                                                                        ;
; osd:vga_osd|rdout[3]                                                                                                                                                                              ; Merged with osd:vga_osd|rdout[1]                                                                              ;
; osd:vga_osd|rdout3[3]                                                                                                                                                                             ; Merged with osd:vga_osd|rdout3[1]                                                                             ;
; ascal:ascal|i_hpix4.b[3,4,6]                                                                                                                                                                      ; Merged with ascal:ascal|i_hpix4.b[1]                                                                          ;
; ascal:ascal|i_hpix4.b[5,7]                                                                                                                                                                        ; Merged with ascal:ascal|i_hpix4.b[2]                                                                          ;
; osd:vga_osd|rdout2[3]                                                                                                                                                                             ; Merged with osd:vga_osd|rdout2[1]                                                                             ;
; mcp23009:mcp23009|i2c:i2c|SD[12..14]                                                                                                                                                              ; Merged with mcp23009:mcp23009|i2c:i2c|SD[11]                                                                  ;
; mcp23009:mcp23009|i2c:i2c|SD[24]                                                                                                                                                                  ; Merged with mcp23009:mcp23009|i2c:i2c|SD[23]                                                                  ;
; ascal:ascal|i_hpix3.b[3,4,6]                                                                                                                                                                      ; Merged with ascal:ascal|i_hpix3.b[1]                                                                          ;
; ascal:ascal|i_hpix2.b[3,4,6]                                                                                                                                                                      ; Merged with ascal:ascal|i_hpix2.b[1]                                                                          ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                          ; Merged with ascal:ascal|i_hpix3.r[1]                                                                          ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                          ; Merged with ascal:ascal|i_hpix2.r[1]                                                                          ;
; ascal:ascal|i_hpix3.b[5,7]                                                                                                                                                                        ; Merged with ascal:ascal|i_hpix3.b[2]                                                                          ;
; ascal:ascal|i_hpix2.b[5,7]                                                                                                                                                                        ; Merged with ascal:ascal|i_hpix2.b[2]                                                                          ;
; osd:vga_osd|nrdout1[22]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[17]                                                                           ;
; osd:vga_osd|nrdout1[5,7]                                                                                                                                                                          ; Merged with osd:vga_osd|nrdout1[2]                                                                            ;
; osd:vga_osd|nrdout1[3,4,6]                                                                                                                                                                        ; Merged with osd:vga_osd|nrdout1[1]                                                                            ;
; ascal:ascal|i_hpix1.b[3,4,6]                                                                                                                                                                      ; Merged with ascal:ascal|i_hpix1.b[1]                                                                          ;
; ascal:ascal|i_hpix1.r[6]                                                                                                                                                                          ; Merged with ascal:ascal|i_hpix1.r[1]                                                                          ;
; ascal:ascal|i_hpix1.b[5,7]                                                                                                                                                                        ; Merged with ascal:ascal|i_hpix1.b[2]                                                                          ;
; scanlines:VGA_scanlines|dout[22]                                                                                                                                                                  ; Merged with scanlines:VGA_scanlines|dout[17]                                                                  ;
; scanlines:VGA_scanlines|dout[5,7]                                                                                                                                                                 ; Merged with scanlines:VGA_scanlines|dout[2]                                                                   ;
; scanlines:VGA_scanlines|dout[3,4,6]                                                                                                                                                               ; Merged with scanlines:VGA_scanlines|dout[1]                                                                   ;
; ascal:ascal|i_hpix0.b[3,4,6]                                                                                                                                                                      ; Merged with ascal:ascal|i_hpix0.b[1]                                                                          ;
; ascal:ascal|i_hpix0.r[6]                                                                                                                                                                          ; Merged with ascal:ascal|i_hpix0.r[1]                                                                          ;
; ascal:ascal|i_hpix0.b[5,7]                                                                                                                                                                        ; Merged with ascal:ascal|i_hpix0.b[2]                                                                          ;
; scanlines:VGA_scanlines|dout2[22]                                                                                                                                                                 ; Merged with scanlines:VGA_scanlines|dout2[17]                                                                 ;
; scanlines:VGA_scanlines|dout2[5,7]                                                                                                                                                                ; Merged with scanlines:VGA_scanlines|dout2[2]                                                                  ;
; scanlines:VGA_scanlines|dout2[3,4,6]                                                                                                                                                              ; Merged with scanlines:VGA_scanlines|dout2[1]                                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|s1.blank_v                                                                                                                                                      ; Merged with emu:emu|tiamc1:tiamc1|video:video|s1.blank_h                                                      ;
; ascal:ascal|i_hpixp.b[3,4,6]                                                                                                                                                                      ; Merged with ascal:ascal|i_hpixp.b[1]                                                                          ;
; ascal:ascal|i_hpixp.r[6]                                                                                                                                                                          ; Merged with ascal:ascal|i_hpixp.r[1]                                                                          ;
; ascal:ascal|i_hpixp.b[5,7]                                                                                                                                                                        ; Merged with ascal:ascal|i_hpixp.b[2]                                                                          ;
; scanlines:VGA_scanlines|dout1[22]                                                                                                                                                                 ; Merged with scanlines:VGA_scanlines|dout1[17]                                                                 ;
; scanlines:VGA_scanlines|dout1[5,7]                                                                                                                                                                ; Merged with scanlines:VGA_scanlines|dout1[2]                                                                  ;
; scanlines:VGA_scanlines|dout1[3,4,6]                                                                                                                                                              ; Merged with scanlines:VGA_scanlines|dout1[1]                                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|s0.blank_v                                                                                                                                                      ; Merged with emu:emu|tiamc1:tiamc1|video:video|s0.blank_h                                                      ;
; ascal:ascal|i_ppix.b[3,4,6]                                                                                                                                                                       ; Merged with ascal:ascal|i_ppix.b[1]                                                                           ;
; ascal:ascal|i_ppix.r[6]                                                                                                                                                                           ; Merged with ascal:ascal|i_ppix.r[1]                                                                           ;
; ascal:ascal|i_ppix.b[5,7]                                                                                                                                                                         ; Merged with ascal:ascal|i_ppix.b[2]                                                                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[8,9,11..14]                                                                                                                                         ; Merged with audio_out:audio_out|IIR_filter:IIR_filter|inp[10]                                                 ;
; emu:emu|tiamc1:tiamc1|video:video|vgaRed[6]                                                                                                                                                       ; Merged with emu:emu|tiamc1:tiamc1|video:video|vgaRed[1]                                                       ;
; emu:emu|tiamc1:tiamc1|video:video|vgaBlue[5,7]                                                                                                                                                    ; Merged with emu:emu|tiamc1:tiamc1|video:video|vgaBlue[2]                                                      ;
; emu:emu|tiamc1:tiamc1|video:video|vgaBlue[3,4,6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|vgaBlue[1]                                                      ;
; audio_out:audio_out|cr[8]                                                                                                                                                                         ; Merged with audio_out:audio_out|cl[8]                                                                         ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[8,9,11..14]                                                                                                                                       ; Merged with audio_out:audio_out|IIR_filter:IIR_filter|inp_m[10]                                               ;
; emu:emu|tiamc1:tiamc1|video:video|palette[15][22]                                                                                                                                                 ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[15][17]                                                 ;
; emu:emu|tiamc1:tiamc1|video:video|palette[14][22]                                                                                                                                                 ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[14][17]                                                 ;
; emu:emu|tiamc1:tiamc1|video:video|palette[13][22]                                                                                                                                                 ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[13][17]                                                 ;
; emu:emu|tiamc1:tiamc1|video:video|palette[12][22]                                                                                                                                                 ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[12][17]                                                 ;
; emu:emu|tiamc1:tiamc1|video:video|palette[11][22]                                                                                                                                                 ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[11][17]                                                 ;
; emu:emu|tiamc1:tiamc1|video:video|palette[10][22]                                                                                                                                                 ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[10][17]                                                 ;
; emu:emu|tiamc1:tiamc1|video:video|palette[9][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[9][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[8][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[8][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[7][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[7][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[6][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[6][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[5][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[5][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[4][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[4][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[3][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[3][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[2][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[2][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[1][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[1][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[0][22]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[0][17]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[15][5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[15][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[15][7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[15][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[14][5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[14][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[14][7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[14][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[13][5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[13][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[13][7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[13][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[12][5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[12][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[12][7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[12][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[11][5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[11][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[11][7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[11][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[10][5]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[10][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[10][7]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[10][2]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[9][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[9][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[9][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[9][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[8][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[8][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[8][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[8][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[7][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[7][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[7][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[7][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[6][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[6][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[6][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[6][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[5][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[5][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[5][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[5][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[4][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[4][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[4][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[4][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[3][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[3][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[3][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[3][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[2][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[2][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[2][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[2][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[1][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[1][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[1][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[1][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[0][5]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[0][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[0][7]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[0][2]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[15][3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[15][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[15][4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[15][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[15][6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[15][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[14][3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[14][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[14][4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[14][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[14][6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[14][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[13][3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[13][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[13][4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[13][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[13][6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[13][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[12][3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[12][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[12][4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[12][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[12][6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[12][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[11][3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[11][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[11][4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[11][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[11][6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[11][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[10][3]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[10][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[10][4]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[10][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[10][6]                                                                                                                                                  ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[10][1]                                                  ;
; emu:emu|tiamc1:tiamc1|video:video|palette[9][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[9][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[9][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[9][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[9][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[9][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[8][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[8][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[8][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[8][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[8][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[8][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[7][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[7][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[7][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[7][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[7][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[7][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[6][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[6][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[6][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[6][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[6][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[6][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[5][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[5][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[5][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[5][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[5][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[5][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[4][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[4][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[4][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[4][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[4][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[4][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[3][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[3][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[3][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[3][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[3][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[3][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[2][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[2][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[2][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[2][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[2][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[2][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[1][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[1][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[1][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[1][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[1][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[1][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[0][3]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[0][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[0][4]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[0][1]                                                   ;
; emu:emu|tiamc1:tiamc1|video:video|palette[0][6]                                                                                                                                                   ; Merged with emu:emu|tiamc1:tiamc1|video:video|palette[0][1]                                                   ;
; dv_data[3]                                                                                                                                                                                        ; Merged with dv_data[1]                                                                                        ;
; ascal:ascal|i_hpix4.r[6]                                                                                                                                                                          ; Merged with ascal:ascal|i_hpix4.r[1]                                                                          ;
; dv_d2[3]                                                                                                                                                                                          ; Merged with dv_d2[1]                                                                                          ;
; dv_d1[3]                                                                                                                                                                                          ; Merged with dv_d1[1]                                                                                          ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_adrsi[7]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_adrs[7]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_wadrs_mem[4]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_wadrs[4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_wadrs[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_adrsi[23..31]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; vga_out:vga_scaler_out|pb_1r[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[19]                                                                   ;
; vga_out:vga_scaler_out|pb_1r[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[18]                                                                   ;
; audio_out:audio_out|spdif:toslink|parity_count_q[1..5]                                                                                                                                            ; Lost fanout                                                                                                   ;
; vga_out:vga_scaler_out|pr_1b[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|y_1b[5]                                                                    ;
; mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_2[8,9]                                                                                                                                                                          ; Lost fanout                                                                                                   ;
; vga_out:vga_out|pr_1b[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|y_1b[5]                                                                           ;
; emu:emu|tiamc1:tiamc1|video:video|sp_update[2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_intercnt[0,1]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_inter                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; ddr_svc:ddr_svc|ram_burst[1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0,7]                                                                                               ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0..28]                                                                                                ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0..7]                                                                                                  ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0..7]                                                                                             ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|inputs:inputs|axis_x_tmp[0]                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|paddle_0[0]                                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrA_r[2]                                                                                                                                            ; Merged with emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrB_r[2]                                            ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|XY_Ind                                                                                                                                                   ; Lost fanout                                                                                                   ;
; audio_out:audio_out|cnt[0]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start[21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|osd_w[0..2,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|osd_h[0..2,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start[21]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|osd_w[0..2,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|osd_h[0..2,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|ioctl_addr[20..26]                                                                                                                                                          ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|fio_block.addr[20..26]                                                                                                                                                      ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Alternate                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_2[8,9]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|i_half                                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_inter                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[80]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Pre_XY_F_M[0..2]                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrC[2]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrB_r[2]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_line                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][6]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][5]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][4]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][3]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][2]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][1]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][0]                                                                                                                                 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                             ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                           ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                           ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                           ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                           ; Lost fanout                                                                                                   ;
; alsa:alsa|state~5                                                                                                                                                                                 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                             ; Stuck at GND due to stuck port data_in                                                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|state.stopped                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|state.load_start                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|state.stopped                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|state.load_start                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|state.stopped                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|state.load_start                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|state.stopped                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|state.load_start                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|state.stopped                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|state.load_start                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|state.stopped                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|state.load_start                                                                                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                     ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                                                   ;
; ascal:ascal|i_wline_mem                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_wline                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_wline                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset1[23,24]                                                                                                                                                                  ; Lost fanout                                                                                                   ;
; ascal:ascal|o_ibuf1[0,1]                                                                                                                                                                          ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 2498                                                                                                                                                          ;                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ascal:ascal|o_mode[1]                                                                                                                                        ; Stuck at GND              ; ascal:ascal|o_hmode[1], ascal:ascal|o_vmode[1], ascal:ascal|o_v_bic_pix.r[7],                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|o_v_bic_pix.r[6], ascal:ascal|o_v_bic_pix.r[5],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.r[4], ascal:ascal|o_v_bic_pix.r[3],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.r[2], ascal:ascal|o_v_bic_pix.r[1],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.r[0], ascal:ascal|o_v_bic_tt2.r_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[8], ascal:ascal|o_v_bic_tt2.r_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[6], ascal:ascal|o_v_bic_tt2.r_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[4], ascal:ascal|o_v_bic_abcd1.r.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[6], ascal:ascal|o_v_bic_abcd1.r.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[4], ascal:ascal|o_v_bic_pix.g[7],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[6], ascal:ascal|o_v_bic_pix.g[5],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[4], ascal:ascal|o_v_bic_pix.g[3],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[2], ascal:ascal|o_v_bic_pix.g[1],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[0], ascal:ascal|o_v_bic_tt2.g_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[8], ascal:ascal|o_v_bic_tt2.g_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[6], ascal:ascal|o_v_bic_tt2.g_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[4], ascal:ascal|o_v_bic_abcd1.g.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[6], ascal:ascal|o_v_bic_abcd1.g.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[4], ascal:ascal|o_v_bic_pix.b[7],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[6], ascal:ascal|o_v_bic_pix.b[5],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[4], ascal:ascal|o_v_bic_pix.b[3],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[2], ascal:ascal|o_v_bic_pix.b[1],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[0], ascal:ascal|o_v_bic_tt2.b_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[8], ascal:ascal|o_v_bic_tt2.b_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[6], ascal:ascal|o_v_bic_tt2.b_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[4], ascal:ascal|o_v_bic_abcd1.b.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[6], ascal:ascal|o_v_bic_abcd1.b.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.b[0],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[1], ascal:ascal|o_h_bic_pix.b[2],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[3], ascal:ascal|o_h_bic_pix.b[4],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[5], ascal:ascal|o_h_bic_pix.b[6],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[7], ascal:ascal|o_h_bic_tt2.b_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[8], ascal:ascal|o_h_bic_tt2.b_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[6], ascal:ascal|o_h_bic_tt2.b_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[4], ascal:ascal|o_h_bic_abcd1.b.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[6], ascal:ascal|o_h_bic_abcd1.b.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.g[0],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[1], ascal:ascal|o_h_bic_pix.g[2],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[3], ascal:ascal|o_h_bic_pix.g[4],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[5], ascal:ascal|o_h_bic_pix.g[6],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[7], ascal:ascal|o_h_bic_tt2.g_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[8], ascal:ascal|o_h_bic_tt2.g_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[6], ascal:ascal|o_h_bic_tt2.g_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[4], ascal:ascal|o_h_bic_abcd1.g.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[6], ascal:ascal|o_h_bic_abcd1.g.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[4], ascal:ascal|o_h_bic_pix.r[0],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[1], ascal:ascal|o_h_bic_pix.r[2],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[3], ascal:ascal|o_h_bic_pix.r[4],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[5], ascal:ascal|o_h_bic_pix.r[6],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[7], ascal:ascal|o_h_bic_tt2.r_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[8], ascal:ascal|o_h_bic_tt2.r_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[6], ascal:ascal|o_h_bic_tt2.r_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[4], ascal:ascal|o_h_bic_abcd1.r.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[6], ascal:ascal|o_h_bic_abcd1.r.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[4], ascal:ascal|o_h_bil_pix.b[0],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_t.b[8], ascal:ascal|o_h_bil_pix.b[1], ascal:ascal|o_h_bil_t.b[9],                                                                                     ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.b[2], ascal:ascal|o_h_bil_t.b[10],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.b[3], ascal:ascal|o_h_bil_t.b[11],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.b[4], ascal:ascal|o_h_bil_t.b[12],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.b[5], ascal:ascal|o_h_bil_t.b[13],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.b[6], ascal:ascal|o_h_bil_t.b[14],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.b[7], ascal:ascal|o_h_bil_t.b[15],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_t.b[16], ascal:ascal|o_h_bil_pix.g[0],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_t.g[8], ascal:ascal|o_h_bil_pix.g[1], ascal:ascal|o_h_bil_t.g[9],                                                                                     ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.g[2], ascal:ascal|o_h_bil_t.g[10],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.g[3], ascal:ascal|o_h_bil_t.g[11],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.g[4], ascal:ascal|o_h_bil_t.g[12],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.g[5], ascal:ascal|o_h_bil_t.g[13],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.g[6], ascal:ascal|o_h_bil_t.g[14],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.g[7], ascal:ascal|o_h_bil_t.g[15],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_t.g[16], ascal:ascal|o_h_bil_pix.r[0],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_t.r[8], ascal:ascal|o_h_bil_pix.r[1], ascal:ascal|o_h_bil_t.r[9],                                                                                     ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.r[2], ascal:ascal|o_h_bil_t.r[10],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.r[3], ascal:ascal|o_h_bil_t.r[11],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.r[4], ascal:ascal|o_h_bil_t.r[12],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.r[5], ascal:ascal|o_h_bil_t.r[13],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.r[6], ascal:ascal|o_h_bil_t.r[14],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_pix.r[7], ascal:ascal|o_h_bil_t.r[15],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bil_t.r[16], ascal:ascal|o_v_bil_pix.r[7],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[15], ascal:ascal|o_v_bil_pix.r[6],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[14], ascal:ascal|o_v_bil_pix.r[5],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[13], ascal:ascal|o_v_bil_pix.r[4],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[12], ascal:ascal|o_v_bil_pix.r[3],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[11], ascal:ascal|o_v_bil_pix.r[2],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[10], ascal:ascal|o_v_bil_pix.r[1],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[9], ascal:ascal|o_v_bil_pix.r[0], ascal:ascal|o_v_bil_t.r[8],                                                                                     ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.r[16], ascal:ascal|o_v_bil_pix.g[7],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[15], ascal:ascal|o_v_bil_pix.g[6],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[14], ascal:ascal|o_v_bil_pix.g[5],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[13], ascal:ascal|o_v_bil_pix.g[4],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[12], ascal:ascal|o_v_bil_pix.g[3],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[11], ascal:ascal|o_v_bil_pix.g[2],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[10], ascal:ascal|o_v_bil_pix.g[1],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[9], ascal:ascal|o_v_bil_pix.g[0], ascal:ascal|o_v_bil_t.g[8],                                                                                     ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.g[16], ascal:ascal|o_v_bil_pix.b[7],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[15], ascal:ascal|o_v_bil_pix.b[6],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[14], ascal:ascal|o_v_bil_pix.b[5],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[13], ascal:ascal|o_v_bil_pix.b[4],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[12], ascal:ascal|o_v_bil_pix.b[3],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[11], ascal:ascal|o_v_bil_pix.b[2],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[10], ascal:ascal|o_v_bil_pix.b[1],                                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[9], ascal:ascal|o_v_bil_pix.b[0], ascal:ascal|o_v_bil_t.b[8],                                                                                     ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bil_t.b[16]                                                                                                                                               ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                              ; Stuck at VCC              ; sysmem_lite:sysmem|ram1_reset_0,                                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage,                                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating,                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[0],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[1],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[2],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[3],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[4],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[5],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[6],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[7],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|terminating,                                                                                      ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[0],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[1],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[2],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[3],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[4],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[5],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[6],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[7],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[8],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[9],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[10],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[11],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[12],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[13],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[14],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[15],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[16],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[17],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[18],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[19],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[20],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[21],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[22],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[23],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[24],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[25],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[26],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[27],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[28],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[1],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[2],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[3],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[4],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[5],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[6],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[7],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[0],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[1],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[2],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[3],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[4],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[5],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[6],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[7],                                                                            ;
;                                                                                                                                                              ;                           ; ddr_svc:ddr_svc|ram_burst[1],                                                                                                                                             ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[7],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[2],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[3],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[4],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[5],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[6],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[7],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[1]                                                                             ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|ISet[1]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IntCycle,                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IStatus[1],                                                                                                                      ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IStatus[0],                                                                                                                      ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IncDecZ,                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I[6],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I[4],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I[2],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I[1],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I[0],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|R[6],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|R[4],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|R[2],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|R[1],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|R[0],                                                                                                                            ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Z16_r,                                                                                                                           ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|I_RXDD,                                                                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|NMICycle,                                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[4],                                                                                                                  ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[5],                                                                                                                  ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[6],                                                                                                                  ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[7],                                                                                                                  ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[8],                                                                                                                  ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[9],                                                                                                                  ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[10],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[11],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[12],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[13],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[14],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[15],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[16],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[17],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[18],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[19],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[20],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[21],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[22],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[23],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[24],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[25],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[26],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[27],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[28],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[29],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[30],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Prod32[31],                                                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|XY_Ind                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BusReq_s                                                                                                            ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BusAck,                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrC[2],                                                                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][7],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][7],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][6],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][6],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][5],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][5],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][4],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][4],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][3],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][3],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][2],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][2],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][1],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][1],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][0],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][0],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][7],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][6],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][6],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][5],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][4],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][4],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][3],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][3],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][2],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][2],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][1],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][1],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][0],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][0]                                                                                                         ;
; ascal:ascal|o_h_sbil_t.f[7]                                                                                                                                  ; Stuck at GND              ; ascal:ascal|o_hfrac[7][10], ascal:ascal|o_hfrac[7][9], ascal:ascal|o_hfrac[7][8],                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|o_hfrac[7][7], ascal:ascal|o_hfrac[7][6], ascal:ascal|o_h_sbil_t.f[6],                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_sbil_t.f[5], ascal:ascal|o_h_sbil_t.f[4],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_sbil_t.f[3], ascal:ascal|o_h_sbil_t.f[2],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_sbil_t.f[1], ascal:ascal|o_h_sbil_t.f[0],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_sbil_t.s[7], ascal:ascal|o_hfrac[6][10], ascal:ascal|o_hfrac[5][10],                                                                                      ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[4][10], ascal:ascal|o_hfrac[6][9], ascal:ascal|o_hfrac[5][9],                                                                                         ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[4][9], ascal:ascal|o_hfrac[6][8], ascal:ascal|o_hfrac[5][8],                                                                                          ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[4][8], ascal:ascal|o_hfrac[6][7], ascal:ascal|o_hfrac[5][7],                                                                                          ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[4][7], ascal:ascal|o_hfrac[6][6], ascal:ascal|o_hfrac[5][6],                                                                                          ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[4][6], ascal:ascal|o_hfrac[7][11], ascal:ascal|o_hfrac[6][11],                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[5][11], ascal:ascal|o_hfrac[4][11]                                                                                                                    ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                          ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[28],                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[27],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[26],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[25],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[24],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[23],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[22],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[21],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[20],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[19],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[18],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[17],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[16],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[15],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[14],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[13],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[12],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[11],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[10],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[9],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[8],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[7],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[6],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[5],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[4],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[3],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[2],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[1],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0]                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|init_reset_deasserted                                                                ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[28],                                                                          ;
;                                                                                                                                                              ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[27],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[26],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[25],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[24],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[23],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[22],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[21],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[20],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[19],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[18],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[17],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[16],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[15],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[14],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[13],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[12],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[11],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[10],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[9],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[8],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[7],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[6],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[5],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[4],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[3],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[2],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[1],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[0]                                                                            ;
; osd:vga_osd|infoy[12]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[14], osd:vga_osd|v_info_start_2[13],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[12], osd:vga_osd|v_info_start_h[12],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[15], osd:vga_osd|v_info_start_5[16],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[17], osd:vga_osd|v_info_start_5[18],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[19], osd:vga_osd|v_info_start_5[20],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[21], osd:vga_osd|v_info_start_3[14],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[15], osd:vga_osd|v_info_start_3[16],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[17], osd:vga_osd|v_info_start_3[18],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[19], osd:vga_osd|v_info_start_3[20],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[21]                                                                                                                                            ;
; osd:hdmi_osd|infoy[12]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[14], osd:hdmi_osd|v_info_start_2[13],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[12], osd:hdmi_osd|v_info_start_h[12],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[15], osd:hdmi_osd|v_info_start_5[16],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[17], osd:hdmi_osd|v_info_start_5[18],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[19], osd:hdmi_osd|v_info_start_5[20],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[21], osd:hdmi_osd|v_info_start_3[14],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[15], osd:hdmi_osd|v_info_start_3[16],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[17], osd:hdmi_osd|v_info_start_3[18],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[19], osd:hdmi_osd|v_info_start_3[20],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[21]                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[0]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[0], audio_out:audio_out|cl[0], audio_out:audio_out|cl[1],                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; audio_out:audio_out|cl[2], audio_out:audio_out|cl[3], audio_out:audio_out|cl[4],                                                                                          ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|cl[5], audio_out:audio_out|cl[6], audio_out:audio_out|cl[7],                                                                                          ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[0],                                                                                                                         ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[1],                                                                                                                         ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[2],                                                                                                                         ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[3],                                                                                                                         ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[4],                                                                                                                         ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[5],                                                                                                                         ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[6],                                                                                                                         ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp[7]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[0]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[0], audio_out:audio_out|cr[0], audio_out:audio_out|cr[1],                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; audio_out:audio_out|cr[2], audio_out:audio_out|cr[3], audio_out:audio_out|cr[4],                                                                                          ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|cr[5], audio_out:audio_out|cr[6], audio_out:audio_out|cr[7],                                                                                          ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0],                                                                                                                       ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[1],                                                                                                                       ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[2],                                                                                                                       ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[3],                                                                                                                       ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[4],                                                                                                                       ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[5],                                                                                                                       ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[6],                                                                                                                       ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[7]                                                                                                                        ;
; emu:emu|hps_io:hps_io|ioctl_addr[26]                                                                                                                         ; Lost Fanouts              ; emu:emu|hps_io:hps_io|ioctl_addr[25], emu:emu|hps_io:hps_io|ioctl_addr[24],                                                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|hps_io:hps_io|ioctl_addr[23], emu:emu|hps_io:hps_io|ioctl_addr[22],                                                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|hps_io:hps_io|ioctl_addr[21], emu:emu|hps_io:hps_io|ioctl_addr[20],                                                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|hps_io:hps_io|fio_block.addr[26], emu:emu|hps_io:hps_io|fio_block.addr[25],                                                                                       ;
;                                                                                                                                                              ;                           ; emu:emu|hps_io:hps_io|fio_block.addr[24], emu:emu|hps_io:hps_io|fio_block.addr[23],                                                                                       ;
;                                                                                                                                                              ;                           ; emu:emu|hps_io:hps_io|fio_block.addr[22], emu:emu|hps_io:hps_io|fio_block.addr[21],                                                                                       ;
;                                                                                                                                                              ;                           ; emu:emu|hps_io:hps_io|fio_block.addr[20]                                                                                                                                  ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                    ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1],                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating,                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[1],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[2],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[3],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[4],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[5],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[6],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[7]                                                                        ;
; emu:emu|tiamc1:tiamc1|cpuReady                                                                                                                               ; Stuck at VCC              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|OldNMI_n,                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|XY_State[1],                                                                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|XY_State[0],                                                                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|NMI_s,                                                                                                                           ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Auto_Wait_t2,                                                                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IntE_FF2,                                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Pre_XY_F_M[2],                                                                                                                   ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Pre_XY_F_M[1],                                                                                                                   ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Pre_XY_F_M[0],                                                                                                                   ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrB_r[2]                                                                                                                    ;
; ascal:ascal|o_mode[0]                                                                                                                                        ; Stuck at GND              ; ascal:ascal|o_hmode[0], ascal:ascal|o_vmode[0], ascal:ascal|o_hfrac[7][5],                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|o_hfrac[7][4], ascal:ascal|o_hfrac[6][5], ascal:ascal|o_hfrac[5][5],                                                                                          ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[4][5], ascal:ascal|o_hfrac[6][4], ascal:ascal|o_hfrac[5][4],                                                                                          ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[4][4]                                                                                                                                                 ;
; ascal:ascal|i_pfl                                                                                                                                            ; Stuck at GND              ; ascal:ascal|i_flm, ascal:ascal|i_head[81], ascal:ascal|i_intercnt[1],                                                                                                     ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|i_intercnt[0], ascal:ascal|i_inter, ascal:ascal|i_half, ascal:ascal|i_line,                                                                                   ;
;                                                                                                                                                              ;                           ; ascal:ascal|i_wline_mem, ascal:ascal|i_wline, ascal:ascal|avl_wline                                                                                                       ;
; ascal:ascal|o_v_sbil_t.f[7]                                                                                                                                  ; Stuck at GND              ; ascal:ascal|o_v_sbil_t.f[6], ascal:ascal|o_v_sbil_t.f[5],                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|o_v_sbil_t.f[4], ascal:ascal|o_v_sbil_t.f[3],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_sbil_t.f[2], ascal:ascal|o_v_sbil_t.f[1],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_sbil_t.f[0], ascal:ascal|o_v_sbil_t.s[7]                                                                                                                  ;
; ascal:ascal|i_adrsi[31]                                                                                                                                      ; Lost Fanouts              ; ascal:ascal|i_adrsi[30], ascal:ascal|i_adrsi[29], ascal:ascal|i_adrsi[28],                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|i_adrsi[27], ascal:ascal|i_adrsi[26], ascal:ascal|i_adrsi[25],                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|i_adrsi[24], ascal:ascal|i_adrsi[23]                                                                                                                          ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[9]                                                                                                                            ; Lost Fanouts              ; ascal:ascal|o_hfrac[8][11], ascal:ascal|o_hfrac[8][10], ascal:ascal|o_hfrac[8][9],                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[8][8], ascal:ascal|o_hfrac[8][7], ascal:ascal|o_hfrac[8][6],                                                                                          ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac[8][5], ascal:ascal|o_hfrac[8][4]                                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[0]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[1],                                                                        ;
;                                                                                                                                                              ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[2],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[3],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[4],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[5],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[6],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[7]                                                                         ;
; osd:hdmi_osd|infoy[19]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[21], osd:hdmi_osd|v_info_start_2[20],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[19], osd:hdmi_osd|v_info_start_h[19]                                                                                                          ;
; ascal:ascal|i_adrsi[7]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|i_adrs[7], ascal:ascal|i_wadrs_mem[4], ascal:ascal|i_wadrs[4],                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|avl_wadrs[4]                                                                                                                                                  ;
; audio_out:audio_out|spdif:toslink|parity_count_q[5]                                                                                                          ; Lost Fanouts              ; audio_out:audio_out|spdif:toslink|parity_count_q[4],                                                                                                                      ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[3],                                                                                                                      ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[2],                                                                                                                      ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[1]                                                                                                                       ;
; osd:vga_osd|infoy[13]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[15], osd:vga_osd|v_info_start_2[14],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[13], osd:vga_osd|v_info_start_h[13]                                                                                                            ;
; osd:vga_osd|infoy[14]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[16], osd:vga_osd|v_info_start_2[15],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[14], osd:vga_osd|v_info_start_h[14]                                                                                                            ;
; osd:vga_osd|infoy[16]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[18], osd:vga_osd|v_info_start_2[17],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[16], osd:vga_osd|v_info_start_h[16]                                                                                                            ;
; osd:vga_osd|infoy[15]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[17], osd:vga_osd|v_info_start_2[16],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[15], osd:vga_osd|v_info_start_h[15]                                                                                                            ;
; osd:hdmi_osd|infoy[16]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[18], osd:hdmi_osd|v_info_start_2[17],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[16], osd:hdmi_osd|v_info_start_h[16]                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_ch[3]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_ch[3],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_ch[3],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_ch[3],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_ch[3]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_ch[2]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_ch[2],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_ch[2],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_ch[2],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_ch[2]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_ch[1]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_ch[1],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_ch[1],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_ch[1],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_ch[1]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_ch[0]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_ch[0],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_ch[0],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_ch[0],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_ch[0]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_sp[3]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_sp[3],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_sp[3],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_sp[3],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_sp[3]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_sp[2]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_sp[2],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_sp[2],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_sp[2],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_sp[2]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_sp[1]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_sp[1],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_sp[1],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_sp[1],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_sp[1]                                                                                                                          ;
; emu:emu|tiamc1:tiamc1|video:video|s1.color_sp[0]                                                                                                             ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|video:video|s2.color_sp[0],                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|tiamc1:tiamc1|video:video|s3.color_sp[0],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s4.color_sp[0],                                                                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|video:video|s5.color_sp[0]                                                                                                                          ;
; osd:vga_osd|infoy[17]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[19], osd:vga_osd|v_info_start_2[18],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[17], osd:vga_osd|v_info_start_h[17]                                                                                                            ;
; osd:vga_osd|infoy[18]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[20], osd:vga_osd|v_info_start_2[19],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[18], osd:vga_osd|v_info_start_h[18]                                                                                                            ;
; osd:vga_osd|infoy[19]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[21], osd:vga_osd|v_info_start_2[20],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[19], osd:vga_osd|v_info_start_h[19]                                                                                                            ;
; osd:hdmi_osd|infoy[13]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[15], osd:hdmi_osd|v_info_start_2[14],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[13], osd:hdmi_osd|v_info_start_h[13]                                                                                                          ;
; osd:hdmi_osd|infoy[14]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[16], osd:hdmi_osd|v_info_start_2[15],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[14], osd:hdmi_osd|v_info_start_h[14]                                                                                                          ;
; osd:hdmi_osd|infoy[15]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[17], osd:hdmi_osd|v_info_start_2[16],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[15], osd:hdmi_osd|v_info_start_h[15]                                                                                                          ;
; osd:hdmi_osd|infoy[17]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[19], osd:hdmi_osd|v_info_start_2[18],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[17], osd:hdmi_osd|v_info_start_h[17]                                                                                                          ;
; osd:hdmi_osd|infoy[18]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[20], osd:hdmi_osd|v_info_start_2[19],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[18], osd:hdmi_osd|v_info_start_h[18]                                                                                                          ;
; osd:hdmi_osd|infoy[20]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_2[21], osd:hdmi_osd|v_info_start_1[20],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_h[20]                                                                                                                                           ;
; osd:vga_osd|infoy[20]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_2[21], osd:vga_osd|v_info_start_1[20],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_h[20]                                                                                                                                            ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                              ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                              ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; osd:vga_osd|infoh[0]                                                                                                                                         ; Stuck at GND              ; osd:vga_osd|osd_w[0], osd:vga_osd|osd_h[0]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[1]                                                                                                                                         ; Stuck at GND              ; osd:vga_osd|osd_w[1], osd:vga_osd|osd_h[1]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[2]                                                                                                                                         ; Stuck at GND              ; osd:vga_osd|osd_w[2], osd:vga_osd|osd_h[2]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[0]                                                                                                                                        ; Stuck at GND              ; osd:hdmi_osd|osd_w[0], osd:hdmi_osd|osd_h[0]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[1]                                                                                                                                        ; Stuck at GND              ; osd:hdmi_osd|osd_w[1], osd:hdmi_osd|osd_h[1]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[2]                                                                                                                                        ; Stuck at GND              ; osd:hdmi_osd|osd_w[2], osd:hdmi_osd|osd_h[2]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_div[0][2]                                                                                                                                      ; Stuck at GND              ; ascal:ascal|o_div[1][2], ascal:ascal|o_div[2][2]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoy[21]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_1[21], osd:hdmi_osd|v_info_start_h[21]                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[13]                                                                                                      ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][5]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[0]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][0],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][0]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[1]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][1],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][1]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[2]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][2],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][2]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[3]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][3],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][3]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[4]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][4],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[5]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][5],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][5]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[6]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][6],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][6]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[7]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][7],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][7]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[8]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][0]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[9]                                                                                                       ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][1],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][1]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[10]                                                                                                      ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][2],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][2]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[11]                                                                                                      ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][3]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[12]                                                                                                      ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][4],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][4]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[14]                                                                                                      ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][6],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6]                                                                                                         ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MULU_Fakt1[15]                                                                                                      ; Lost Fanouts              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][7],                                                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][7]                                                                                                         ;
; ascal:ascal|o_div[0][1]                                                                                                                                      ; Stuck at GND              ; ascal:ascal|o_div[1][1], ascal:ascal|o_div[2][1]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|infoy[21]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_1[21], osd:vga_osd|v_info_start_h[21]                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1b[0]                                                                                                                               ; Stuck at GND              ; vga_out:vga_scaler_out|y_2[18], vga_out:vga_scaler_out|y_2[17]                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; vga_out:vga_out|y_1b[0]                                                                                                                                      ; Stuck at GND              ; vga_out:vga_out|y_2[18], vga_out:vga_out|y_2[17]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                              ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                               ; Stuck at GND              ; osd:hdmi_osd|v_osd_start[21]                                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_div[0][3]                                                                                                                                      ; Stuck at GND              ; ascal:ascal|o_div[1][3]                                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_div[0][4]                                                                                                                                      ; Stuck at GND              ; ascal:ascal|o_div[1][4]                                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|i_dir[7]                                                                                                                                         ; Stuck at GND              ; ascal:ascal|i_h_frac[7]                                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|i_dir[6]                                                                                                                                         ; Stuck at GND              ; ascal:ascal|i_h_frac[6]                                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|i_dir[5]                                                                                                                                         ; Stuck at GND              ; ascal:ascal|i_h_frac[5]                                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|i_dir[4]                                                                                                                                         ; Stuck at GND              ; ascal:ascal|i_h_frac[4]                                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[31]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[31]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[30]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[30]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[29]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[29]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[28]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[28]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[27]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[27]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[26]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[26]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[25]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[25]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[1]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[1]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[2]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[2]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[3]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[3]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[5]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[5]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[7]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[7]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[2]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[2]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[7]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[7]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[6]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[6]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[5]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[5]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[4]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[4]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[3]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[3]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; scanlines:VGA_scanlines|scanline[0]                                                                                                                          ; Stuck at GND              ; scanlines:VGA_scanlines|old_vs                                                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[2]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[2]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|No_BTR                                                                                                              ; Stuck at GND              ; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BTR_r                                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_L[1]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cl1[1]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[7]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[7]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[6]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[6]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[5]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[5]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[4]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[4]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[3]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[3]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|inputs:inputs|axis_x_tmp[0]                                                                                                            ; Lost Fanouts              ; emu:emu|hps_io:hps_io|paddle_0[0]                                                                                                                                         ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[6]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[6]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_inter                                                                                                                                          ; Stuck at GND              ; ascal:ascal|o_ibuf1[0]                                                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|tiamc1:tiamc1|audio:audio|AUDIO_R[1]                                                                                                                 ; Stuck at GND              ; audio_out:audio_out|cr1[1]                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                ; Stuck at GND              ; osd:vga_osd|v_osd_start[21]                                                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
; ascal:ascal|avl_i_offset1[23]                                                                                                                                ; Lost Fanouts              ; ascal:ascal|o_ibuf1[1]                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29594 ;
; Number of registers using Synchronous Clear  ; 2633  ;
; Number of registers using Synchronous Load   ; 1620  ;
; Number of registers using Asynchronous Clear ; 535   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25478 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ascal:ascal|o_div[0][20]                                                                                                                                                                     ; 15      ;
; emu:emu|tiamc1:tiamc1|resetDelay[5]                                                                                                                                                          ; 2       ;
; emu:emu|tiamc1:tiamc1|resetDelay[7]                                                                                                                                                          ; 2       ;
; emu:emu|tiamc1:tiamc1|resetDelay[15]                                                                                                                                                         ; 2       ;
; emu:emu|tiamc1:tiamc1|resetDelay[16]                                                                                                                                                         ; 2       ;
; emu:emu|tiamc1:tiamc1|resetDelay[9]                                                                                                                                                          ; 2       ;
; emu:emu|tiamc1:tiamc1|resetDelay[10]                                                                                                                                                         ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SCLK                                                                                                                                                               ; 3       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|DACout                                                                                                                                              ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|DACout                                                                                                                                              ; 1       ;
; sysmem_lite:sysmem|vbuf_reset_1                                                                                                                                                              ; 5       ;
; sysmem_lite:sysmem|ram2_reset_1                                                                                                                                                              ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                      ; 14      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                      ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD[29]                                                                                                                                                             ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                      ; 9       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                      ; 14      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                      ; 10      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                      ; 17      ;
; mcp23009:mcp23009|i2c:i2c|SDO[3]                                                                                                                                                             ; 1       ;
; sysmem_lite:sysmem|vbuf_reset_0                                                                                                                                                              ; 1       ;
; sysmem_lite:sysmem|ram2_reset_0                                                                                                                                                              ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SDO[2]                                                                                                                                                             ; 1       ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                            ; 33      ;
; mcp23009:mcp23009|i2c:i2c|SDO[1]                                                                                                                                                             ; 1       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 58      ;
; mcp23009:mcp23009|i2c:i2c|SDO[0]                                                                                                                                                             ; 2       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|SigmaLatch[16]                                                                                                                                      ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[16]                                                                                                                                      ; 1       ;
; vol_att[0]                                                                                                                                                                                   ; 32      ;
; vol_att[1]                                                                                                                                                                                   ; 32      ;
; vol_att[4]                                                                                                                                                                                   ; 34      ;
; vol_att[2]                                                                                                                                                                                   ; 25      ;
; vol_att[3]                                                                                                                                                                                   ; 25      ;
; mcp23009:mcp23009|i2c:i2c|SD[19]                                                                                                                                                             ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SD[23]                                                                                                                                                             ; 2       ;
; mcp23009:mcp23009|i2c:i2c|SD[25]                                                                                                                                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[26]                                                                                                                                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[27]                                                                                                                                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[21]                                                                                                                                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[20]                                                                                                                                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[22]                                                                                                                                                             ; 1       ;
; HEIGHT[10]                                                                                                                                                                                   ; 8       ;
; HEIGHT[4]                                                                                                                                                                                    ; 7       ;
; HEIGHT[5]                                                                                                                                                                                    ; 8       ;
; VS[2]                                                                                                                                                                                        ; 2       ;
; VFP[2]                                                                                                                                                                                       ; 3       ;
; HEIGHT[3]                                                                                                                                                                                    ; 7       ;
; VS[0]                                                                                                                                                                                        ; 2       ;
; WIDTH[10]                                                                                                                                                                                    ; 8       ;
; WIDTH[9]                                                                                                                                                                                     ; 8       ;
; WIDTH[8]                                                                                                                                                                                     ; 8       ;
; WIDTH[7]                                                                                                                                                                                     ; 8       ;
; HFP[6]                                                                                                                                                                                       ; 3       ;
; HFP[4]                                                                                                                                                                                       ; 3       ;
; HFP[3]                                                                                                                                                                                       ; 3       ;
; mcp23009:mcp23009|i2c:i2c|SD[17]                                                                                                                                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[16]                                                                                                                                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD[18]                                                                                                                                                             ; 1       ;
; HS[4]                                                                                                                                                                                        ; 2       ;
; HS[5]                                                                                                                                                                                        ; 2       ;
; HBP[4]                                                                                                                                                                                       ; 1       ;
; HBP[7]                                                                                                                                                                                       ; 1       ;
; HBP[2]                                                                                                                                                                                       ; 1       ;
; VBP[5]                                                                                                                                                                                       ; 1       ;
; VBP[2]                                                                                                                                                                                       ; 1       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|WR_n                                                                                                                                                       ; 2       ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|ram_char0_wr_n_1                                                                                                                                 ; 17      ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|ram_char1_wr_n_1                                                                                                                                 ; 17      ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|ram_char2_wr_n_1                                                                                                                                 ; 17      ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|ram_char3_wr_n_1                                                                                                                                 ; 17      ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|MCycle[0]                                                                                                                                           ; 68      ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[6]                                                                                                                                                ; 3       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[0]                                                                                                                                                ; 10      ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[2]                                                                                                                                                ; 3       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[7]                                                                                                                                                ; 6       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[1]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[7]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[6]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[5]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[4]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[2]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[3]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[0]                                                                                                                                               ; 4       ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|ram_vid_wr_n_1                                                                                                                                   ; 17      ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[4]                                                                                                                                                ; 9       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[1]                                                                                                                                                ; 15      ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[0]                                                                                                                                             ; 3       ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[6]                                                                                                                                             ; 12      ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[7]                                                                                                                                             ; 12      ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[5]                                                                                                                                             ; 3       ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[1]                                                                                                                                             ; 3       ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[4]                                                                                                                                             ; 3       ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[3]                                                                                                                                             ; 3       ;
; emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[2]                                                                                                                                             ; 3       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[13]                                                                                                                                              ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[12]                                                                                                                                              ; 4       ;
; emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[15]                                                                                                                                              ; 4       ;
; Total number of inverted registers = 189*                                                                                                                                                    ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Gated Clock Conversion Details                                                                                                            ;
+-------------+--------------------------------------------------------------------------+---------------------------+----------------------+
; Gated Clock ; Base Clock                                                               ; Converted to Clock Enable ; Reason not Converted ;
+-------------+--------------------------------------------------------------------------+---------------------------+----------------------+
; comb~synth  ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; Yes                       ;                      ;
+-------------+--------------------------------------------------------------------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                       ;
+----------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+
; Register Name                                                              ; Megafunction                                                             ; Type       ;
+----------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|dout[0..7]    ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|dout[0..7]    ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|dout[0..7]    ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|dout[0..7]    ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|dout[0..7]    ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|dout[0..7]    ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|dout[0..7]    ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|dout2[0..7] ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|ram_rtl_0 ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|dout2[0..7] ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|ram_rtl_0 ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|dout2[0..7] ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|ram_rtl_0 ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|dout2[0..7] ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|ram_rtl_0 ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|ram_char_adr[0..10]                      ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|ram_rtl_0 ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|dout2[0..7]   ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|ram_rtl_0   ; RAM        ;
; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|dout[0..7]       ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|ram_rtl_0      ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|dout[0..7]               ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|ram_rtl_0              ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|dout[0..7]               ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|ram_rtl_0              ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|dout[0..7]               ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|ram_rtl_0              ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|dout[0..7]               ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|ram_rtl_0              ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|dout[0..7]              ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|ram_rtl_0             ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|dout[0..7]              ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|ram_rtl_0             ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|dout[0..7]              ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|ram_rtl_0             ; RAM        ;
; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|dout[0..7]              ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|ram_rtl_0             ; RAM        ;
; osd:vga_osd|osd_byte[0..7]                                                 ; osd:vga_osd|osd_buffer_rtl_0                                             ; RAM        ;
; osd:hdmi_osd|osd_byte[0..7]                                                ; osd:hdmi_osd|osd_buffer_rtl_0                                            ; RAM        ;
; shadowmask:HDMI_shadowmask|mask_idx[0..7]                                  ; shadowmask:HDMI_shadowmask|mask_lut_rtl_0                                ; RAM        ;
; ascal:ascal|avl_dr[0..127]                                                 ; ascal:ascal|i_dpram_rtl_0                                                ; RAM        ;
; ascal:ascal|o_fb_pal_dr_x2[0..47]                                          ; ascal:ascal|pal1_mem_rtl_0                                               ; RAM        ;
; ascal:ascal|o_dr[0..127]                                                   ; ascal:ascal|o_dpram_rtl_0                                                ; RAM        ;
; ascal:ascal|o_ad3[0..4]                                                    ; ascal:ascal|o_dpram_rtl_0                                                ; RAM        ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|conf_byte[0..6]              ; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|Mux6_rtl_0                 ; ROM        ;
; ascal:ascal|o_wadl[0..10]                                                  ; ascal:ascal|o_dcptv_rtl_0                                                ; SHIFT_TAPS ;
; ascal:ascal|o_dcptv[2..14][0..10]                                          ; ascal:ascal|o_dcptv_rtl_0                                                ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|de_out                                          ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; shadowmask:HDMI_shadowmask|vid[3,6,9]                                      ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a5.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a4.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a3.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a2.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a5.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a4.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a3.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a2.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a5.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a4.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a3.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a2.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a5.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a4.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a3.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_v_poly_phase_a2.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a5.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a4.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a3.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a2.t3[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a5.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a4.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a3.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a2.t2[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a5.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a4.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a3.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a2.t1[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a5.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a4.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a3.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_h_poly_phase_a2.t0[0..9]                                     ; shadowmask:HDMI_shadowmask|vid_rtl_0                                     ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[5].r[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[4].r[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[3].r[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[2].r[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[5].g[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[4].g[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[3].g[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[2].g[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[5].b[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[4].b[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[3].b[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; ascal:ascal|o_vpix_inner[2].b[0..7]                                        ; ascal:ascal|o_vpix_inner[2].r_rtl_0                                      ; SHIFT_TAPS ;
; vga_out:vga_out|rgb[5..7,23]                                               ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; vga_out:vga_out|din2[5..7,23]                                              ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; vga_out:vga_out|din1[5..7,23]                                              ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; vga_out:vga_out|csync_o                                                    ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; vga_out:vga_out|csync2                                                     ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; vga_out:vga_out|csync1                                                     ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; scanlines:VGA_scanlines|dout[0..2,8..21,23]                                ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; scanlines:VGA_scanlines|dout2[0..2,8..21,23]                               ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; scanlines:VGA_scanlines|dout1[0..2,8..21,23]                               ; vga_out:vga_out|din1_rtl_0                                               ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|rgb[5..7,23]                                        ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din2[5..7,23]                                       ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din1[5..7,23]                                       ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync_o                                             ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync2                                              ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync1                                              ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout[0..23]                                                  ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout3[0..23]                                                 ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout2[0..23]                                                 ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; osd:hdmi_osd|de_out                                                        ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; osd:hdmi_osd|de3                                                           ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
; osd:hdmi_osd|de2                                                           ; vga_out:vga_scaler_out|din1_rtl_0                                        ; SHIFT_TAPS ;
+----------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27]                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_read                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done                                             ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                            ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                 ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|mode[2]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|count_default[12]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|count[6]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|mode[1]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|count_default[0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|count[8]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|mode[1]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|count_default[6]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|count[10]                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|mode[0]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|count_default[13]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|count[8]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|mode[1]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|count_default[14]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|count[3]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|mode[1]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|count_default[15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|count[2]                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|mcp23009:mcp23009|din[11]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|btn[1]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|sysclock:sysclock|cnt_vid[3]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|sysclock:sysclock|cnt_vid[0]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|sysclock:sysclock|cnt_cpu[7]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|sysclock:sysclock|cnt_cpu[0]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:15:sprite|out_color[1]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:14:sprite|out_color[3]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:13:sprite|out_color[1]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:12:sprite|out_color[2]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:11:sprite|out_color[3]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:10:sprite|out_color[3]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:9:sprite|out_color[0]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:8:sprite|out_color[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:7:sprite|out_color[2]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:6:sprite|out_color[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:5:sprite|out_color[3]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:4:sprite|out_color[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:3:sprite|out_color[2]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:2:sprite|out_color[3]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:1:sprite|out_color[2]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite|out_color[0]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|idx[0]                                                                                                                                                                              ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|cpuDOut[6]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:15:sprite|sp_data_d.raddr_a[0]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:14:sprite|sp_data_d.raddr_a[0]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:13:sprite|sp_data_d.raddr_a[2]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:12:sprite|sp_data_d.raddr_a[2]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:11:sprite|sp_data_d.raddr_a[1]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:10:sprite|sp_data_d.raddr_a[1]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:9:sprite|sp_data_d.raddr_a[0]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:8:sprite|sp_data_d.raddr_a[2]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:7:sprite|sp_data_d.raddr_a[2]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:6:sprite|sp_data_d.raddr_a[0]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:5:sprite|sp_data_d.raddr_a[0]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:4:sprite|sp_data_d.raddr_a[1]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:3:sprite|sp_data_d.raddr_a[2]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:2:sprite|sp_data_d.raddr_a[2]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:1:sprite|sp_data_d.raddr_a[0]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite|sp_data_d.raddr_a[2]                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|mem_state                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|load_mode                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|load_mode                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|load_mode                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|load_mode                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|load_mode                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|load_mode                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|mem_state                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|state                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|state                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|state                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|state                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|state                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|state                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|state                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|state                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|state                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|state                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|state                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|state                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:5:pit_channel|count                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:4:pit_channel|count                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:3:pit_channel|count                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:2:pit_channel|count                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:1:pit_channel|count                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel|count                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_acpt[2]                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vcpt[11]                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vacc_next[5]                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vacpt[0]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vacptl[0]                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_vacc[2]                                                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lwad[2]                                                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lrad[1]                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hacc[8]                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vacc[1]                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrs[9]                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hbcpt[4]                                                                                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wad[3]                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_dw[112]                                                                                                                                                                                 ;
; 6:1                ; 60 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[51]                                                                                                                                                                                  ;
; 6:1                ; 65 bits   ; 260 LEs       ; 130 LEs              ; 130 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[38]                                                                                                                                                                                  ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrsi[22]                                                                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_adrsi[13]                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_wad[3]                                                                                                                                                                                ;
; 3:1                ; 56 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |sys_top|ascal:ascal|avl_o_offset0[20]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[8]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset0[23]                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_bibv[0]                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_lastv[1]                                                                                                                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_ihsize[11]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vdown                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_fload[1]                                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[2]                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.r[7]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.g[4]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.b[6]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf0[1]                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf1[1]                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf0[1]                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[25]                                                                                                                                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |sys_top|ascal:ascal|avl_address[11]                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf1[0]                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_pix.r[6]                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_pix.g[2]                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_pix.b[1]                                                                                                                                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[3]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[19]                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|off_v                                                                                                                                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Selector1                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Selector34                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Selector31                                                                                                                                                                                ;
; 33:1               ; 18 bits   ; 396 LEs       ; 180 LEs              ; 216 LEs                ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|vgaRed[7]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|vmax2[4]                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|vmax2[1]                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pr[3]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pb[7]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|y[5]                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|b_mul[1]                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|g_mul[0]                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|r_mul[0]                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.b[3]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.g[0]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.r[1]                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|vcount[1]                                                                                                                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacpt[3]                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_acpt[0]                                                                                                                                                                                 ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_dcpt[11]                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_dshi[0]                                                                                                                                                                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacc[2]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|shadowmask:HDMI_shadowmask|ShiftLeft0                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Mux295                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector44                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|spdif:toslink|parity_count_q[0]                                                                                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|vcnt[7]                                                                                                                                                                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|VGA_B                                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_phase.t3[4]                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vdivr[5]                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_divcpt[5]                                                                                                                                                                               ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vpix_outer[0].r[7]                                                                                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vpixq_pre[3].g[7]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.r[6]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.g[1]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.b[7]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_poly_lum[6]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|o_a_poly_addr                                                                                                                                                                             ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|Mux668                                                                                                                                                                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_poly_phase_a.t0[1]                                                                                                                                                                      ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_h_poly_phase.t2[3]                                                                                                                                                                      ;
; 15:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BusB[7]                                                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|BusA[6]                                                                                                                                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|Mux35                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu|Mux15                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu|Mux19                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pr[2]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pb[7]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|y[7]                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wdelay[0]                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vdivr[0]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_alt[1]                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_adrs[12]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[16]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[4]                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_divcpt[0]                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_poly_phase_a.t3[2]                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |sys_top|shadowmask:HDMI_shadowmask|idx[2]                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|tmp_pal_cnt[3]                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|bs_ctrl[0]                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|set_mode[2]                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|inputs:inputs|io_out[2]                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sp_update[1]                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|inputs:inputs|io_out[7]                                                                                                                                                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|audio:audio|set_mode[3]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|sp_cnt_feed[6]                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|alsa:alsa|readdata[22]                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|resetDelay[12]                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|ready[0]                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|i2s:i2s|bit_cnt[7]                                                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[0]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|buf_rptr[11]                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|alsa:alsa|ce_cnt[1]                                                                                                                                                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sys_top|alsa:alsa|len[14]                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |sys_top|alsa:alsa|hurryup[2]                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|resetDelay[16]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|alsa:alsa|state                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_de_delay[1]                                                                                                                                                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ssh[1]                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|logcpt[4]                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|offset[2]                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                                                                                                                                                                  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_address[31]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ready[1]                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_bcnt[0]                                                                                                                                                                           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|s6.color_ch[3]                                                                                                                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|video:video|s6.color_sp[0]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|inputs:inputs|axis_x[5]                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|inputs:inputs|axis_x[3]                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[5]                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|resto[3]                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[9]                                                                                                                                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[3]                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|inputs:inputs|axis_x_tmp[2]                                                                                                                                                     ;
; 1:1                ; 2 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|Add2                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|Add2                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|Add2                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|Add2                                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|Add2                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|cnt[0]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[12]                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[11]                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[7]                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[3]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0                                                                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|cmd[7]                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|uio_block.stick_idx[0]                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|uio_block.cmd[11]                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|acx_att[4]                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[13]                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[15]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[29]                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[20]                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[35]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|byte_cnt[6]                                                                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[9]                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[2]                                                                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[15]                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[3]                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|comb                                                                                                                                                                                                  ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|IR[0]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrC[0]                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Read_To_Reg_r[1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|DO[7]                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|PC[5]                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|PC[11]                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|ABus[8]                                                                                                                                                      ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|ABus[1]                                                                                                                                                      ;
; 18:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|WZ[10]                                                                                                                                                       ;
; 19:1               ; 5 bits    ; 60 LEs        ; 25 LEs               ; 35 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|WZ[6]                                                                                                                                                        ;
; 19:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|WZ[5]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|ACC[0]                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[15]                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|SP[3]                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[6]                                                                                                                                                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|F[5]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu|Q_t                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegDIH[0]                                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|Mux0                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu|DAA_Q[7]                                                                                                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs|Mux16                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegAddrA[0]                                                                                                                                                  ;
; 18:1               ; 4 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Save_Mux[6]                                                                                                                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|RegWEL                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|Save_Mux[5]                                                                                                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.b[5]                                                                                                                                                                              ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.g[7]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[134]                                                                                                                                                                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[126]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[112]                                                                                                                                                                              ;
; 10:1               ; 88 bits   ; 528 LEs       ; 352 LEs              ; 176 LEs                ; Yes        ; |sys_top|ascal:ascal|o_shift[44]                                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux463                                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux310                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux313                                                                                                                                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|y_clamp[0]                                                                                                                                                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|x_mul                                                                                                                              ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|x_mul                                                                                                                              ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|x_mul                                                                                                                              ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |sys_top|adj_data[10]                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mul[11]                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[33]                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[40]                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[11]                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[11]                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|pdata[11]                                                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|col[3]                                                                                                                                                                      ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[3]                                                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[37]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|map[11]                                                                                                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[2]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[17]                                                                                                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]                                                                                                                                                        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |sys_top|ar_md_div[11]                                                                                                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |sys_top|ar_md_mul1[4]                                                                                                                                                                                         ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ary[2]                                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |sys_top|hmini[11]                                                                                                                                                                                             ;
; 9:1                ; 46 bits   ; 276 LEs       ; 0 LEs                ; 276 LEs                ; Yes        ; |sys_top|hmini[1]                                                                                                                                                                                              ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |sys_top|wcalc[5]                                                                                                                                                                                              ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |sys_top|hcalc[1]                                                                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|state[1]                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[3]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[7]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_h[7]                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[13]                                                                                                                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|pixcnt[0]                                                                                                                                                                                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_cnt[7]                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt[17]                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[9]                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[2]                                                                                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_cnt[10]                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[5]                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_div[0]                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[7]                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|multiscan[0]                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[2]                                                                                                                                                                               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[20]                                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[6]                                                                                                                                                                               ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[15]                                                                                                                                                                           ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[8]                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[4]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_w[6]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[6]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[15]                                                                                                                                                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_cnt[0]                                                                                                                                                                                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt[16]                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[12]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[0]                                                                                                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_cnt[4]                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[11]                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_div[1]                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[3]                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|multiscan[1]                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[0]                                                                                                                                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[18]                                                                                                                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[7]                                                                                                                                                                              ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[20]                                                                                                                                                                          ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[6]                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|osd:vga_osd|highres                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:vga_osd|cmd[6]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|cmd[7]                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|pixcnt[1]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[6]                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[11]                                                                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[1]                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[12]                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.cnt[0]                                                                                                                                                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.addr[10]                                                                                                                                                              ;
; 9:1                ; 11 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.addr[21]                                                                                                                                                              ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ioctl_addr[15]                                                                                                                                                                  ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ioctl_addr[19]                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for sysmem_lite:sysmem                                  ;
+-----------------------------+------------------------+------+--------------+
; Assignment                  ; Value                  ; From ; To           ;
+-----------------------------+------------------------+------+--------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_0 ;
+-----------------------------+------------------------+------+--------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+------------------------------------------------+
; Assignment                   ; Value ; From ; To                                             ;
+------------------------------+-------+------+------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                            ;
+------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                             ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                    ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for osd:hdmi_osd               ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+--------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr               ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+-----------------------------+
; Assignment                  ; Value   ; From ; To                          ;
+-----------------------------+---------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                           ;
+-----------------------------+---------+------+-----------------------------+


+---------------------------------------------------+
; Source assignments for osd:vga_osd                ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0|altsyncram_a4o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_h_poly_mem_rtl_0|altsyncram_o9j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_v_poly_mem_rtl_0|altsyncram_o9j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_a0v:auto_generated|altsyncram_hu91:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_a_poly_mem_rtl_0|altsyncram_o9j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_ml51:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0|shift_taps_agv:auto_generated|altsyncram_jr91:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_out:vga_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0|altsyncram_qoc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0|altsyncram_mer1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                             ;
; I2C_Freq       ; 500000   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 128   ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; MASK           ; 11111111                         ; Unsigned Binary ;
; rambase        ; 00100000000000000000000000000000 ; Unsigned Binary ;
; ramsize        ; 00000000100000000000000000000000 ; Unsigned Binary ;
; INTER          ; true                             ; Enumerated      ;
; HEADER         ; true                             ; Enumerated      ;
; DOWNSCALE      ; true                             ; Enumerated      ;
; BYTESWAP       ; true                             ; Enumerated      ;
; PALETTE        ; true                             ; Enumerated      ;
; palette2       ; false                            ; String          ;
; ADAPTIVE       ; true                             ; Enumerated      ;
; DOWNSCALE_NN   ; false                            ; Enumerated      ;
; frac           ; 8                                ; Signed Integer  ;
; OHRES          ; 2048                             ; Signed Integer  ;
; IHRES          ; 2048                             ; Signed Integer  ;
; n_dw           ; 128                              ; Signed Integer  ;
; n_aw           ; 28                               ; Signed Integer  ;
; N_BURST        ; 256                              ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 24                   ; Untyped                  ;
; WIDTHAD_A                          ; 11                   ; Untyped                  ;
; NUMWORDS_A                         ; 2048                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 24                   ; Untyped                  ;
; WIDTHAD_B                          ; 11                   ; Untyped                  ;
; NUMWORDS_B                         ; 2048                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_89q1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                            ;
; NB_MUL2        ; 12    ; Signed Integer                            ;
; NB_DIV         ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                                          ;
; NB_MUL2        ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_NUM         ; 24    ; Signed Integer                                          ;
; NB_DIV         ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; true                   ; String                                             ;
; pll_type                             ; Cyclone V              ; String                                             ;
; pll_subtype                          ; Reconfigurable         ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; true                   ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; true                   ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; true                   ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; true                   ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; true                   ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; true                   ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; true                   ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; true                   ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; true                   ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; true                   ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; true                   ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; true                   ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; true                   ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; true                   ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; true                   ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; true                   ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; true                   ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; true                   ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 2                      ; Signed Integer                                     ;
; pll_slf_rst                          ; true                   ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 445.499999 MHz         ; String                                             ;
; pll_cp_current                       ; 20                     ; Signed Integer                                     ;
; pll_bwctrl                           ; 4000                   ; Signed Integer                                     ;
; pll_fractional_division              ; 3908420153             ; String                                             ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; none                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg ;
+---------------------+-------+--------------------------------+
; Parameter Name      ; Value ; Type                           ;
+---------------------+-------+--------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                 ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                 ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                 ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                 ;
; reconf_width        ; 64    ; Signed Integer                 ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                 ;
+---------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst ;
+---------------------+-----------------+-----------------------------------------------------------+
; Parameter Name      ; Value           ; Type                                                      ;
+---------------------+-----------------+-----------------------------------------------------------+
; reconf_width        ; 64              ; Signed Integer                                            ;
; device_family       ; Cyclone V       ; String                                                    ;
; RECONFIG_ADDR_WIDTH ; 6               ; Signed Integer                                            ;
; RECONFIG_DATA_WIDTH ; 32              ; Signed Integer                                            ;
; ROM_ADDR_WIDTH      ; 9               ; Signed Integer                                            ;
; ROM_DATA_WIDTH      ; 32              ; Signed Integer                                            ;
; ROM_NUM_WORDS       ; 512             ; Signed Integer                                            ;
; ENABLE_MIF          ; 0               ; Signed Integer                                            ;
; MIF_FILE_NAME       ; sys/pll_cfg.mif ; String                                                    ;
; ENABLE_BYTEENABLE   ; 0               ; Signed Integer                                            ;
; BYTEENABLE_WIDTH    ; 4               ; Signed Integer                                            ;
; WAIT_FOR_LOCK       ; 1               ; Signed Integer                                            ;
+---------------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                      ;
; device_family       ; Cyclone V ; String                                                                                                                                              ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                      ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                      ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                          ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                              ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                     ;
; dont_touch     ; on                                                               ; String                                                                                                                              ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                  ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:hdmi_osd ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Signed Integer               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                      ;
; extend_oe_disable      ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:VGA_scanlines ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; v2             ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:vga_osd ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; true                   ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 24.576000 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AUDIO_DW       ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter ;
+----------------+---------------------+-------------------------------------------------+
; Parameter Name ; Value               ; Type                                            ;
+----------------+---------------------+-------------------------------------------------+
; use_params     ; 0                   ; Signed Integer                                  ;
; stereo         ; 1                   ; Signed Integer                                  ;
; coeff_x        ; 7.7470198351366E-06 ; Signed Float                                    ;
; coeff_x0       ; 3                   ; Signed Integer                                  ;
; coeff_x1       ; 3                   ; Signed Integer                                  ;
; coeff_x2       ; 1                   ; Signed Integer                                  ;
; coeff_y0       ; -2.96438150626551   ; Signed Float                                    ;
; coeff_y1       ; 2.92939452735121    ; Signed Float                                    ;
; coeff_y2       ; -0.965007471588311  ; Signed Float                                    ;
+----------------+---------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alsa:alsa ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io                                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                          ; Type           ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; CONF_STR       ; TIA-MC1;;-;O12,Aspect ratio,Original,Full Screen,[ARC1],[ARC2];-;O34,Stereo Mix,None,25%,50%,100%;-;O56,Analog Input,Joystick,Paddle,Spinner;O7,Invert Axis,Yes,No;-;T0,Reset;R0,Reset and close OSD;J1,Button 1,Button 2,Coin/Start;V,v220518 ; String         ;
; CONF_STR_BRAM  ; 1                                                                                                                                                                                                                                              ; Signed Integer ;
; PS2DIV         ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
; WIDE           ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
; VDNUM          ; 1                                                                                                                                                                                                                                              ; Signed Integer ;
; BLKSZ          ; 2                                                                                                                                                                                                                                              ; Signed Integer ;
; PS2WE          ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                          ; Type           ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; CONF_STR       ; TIA-MC1;;-;O12,Aspect ratio,Original,Full Screen,[ARC1],[ARC2];-;O34,Stereo Mix,None,25%,50%,100%;-;O56,Analog Input,Joystick,Paddle,Spinner;O7,Invert Axis,Yes,No;-;T0,Reset;R0,Reset and close OSD;J1,Button 1,Button 2,Coin/Start;V,v220518 ; String         ;
; STRLEN         ; 238                                                                                                                                                                                                                                            ; Signed Integer ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; false                  ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                         ;
; operation_mode                       ; direct                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 31.500000 MHz          ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1 ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; RESET_DELAY    ; 100000 ; Signed Integer                           ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                         ;
; datawidth      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                         ;
; datawidth      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                         ;
; datawidth      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                         ;
; datawidth      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                        ;
; datawidth      ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                        ;
; datawidth      ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                        ;
; datawidth      ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                        ;
; datawidth      ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; addr_width     ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                ;
; datawidth      ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 11    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; addrwidth      ; 11    ; Signed Integer                                                                     ;
; datawidth      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; addrwidth      ; 11    ; Signed Integer                                                                     ;
; datawidth      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; addrwidth      ; 11    ; Signed Integer                                                                     ;
; datawidth      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; addrwidth      ; 11    ; Signed Integer                                                                     ;
; datawidth      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addrwidth      ; 13    ; Signed Integer                                                                   ;
; datawidth      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; mode           ; 2     ; Signed Integer                                        ;
; t2write        ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; mode           ; 2     ; Signed Integer                                               ;
; iowait         ; 0     ; Signed Integer                                               ;
; flag_c         ; 0     ; Signed Integer                                               ;
; flag_n         ; 1     ; Signed Integer                                               ;
; flag_p         ; 2     ; Signed Integer                                               ;
; flag_x         ; 3     ; Signed Integer                                               ;
; flag_h         ; 4     ; Signed Integer                                               ;
; flag_y         ; 5     ; Signed Integer                                               ;
; flag_z         ; 6     ; Signed Integer                                               ;
; flag_s         ; 7     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_MCode:mcode ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; mode           ; 2     ; Signed Integer                                                               ;
; flag_c         ; 0     ; Signed Integer                                                               ;
; flag_n         ; 1     ; Signed Integer                                                               ;
; flag_p         ; 2     ; Signed Integer                                                               ;
; flag_x         ; 3     ; Signed Integer                                                               ;
; flag_h         ; 4     ; Signed Integer                                                               ;
; flag_y         ; 5     ; Signed Integer                                                               ;
; flag_z         ; 6     ; Signed Integer                                                               ;
; flag_s         ; 7     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; mode           ; 2     ; Signed Integer                                                           ;
; flag_c         ; 0     ; Signed Integer                                                           ;
; flag_n         ; 1     ; Signed Integer                                                           ;
; flag_p         ; 2     ; Signed Integer                                                           ;
; flag_x         ; 3     ; Signed Integer                                                           ;
; flag_h         ; 4     ; Signed Integer                                                           ;
; flag_y         ; 5     ; Signed Integer                                                           ;
; flag_z         ; 6     ; Signed Integer                                                           ;
; flag_s         ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                              ;
; WIDTH_A                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_A                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_A                         ; 2048                                     ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WIDTH_B                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_B                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_B                         ; 2048                                     ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; INIT_FILE                          ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4o1                          ; Untyped                                              ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                              ;
; WIDTH_A                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_A                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_A                         ; 2048                                     ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WIDTH_B                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_B                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_B                         ; 2048                                     ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; INIT_FILE                          ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4o1                          ; Untyped                                              ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                              ;
; WIDTH_A                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_A                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_A                         ; 2048                                     ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WIDTH_B                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_B                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_B                         ; 2048                                     ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; INIT_FILE                          ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4o1                          ; Untyped                                              ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                 ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                              ;
; WIDTH_A                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_A                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_A                         ; 2048                                     ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                              ;
; WIDTH_B                            ; 8                                        ; Untyped                                              ;
; WIDTHAD_B                          ; 11                                       ; Untyped                                              ;
; NUMWORDS_B                         ; 2048                                     ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                              ;
; INIT_FILE                          ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4o1                          ; Untyped                                              ;
+------------------------------------+------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                               ;
+------------------------------------+------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                            ;
; WIDTH_A                            ; 8                                        ; Untyped                                            ;
; WIDTHAD_A                          ; 11                                       ; Untyped                                            ;
; NUMWORDS_A                         ; 2048                                     ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                            ;
; WIDTH_B                            ; 8                                        ; Untyped                                            ;
; WIDTHAD_B                          ; 11                                       ; Untyped                                            ;
; NUMWORDS_B                         ; 2048                                     ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                            ;
; INIT_FILE                          ; db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_a4o1                          ; Untyped                                            ;
+------------------------------------+------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                ;
+------------------------------------+--------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                             ;
; WIDTH_A                            ; 8                                    ; Untyped                                             ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                             ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                             ;
; WIDTH_B                            ; 8                                    ; Untyped                                             ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                             ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                             ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                             ;
+------------------------------------+--------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 4              ; Untyped                                                           ;
; WIDTH          ; 81             ; Untyped                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_0vu ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                        ;
; WIDTH          ; 30             ; Untyped                                                        ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_puu ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 11                   ; Untyped                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 11                   ; Untyped                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_k9j1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 40                   ; Untyped                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 40                   ; Untyped                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_o9j1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 40                   ; Untyped                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 40                   ; Untyped                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_o9j1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 14             ; Untyped                                                ;
; WIDTH          ; 11             ; Untyped                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_a0v ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_a_poly_mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 40                   ; Untyped                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 40                   ; Untyped                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_o9j1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_g9j1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0 ;
+------------------------------------+-------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                  ;
+------------------------------------+-------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                               ;
; WIDTH_A                            ; 7                       ; Untyped                                               ;
; WIDTHAD_A                          ; 8                       ; Untyped                                               ;
; NUMWORDS_A                         ; 256                     ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                               ;
; WIDTH_B                            ; 1                       ; Untyped                                               ;
; WIDTHAD_B                          ; 1                       ; Untyped                                               ;
; NUMWORDS_B                         ; 1                       ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                               ;
; BYTE_SIZE                          ; 8                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                               ;
; INIT_FILE                          ; tiamc1.sys_top0.rtl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_ml51         ; Untyped                                               ;
+------------------------------------+-------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 4              ; Untyped                                                          ;
; WIDTH          ; 24             ; Untyped                                                          ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_agv ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 48                   ; Untyped                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 48                   ; Untyped                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_2aj1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_32k1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 8                    ; Untyped                      ;
; WIDTHAD_B                          ; 12                   ; Untyped                      ;
; NUMWORDS_B                         ; 4096                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0nl1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_out:vga_out|altshift_taps:din1_rtl_0 ;
+----------------+----------------+---------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                    ;
+----------------+----------------+---------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                 ;
; TAP_DISTANCE   ; 3              ; Untyped                                                 ;
; WIDTH          ; 23             ; Untyped                                                 ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                 ;
; CBXI_PARAMETER ; shift_taps_ruu ; Untyped                                                 ;
+----------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                   ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                ;
; WIDTH_A                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WIDTH_B                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                                ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                   ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                ;
; WIDTH_A                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WIDTH_B                            ; 1                                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_qoc1                      ; Untyped                                                ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                   ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                ;
; WIDTH_A                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WIDTH_B                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                                ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                   ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                ;
; WIDTH_A                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WIDTH_B                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                                ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                   ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                ;
; WIDTH_A                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WIDTH_B                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                                ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                   ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                ;
; WIDTH_A                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WIDTH_B                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                                ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                   ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                ;
; WIDTH_A                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                ;
; WIDTH_B                            ; 8                                    ; Untyped                                                ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                                ;
+------------------------------------+--------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                        ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                     ;
; WIDTH_A                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WIDTH_B                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                     ;
+------------------------------------+--------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                        ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                     ;
; WIDTH_A                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WIDTH_B                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                     ;
+------------------------------------+--------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                        ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                     ;
; WIDTH_A                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WIDTH_B                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                     ;
+------------------------------------+--------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                        ;
+------------------------------------+--------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                     ;
; WIDTH_A                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                     ;
; WIDTH_B                            ; 8                                    ; Untyped                                     ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                     ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                     ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                     ;
+------------------------------------+--------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                      ;
; WIDTH_A                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                      ;
; WIDTH_A                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                      ;
; WIDTH_A                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                      ;
; WIDTH_A                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_A                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 8                                    ; Untyped                                      ;
; WIDTHAD_B                          ; 13                                   ; Untyped                                      ;
; NUMWORDS_B                         ; 8192                                 ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mer1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 36                                                                                  ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_mem[0].r[7]__1                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line0[0].r[7]__2                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line1[0].r[7]__3                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line2[0].r[7]__4                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line3[0].r[7]__5                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 2048                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 11                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 11                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_h_poly_mem_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 40                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 40                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_v_poly_mem_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 40                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 40                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_a_poly_mem_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 40                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 40                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_dpram_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 128                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 128                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 7                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; ascal:ascal|altsyncram:pal1_mem_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 48                                                                                  ;
;     -- NUMWORDS_A                         ; 128                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 48                                                                                  ;
;     -- NUMWORDS_B                         ; 128                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_dpram_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 128                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 128                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; osd:vga_osd|altsyncram:osd_buffer_rtl_0                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|altsyncram:ram_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|altsyncram:ram_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|altsyncram:ram_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|altsyncram:ram_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|altsyncram:ram_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|altsyncram:ram_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|altsyncram:ram_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|altsyncram:ram_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                             ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 5                                                  ;
; Entity Instance            ; shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 4                                                  ;
;     -- WIDTH               ; 81                                                 ;
; Entity Instance            ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0    ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 3                                                  ;
;     -- WIDTH               ; 30                                                 ;
; Entity Instance            ; ascal:ascal|altshift_taps:o_dcptv_rtl_0            ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 14                                                 ;
;     -- WIDTH               ; 11                                                 ;
; Entity Instance            ; ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 4                                                  ;
;     -- WIDTH               ; 24                                                 ;
; Entity Instance            ; vga_out:vga_out|altshift_taps:din1_rtl_0           ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 3                                                  ;
;     -- WIDTH               ; 23                                                 ;
+----------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|audio:audio"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tmp_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0"                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r800_mode ; Input  ; Info     ; Stuck at GND                                                                        ;
; out0      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dirset    ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir       ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|T8080se:cpu"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; hold   ; Input  ; Info     ; Stuck at GND                                                                        ;
; int    ; Input  ; Info     ; Stuck at GND                                                                        ;
; inte   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reti_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vait   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hlda   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; we_n ; Input ; Info     ; Stuck at VCC                                                   ;
; ce_n ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; din2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr2_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cs1_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; cs2_n ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; din2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr2_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cs1_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; cs2_n ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; din2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr2_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cs1_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; cs2_n ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; din2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr2_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cs1_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; cs2_n ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid"                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; din2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr2_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cs1_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; cs2_n ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; ce_n ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|pll:pll"                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hps_io:hps_io"                                                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; EXT_BUS                ; Bidir  ; Info     ; Explicitly unconnected                                                                                                                       ;
; gamma_bus              ; Bidir  ; Info     ; Explicitly unconnected                                                                                                                       ;
; direct_video           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; buttons[0]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[127..8]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status_menumask[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ioctl_addr[26..20]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ioctl_index[15..8]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_1             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_2             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_3             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_4             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_5             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_3    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_4    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_l_analog_5    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_3    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_4    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_r_analog_5    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_0_rumble      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; joystick_1_rumble      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; joystick_2_rumble      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; joystick_3_rumble      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; joystick_4_rumble      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; joystick_5_rumble      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; paddle_1               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_2               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_3               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_4               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_5               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_1              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_2              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_3              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_4              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_5              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_data_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_led_status     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_led_use        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_clk_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_data_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_clk_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_data_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_key                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_ext          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; video_rotated          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; new_vmode              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; status_in              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; status_set             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; info_req               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; info                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; img_mounted            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_readonly           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_size               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_lba                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_blk_cnt             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_rd                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_wr                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_ack                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_addr           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_dout           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_din            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_buff_wr             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_download         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_upload           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_upload_req       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ioctl_upload_index     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ioctl_din              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ioctl_rd               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_file_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_wait             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sdram_sz               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RTC                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TIMESTAMP              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart_mode              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart_speed             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu"                                                                                      ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+
; HPS_BUS[47..46] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HPS_BUS[48]     ; Bidir ; Warning  ; Stuck at GND                                                                        ;
; HPS_BUS[35]     ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_BUS[2]      ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; z    ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sample_req_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_audio:pll_audio"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_out"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_scaler_out"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:vga_osd"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; de_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:hdmi_osd"                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; osd_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_cfg:pll_cfg"                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mgmt_read     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_read[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mgmt_readdata ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_umuldiv:ar_muldiv"                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result    ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (12 bits) it drives; bit(s) "result[23..12]" have no fanouts ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ascal:ascal"                                                                                                                                                                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                                                                                             ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; run[-1]      ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; iauto        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iauto[-1]    ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; himin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; himax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_vbl        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; mode         ; Input  ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 5 elements in the same dimension                                                                              ;
; mode[1..0]   ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_border     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal1_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal_n        ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_clk     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dw      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal2_a       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_wr      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; i_hdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; i_vdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; format       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_svc:ddr_svc"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_bcnt[7]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch0_burst[7..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch0_burst[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_burst[6..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch1_burst[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_data[63..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch1_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sysmem_lite:sysmem"                                                                                                                                       ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_hps_warm_req ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_ADDR[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_WLEN        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_RDATA[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; I2C_RDATA[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_clkselect                           ; 1      ;
; arriav_ddio_out                            ; 1      ;
; arriav_ff                                  ; 29594  ;
;     CLR                                    ; 87     ;
;     ENA                                    ; 22170  ;
;     ENA CLR                                ; 399    ;
;     ENA CLR SCLR                           ; 25     ;
;     ENA CLR SLD                            ; 24     ;
;     ENA SCLR                               ; 1591   ;
;     ENA SCLR SLD                           ; 231    ;
;     ENA SLD                                ; 1038   ;
;     SCLR                                   ; 786    ;
;     SLD                                    ; 327    ;
;     plain                                  ; 2916   ;
; arriav_hps_interface_boot_from_fpga        ; 1      ;
; arriav_hps_interface_clocks_resets         ; 1      ;
; arriav_hps_interface_dbg_apb               ; 1      ;
; arriav_hps_interface_fpga2hps              ; 1      ;
; arriav_hps_interface_fpga2sdram            ; 1      ;
; arriav_hps_interface_hps2fpga              ; 1      ;
; arriav_hps_interface_interrupts            ; 1      ;
; arriav_hps_interface_mpu_general_purpose   ; 1      ;
; arriav_hps_interface_peripheral_i2c        ; 1      ;
; arriav_hps_interface_peripheral_spi_master ; 1      ;
; arriav_hps_interface_peripheral_uart       ; 1      ;
; arriav_hps_interface_tpiu_trace            ; 1      ;
; arriav_io_obuf                             ; 89     ;
; arriav_lcell_comb                          ; 20551  ;
;     arith                                  ; 3903   ;
;         0 data inputs                      ; 54     ;
;         1 data inputs                      ; 1974   ;
;         2 data inputs                      ; 1120   ;
;         3 data inputs                      ; 309    ;
;         4 data inputs                      ; 204    ;
;         5 data inputs                      ; 242    ;
;     extend                                 ; 288    ;
;         7 data inputs                      ; 288    ;
;     normal                                 ; 14943  ;
;         0 data inputs                      ; 3      ;
;         1 data inputs                      ; 169    ;
;         2 data inputs                      ; 1002   ;
;         3 data inputs                      ; 1641   ;
;         4 data inputs                      ; 2171   ;
;         5 data inputs                      ; 1941   ;
;         6 data inputs                      ; 8016   ;
;     shared                                 ; 1417   ;
;         0 data inputs                      ; 87     ;
;         1 data inputs                      ; 224    ;
;         2 data inputs                      ; 911    ;
;         3 data inputs                      ; 186    ;
;         4 data inputs                      ; 9      ;
; arriav_mac                                 ; 31     ;
; boundary_port                              ; 145    ;
; cyclonev_fractional_pll                    ; 1      ;
; cyclonev_pll_output_counter                ; 1      ;
; cyclonev_pll_reconfig                      ; 1      ;
; cyclonev_pll_refclk_select                 ; 1      ;
; generic_pll                                ; 2      ;
; stratixv_ram_block                         ; 915    ;
;                                            ;        ;
; Max LUT depth                              ; 11.00  ;
; Average LUT depth                          ; 3.65   ;
+--------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Wed May 18 21:40:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tiamc1 -c TIAMC1
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v
    Info (12023): Found entity 1: pll_hdmi_0002 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio.v
    Info (12023): Found entity 1: pll_audio File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: pll_audio_0002 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio/pll_audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg.v
    Info (12023): Found entity 1: pll_cfg File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file sys/pll_cfg/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2112
Info (12021): Found 3 design units, including 3 entities, in source file sys/sys_top.v
    Info (12023): Found entity 1: sys_top File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 22
    Info (12023): Found entity 2: sync_fix File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1656
    Info (12023): Found entity 3: csync File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1690
Info (12021): Found 2 design units, including 1 entities, in source file sys/ascal.vhd
    Info (12022): Found design unit 1: ascal-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/ascal.vhd Line: 262
    Info (12023): Found entity 1: ascal File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/ascal.vhd Line: 114
Info (12021): Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd
    Info (12022): Found design unit 1: pll_hdmi_adj-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi_adj.vhd Line: 53
    Info (12023): Found entity 1: pll_hdmi_adj File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi_adj.vhd Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file sys/math.sv
    Info (12023): Found entity 1: sys_udiv File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/math.sv Line: 3
    Info (12023): Found entity 2: sys_umul File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/math.sv Line: 46
    Info (12023): Found entity 3: sys_umuldiv File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/math.sv Line: 85
Info (12021): Found 5 design units, including 5 entities, in source file sys/hq2x.sv
    Info (12023): Found entity 1: Hq2x File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hq2x.sv Line: 13
    Info (12023): Found entity 2: hq2x_in File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hq2x.sv Line: 226
    Info (12023): Found entity 3: hq2x_buf File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hq2x.sv Line: 250
    Info (12023): Found entity 4: DiffCheck File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hq2x.sv Line: 271
    Info (12023): Found entity 5: Blend File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hq2x.sv Line: 298
Info (12021): Found 1 design units, including 1 entities, in source file sys/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/scandoubler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/scanlines.v
    Info (12023): Found entity 1: scanlines File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/scanlines.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sys/shadowmask.sv
    Info (12023): Found entity 1: shadowmask File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/shadowmask.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv
    Info (12023): Found entity 1: video_cleaner File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/video_cleaner.sv Line: 12
    Info (12023): Found entity 2: s_fix File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/video_cleaner.sv Line: 72
Info (12021): Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv
    Info (12023): Found entity 1: gamma_corr File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/gamma_corr.sv Line: 1
    Info (12023): Found entity 2: gamma_fast File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/gamma_corr.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file sys/video_mixer.sv
    Info (12023): Found entity 1: video_mixer File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/video_mixer.sv Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_freak.sv
    Info (12023): Found entity 1: video_freak File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/video_freak.sv Line: 16
    Info (12023): Found entity 2: video_scale_int File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/video_freak.sv Line: 141
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_freezer.sv
    Info (12023): Found entity 1: video_freezer File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/video_freezer.sv Line: 21
    Info (12023): Found entity 2: sync_lock File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/video_freezer.sv Line: 80
Info (12021): Found 2 design units, including 2 entities, in source file sys/arcade_video.v
    Info (12023): Found entity 1: arcade_video File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/arcade_video.v Line: 29
    Info (12023): Found entity 2: screen_rotate File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/arcade_video.v Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file sys/osd.v
    Info (12023): Found entity 1: osd File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sys/vga_out.sv
    Info (12023): Found entity 1: vga_out File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/vga_out.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2c.v
    Info (12023): Found entity 1: i2c File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/i2c.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/alsa.sv
    Info (12023): Found entity 1: alsa File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/alsa.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2s.v
    Info (12023): Found entity 1: i2s File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/i2s.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/spdif.v
    Info (12023): Found entity 1: spdif File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/spdif.v Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file sys/audio_out.v
    Info (12023): Found entity 1: audio_out File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 2
    Info (12023): Found entity 2: aud_mix_top File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 258
Info (12021): Found 3 design units, including 3 entities, in source file sys/iir_filter.v
    Info (12023): Found entity 1: IIR_filter File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/iir_filter.v Line: 22
    Info (12023): Found entity 2: iir_filter_tap File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/iir_filter.v Line: 148
    Info (12023): Found entity 3: DC_blocker File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/iir_filter.v Line: 189
Info (12021): Found 2 design units, including 2 entities, in source file sys/ltc2308.sv
    Info (12023): Found entity 1: ltc2308 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/ltc2308.sv Line: 28
    Info (12023): Found entity 2: ltc2308_tape File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/ltc2308.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sigma_delta_dac.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sys/mt32pi.sv
    Info (12023): Found entity 1: mt32pi File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/mt32pi.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/mcp23009.sv
    Info (12023): Found entity 1: mcp23009 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/mcp23009.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sys/f2sdram_safe_terminator.sv
    Info (12023): Found entity 1: f2sdram_safe_terminator File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/f2sdram_safe_terminator.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv
    Info (12023): Found entity 1: ddr_svc File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/ddr_svc.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file sys/sysmem.sv
    Info (12023): Found entity 1: sysmem_lite File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sysmem.sv Line: 2
    Info (12023): Found entity 2: sysmem_HPS_fpga_interfaces File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sysmem.sv Line: 241
Info (12021): Found 1 design units, including 1 entities, in source file sys/sd_card.sv
    Info (12023): Found entity 1: sd_card File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sd_card.sv Line: 28
Info (12021): Found 4 design units, including 4 entities, in source file sys/hps_io.sv
    Info (12023): Found entity 1: hps_io File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 30
    Info (12023): Found entity 2: ps2_device File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 717
    Info (12023): Found entity 3: video_calc File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 860
    Info (12023): Found entity 4: confstr_rom File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 996
Info (12021): Found 2 design units, including 1 entities, in source file rtl/periph/audio.vhd
    Info (12022): Found design unit 1: audio-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/audio.vhd Line: 48
    Info (12023): Found entity 1: audio File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/audio.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file rtl/vga/sprite.vhd
    Info (12022): Found design unit 1: sprite-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 54
    Info (12023): Found entity 1: sprite File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file roms/palette.vhdl
    Info (12022): Found design unit 1: rom_palette-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/roms/palette.vhdl Line: 16
    Info (12023): Found entity 1: rom_palette File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/roms/palette.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t80/t8080se.vhd
    Info (12022): Found design unit 1: T8080se-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T8080se.vhd Line: 98
    Info (12023): Found entity 1: T8080se File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T8080se.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file rtl/periph/inputs.vhd
    Info (12022): Found design unit 1: inputs-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/inputs.vhd Line: 49
    Info (12023): Found entity 1: inputs File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/inputs.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sram.vhd
    Info (12022): Found design unit 1: sram-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/sram.vhd Line: 21
    Info (12023): Found entity 1: sram File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/sram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl/dualsram.vhd
    Info (12022): Found design unit 1: dualsram-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/dualsram.vhd Line: 44
    Info (12023): Found entity 1: dualsram File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/dualsram.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file rtl/vga/video.vhd
    Info (12022): Found design unit 1: video-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/video.vhd Line: 65
    Info (12023): Found entity 1: video File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/video.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file rtl/memcontrol.vhd
    Info (12022): Found design unit 1: memcontrol-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/memcontrol.vhd Line: 63
    Info (12023): Found entity 1: memcontrol File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/memcontrol.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t80/t80se.vhd
    Info (12022): Found design unit 1: T80se-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80se.vhd Line: 105
    Info (12023): Found entity 1: T80se File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80se.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_Reg.vhd Line: 98
    Info (12023): Found entity 1: T80_Reg File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_Reg.vhd Line: 75
Info (12021): Found 1 design units, including 0 entities, in source file rtl/t80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_Pack.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_MCode.vhd Line: 158
    Info (12023): Found entity 1: T80_MCode File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_MCode.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_ALU.vhd Line: 103
    Info (12023): Found entity 1: T80_ALU File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80_ALU.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80.vhd Line: 132
    Info (12023): Found entity 1: T80 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80.vhd Line: 85
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sysclock.vhd
    Info (12022): Found design unit 1: sysclock-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/sysclock.vhd Line: 38
    Info (12023): Found entity 1: sysclock File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/sysclock.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file rtl/tiamc1.vhd
    Info (12022): Found design unit 1: tiamc1-struct File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 73
    Info (12023): Found entity 1: tiamc1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tiamc1.sv
    Info (12023): Found entity 1: emu File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file rtl/periph/pit_chn.vhd
    Info (12022): Found design unit 1: pit_channel-rtl File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/pit_chn.vhd Line: 46
    Info (12023): Found entity 1: pit_channel File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/pit_chn.vhd Line: 29
Warning (10236): Verilog HDL Implicit Net warning at tiamc1.sv(194): created implicit net for "FB_FORCE_BLANK" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv Line: 194
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Info (12128): Elaborating entity "mcp23009" for hierarchy "mcp23009:mcp23009" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 188
Info (12128): Elaborating entity "i2c" for hierarchy "mcp23009:mcp23009|i2c:i2c" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/mcp23009.sv Line: 39
Info (12128): Elaborating entity "sysmem_lite" for hierarchy "sysmem_lite:sysmem" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 571
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sysmem.sv Line: 91
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sysmem.sv Line: 183
Info (12128): Elaborating entity "sysmem_HPS_fpga_interfaces" for hierarchy "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sysmem.sv Line: 223
Info (12128): Elaborating entity "ddr_svc" for hierarchy "ddr_svc:ddr_svc" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 610
Info (12128): Elaborating entity "ascal" for hierarchy "ascal:ascal" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 741
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:i_mem[0].r[7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line0[0].r[7]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line1[0].r[7]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line2[0].r[7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line3[0].r[7]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_mem[0].r[7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf
    Info (12023): Found entity 1: altsyncram_89q1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_89q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_89q1" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_line0[0].r[7]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf
    Info (12023): Found entity 1: altsyncram_ccn1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_ccn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ccn1" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sys_umuldiv" for hierarchy "sys_umuldiv:ar_muldiv" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 801
Info (12128): Elaborating entity "sys_umul" for hierarchy "sys_umuldiv:ar_muldiv|sys_umul:umul" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/math.sv Line: 105
Info (12128): Elaborating entity "sys_udiv" for hierarchy "sys_umuldiv:ar_muldiv|sys_udiv:udiv" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/math.sv Line: 107
Info (12128): Elaborating entity "pll_hdmi_adj" for hierarchy "pll_hdmi_adj:pll_hdmi_adj" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 923
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 957
Info (12128): Elaborating entity "pll_hdmi_0002" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "445.499999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3908420153"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "true"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "pll_cfg" for hierarchy "pll_cfg:pll_cfg" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 993
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12130): Elaborated megafunction instantiation "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12133): Instantiated megafunction "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" with the following parameter: File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "shadowmask" for hierarchy "shadowmask:HDMI_shadowmask" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1091
Info (12128): Elaborating entity "osd" for hierarchy "osd:hdmi_osd" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1114
Info (12128): Elaborating entity "csync" for hierarchy "csync:csync_hdmi" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1118
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1196
Info (12130): Elaborated megafunction instantiation "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1196
Info (12133): Instantiated megafunction "altddio_out:hdmiclk_ddr" with the following parameter: File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1196
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/ddio_out_b2j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:VGA_scanlines" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1251
Info (12128): Elaborating entity "vga_out" for hierarchy "vga_out:vga_scaler_out" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1293
Info (12128): Elaborating entity "pll_audio" for hierarchy "pll_audio:pll_audio" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1365
Info (12128): Elaborating entity "pll_audio_0002" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio/pll_audio_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio/pll_audio_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_audio/pll_audio_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.576000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_out" for hierarchy "audio_out:audio_out" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1401
Info (12128): Elaborating entity "i2s" for hierarchy "audio_out:audio_out|i2s:i2s" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 88
Info (12128): Elaborating entity "spdif" for hierarchy "audio_out:audio_out|spdif:toslink" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 99
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "audio_out:audio_out|sigma_delta_dac:sd_l" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 107
Info (12128): Elaborating entity "IIR_filter" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 200
Info (12128): Elaborating entity "iir_filter_tap" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/iir_filter.v Line: 82
Info (12128): Elaborating entity "DC_blocker" for hierarchy "audio_out:audio_out|DC_blocker:dcb_l" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 211
Info (12128): Elaborating entity "aud_mix_top" for hierarchy "audio_out:audio_out|aud_mix_top:audmix_l" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/audio_out.v Line: 238
Info (12128): Elaborating entity "alsa" for hierarchy "alsa:alsa" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1429
Info (12128): Elaborating entity "sync_fix" for hierarchy "sync_fix:sync_v" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1479
Info (12128): Elaborating entity "emu" for hierarchy "emu:emu" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 1650
Warning (10036): Verilog HDL or VHDL warning at tiamc1.sv(194): object "FB_FORCE_BLANK" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv Line: 194
Info (12128): Elaborating entity "hps_io" for hierarchy "emu:emu|hps_io:hps_io" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv Line: 261
Info (10264): Verilog HDL Case Statement information at hps_io.sv(420): all case item expressions in this case statement are onehot File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 420
Info (10264): Verilog HDL Case Statement information at hps_io.sv(449): all case item expressions in this case statement are onehot File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 449
Info (12128): Elaborating entity "video_calc" for hierarchy "emu:emu|hps_io:hps_io|video_calc:video_calc" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 231
Info (12128): Elaborating entity "confstr_rom" for hierarchy "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/hps_io.sv Line: 241
Info (12128): Elaborating entity "pll" for hierarchy "emu:emu|pll:pll" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv Line: 273
Info (12128): Elaborating entity "pll_0002" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "31.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "tiamc1" for hierarchy "emu:emu|tiamc1:tiamc1" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv Line: 331
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(82): object "cpuRETI_n" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(83): object "cpuIntEna_n" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 83
Warning (10540): VHDL Signal Declaration warning at tiamc1.vhd(86): used explicit default value for signal "cpuHold" because signal was never assigned a value File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 86
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(89): object "cpuWait" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(90): object "cpuHLDA" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(93): object "cpuIntA" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(94): object "cpuWO_n" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(95): object "cpuHLTA" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 95
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(96): object "cpuOUT" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(97): object "cpuM1" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 97
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(98): object "cpuINP" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(99): object "cpuMEMR" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at tiamc1.vhd(123): object "TMP_DBG" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 123
Info (12128): Elaborating entity "video" for hierarchy "emu:emu|tiamc1:tiamc1|video:video" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 161
Info (12128): Elaborating entity "sprite" for hierarchy "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/video.vhd Line: 372
Info (12128): Elaborating entity "sram" for hierarchy "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/video.vhd Line: 406
Info (12128): Elaborating entity "rom_palette" for hierarchy "emu:emu|tiamc1:tiamc1|video:video|rom_palette:palrom" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/video.vhd Line: 534
Info (12128): Elaborating entity "memcontrol" for hierarchy "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 197
Warning (10540): VHDL Signal Declaration warning at memcontrol.vhd(95): used explicit default value for signal "rom_g6_we_n" because signal was never assigned a value File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/memcontrol.vhd Line: 95
Info (12128): Elaborating entity "dualsram" for hierarchy "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/memcontrol.vhd Line: 233
Info (12128): Elaborating entity "T8080se" for hierarchy "emu:emu|tiamc1:tiamc1|T8080se:cpu" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 236
Warning (10036): Verilog HDL or VHDL warning at T8080se.vhd(106): object "BUSRQ_n" assigned a value but never read File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T8080se.vhd Line: 106
Info (12128): Elaborating entity "T80" for hierarchy "emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T8080se.vhd Line: 134
Info (12128): Elaborating entity "T80_MCode" for hierarchy "emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_MCode:mcode" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80.vhd Line: 275
Info (12128): Elaborating entity "T80_ALU" for hierarchy "emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_ALU:alu" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80.vhd Line: 349
Info (12128): Elaborating entity "T80_Reg" for hierarchy "emu:emu|tiamc1:tiamc1|T8080se:cpu|T80:u0|T80_Reg:Regs" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/t80/T80.vhd Line: 1076
Info (12128): Elaborating entity "sysclock" for hierarchy "emu:emu|tiamc1:tiamc1|sysclock:sysclock" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 277
Info (12128): Elaborating entity "inputs" for hierarchy "emu:emu|tiamc1:tiamc1|inputs:inputs" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 286
Info (12128): Elaborating entity "audio" for hierarchy "emu:emu|tiamc1:tiamc1|audio:audio" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/tiamc1.vhd Line: 304
Info (12128): Elaborating entity "pit_channel" for hierarchy "emu:emu|tiamc1:tiamc1|audio:audio|pit_channel:\pit_channels:0:pit_channel" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/periph/audio.vhd Line: 200
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 427
Info (19018): Gated clocks are found and converted to use clock enables
    Info (19019): Convert gated clock comb~synth
Info (286030): Timing-Driven Synthesis is running
Warning (276027): Inferred dual-clock RAM node "shadowmask:HDMI_shadowmask|mask_lut_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_dpram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_h_poly_mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_v_poly_mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_a_poly_mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 64 instances of uninferred RAM logic
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:15:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:15:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:15:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:15:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:14:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:14:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:14:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:14:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:13:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:13:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:13:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:13:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:12:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:12:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:12:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:12:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:11:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:11:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:11:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:11:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:10:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:10:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:10:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:10:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:9:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:9:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:9:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:9:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:8:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:8:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:8:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:8:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:7:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:7:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:7:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:7:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:6:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:6:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:6:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:6:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:5:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:5:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:5:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:5:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:4:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:4:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:4:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:4:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:3:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:3:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:3:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:3:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:2:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:2:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:2:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:2:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:1:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:1:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:1:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:1:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite|sp_data_a" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 57
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite|sp_data_b" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 58
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite|sp_data_c" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 59
    Info (276007): RAM logic "emu:emu|tiamc1:tiamc1|video:video|sprite:\sprites:0:sprite|sp_data_d" is uninferred due to asynchronous read logic File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/rtl/vga/sprite.vhd Line: 60
Warning (113018): Width of data items in "TIAMC1.ram3_sprite_e9ad889e.hdl.mif" is greater than the memory width. Truncating data items to fit in memory. File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/TIAMC1.ram3_sprite_e9ad889e.hdl.mif Line: 10
Warning (113018): Width of data items in "TIAMC1.ram2_sprite_e9ad889e.hdl.mif" is greater than the memory width. Truncating data items to fit in memory. File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/TIAMC1.ram2_sprite_e9ad889e.hdl.mif Line: 10
Warning (113018): Width of data items in "TIAMC1.ram1_sprite_e9ad889e.hdl.mif" is greater than the memory width. Truncating data items to fit in memory. File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/TIAMC1.ram1_sprite_e9ad889e.hdl.mif Line: 10
Warning (113018): Width of data items in "TIAMC1.ram0_sprite_e9ad889e.hdl.mif" is greater than the memory width. Truncating data items to fit in memory. File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/TIAMC1.ram0_sprite_e9ad889e.hdl.mif Line: 10
Info (19000): Inferred 36 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g7|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g5|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g4|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK0
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK0
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK0
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK0
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK0
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_4|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:tram_rom_1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a6|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a5|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|tiamc1:tiamc1|video:video|sram:sram_rom_a2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:vga_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:hdmi_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "shadowmask:HDMI_shadowmask|mask_lut_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|i_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|pal1_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_h_poly_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 40
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 40
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_v_poly_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 40
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 40
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_a_poly_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 40
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 40
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to tiamc1.sys_top0.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ascal:ascal|o_dcptv_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 14
        Info (286033): Parameter WIDTH set to 11
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "shadowmask:HDMI_shadowmask|vid_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 81
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ascal:ascal|o_vpix_inner[2].r_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vga_out:vga_out|din1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 23
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vga_out:vga_scaler_out|din1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 30
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_char3|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4o1.tdf
    Info (12023): Found entity 1: altsyncram_a4o1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_a4o1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|dualsram:ram_vid|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/TIAMC1.ram0_dualsram_9dec6143.hdl.mif"
Info (12130): Elaborated megafunction instantiation "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mer1.tdf
    Info (12023): Found entity 1: altsyncram_mer1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_mer1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0"
Info (12133): Instantiated megafunction "shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "81"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0vu.tdf
    Info (12023): Found entity 1: shift_taps_0vu File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_0vu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf
    Info (12023): Found entity 1: altsyncram_pr91 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_pr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cntr_phf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0"
Info (12133): Instantiated megafunction "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "30"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_puu.tdf
    Info (12023): Found entity 1: shift_taps_puu File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_puu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf
    Info (12023): Found entity 1: altsyncram_br91 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_br91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cmpr_a9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0"
Info (12133): Instantiated megafunction "shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9j1.tdf
    Info (12023): Found entity 1: altsyncram_k9j1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_k9j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_h_poly_mem_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_h_poly_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "40"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "40"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9j1.tdf
    Info (12023): Found entity 1: altsyncram_o9j1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_o9j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altshift_taps:o_dcptv_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altshift_taps:o_dcptv_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "14"
    Info (12134): Parameter "WIDTH" = "11"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_a0v.tdf
    Info (12023): Found entity 1: shift_taps_a0v File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_a0v.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hu91.tdf
    Info (12023): Found entity 1: altsyncram_hu91 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_hu91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf
    Info (12023): Found entity 1: cntr_cjf File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cntr_cjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/cmpr_c9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf
    Info (12023): Found entity 1: altsyncram_g9j1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_g9j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "tiamc1.sys_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ml51.tdf
    Info (12023): Found entity 1: altsyncram_ml51 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_ml51.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altshift_taps:o_vpix_inner[2].r_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_agv.tdf
    Info (12023): Found entity 1: shift_taps_agv File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_agv.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf
    Info (12023): Found entity 1: altsyncram_jr91 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_jr91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:pal1_mem_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:pal1_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2aj1.tdf
    Info (12023): Found entity 1: altsyncram_2aj1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_2aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32k1.tdf
    Info (12023): Found entity 1: altsyncram_32k1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_32k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "osd:vga_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:vga_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0nl1.tdf
    Info (12023): Found entity 1: altsyncram_0nl1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_0nl1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "vga_out:vga_out|altshift_taps:din1_rtl_0"
Info (12133): Instantiated megafunction "vga_out:vga_out|altshift_taps:din1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "23"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ruu.tdf
    Info (12023): Found entity 1: shift_taps_ruu File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/shift_taps_ruu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf
    Info (12023): Found entity 1: altsyncram_fr91 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_fr91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf
    Info (12023): Found entity 1: altsyncram_i6k1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_i6k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|tiamc1:tiamc1|memcontrol:memcontrol|sram:sram_rom_g6|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/TIAMC1.ram0_sram_5d6c3c52.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qoc1.tdf
    Info (12023): Found entity 1: altsyncram_qoc1 File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/db/altsyncram_qoc1.tdf Line: 28
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 7 WYSIWYG logic cells and I/Os untouched
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "emu:emu|SD_CS" to the node "SD_SPI_CS" into a wire File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/tiamc1.sv Line: 112
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDIO_DAT[0]" has no driver File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 85
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "HDMI_I2C_SCL" to the node "hdmi_scl_en" into a wire File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 30
Info (17049): 891 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
Info (144001): Generated suppressed messages file C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/output_files/TIAMC1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 35 node(s), including 1 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 44
    Warning (15610): No output dependent on input pin "SD_SPI_MISO" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 100
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 110
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/sys/sys_top.v Line: 118
Info (21057): Implemented 46268 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 45157 logic cells
    Info (21064): Implemented 915 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 31 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 6415 megabytes
    Info: Processing ended: Wed May 18 21:42:48 2022
    Info: Elapsed time: 00:02:48
    Info: Total CPU time (on all processors): 00:03:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aberu/OneDrive/Documents/GitHub/Arcade-TIAMC1_MiSTer/output_files/TIAMC1.map.smsg.


