/*
 * Regmap configuration for CS47L96
 *
 * Copyright 2017 Cirrus Logic
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/device.h>
#include <linux/mfd/tacna/core.h>
#include <linux/mfd/tacna/registers.h>
#include <linux/module.h>

#include "tacna.h"

static const struct reg_sequence cs47l96_reva_patch[] = {
	{ 0x00004994, 0x00000002 },
	{ 0x000049b4, 0x00000002 },
};

int cs47l96_patch(struct tacna *tacna)
{
	int ret;

	ret = regmap_register_patch(tacna->regmap, cs47l96_reva_patch,
				    ARRAY_SIZE(cs47l96_reva_patch));
	if (ret < 0)
		dev_err(tacna->dev, "Error applying patch: %d\n", ret);

	return 0;
}
EXPORT_SYMBOL_GPL(cs47l96_patch);

static const struct reg_default cs47l96_reg_default[] = {
	{ 0x00000c08, 0xe1000001 }, /* GPIO1_CTRL1 */
	{ 0x00000c0c, 0xe1000001 }, /* GPIO2_CTRL1 */
	{ 0x00000c10, 0xe1000001 }, /* GPIO3_CTRL1 */
	{ 0x00000c14, 0xe1000001 }, /* GPIO4_CTRL1 */
	{ 0x00000c18, 0xe1000001 }, /* GPIO5_CTRL1 */
	{ 0x00000c1c, 0xe1000001 }, /* GPIO6_CTRL1 */
	{ 0x00000c20, 0xe1000001 }, /* GPIO7_CTRL1 */
	{ 0x00000c24, 0xe1000001 }, /* GPIO8_CTRL1 */
	{ 0x00000c28, 0xe1000001 }, /* GPIO9_CTRL1 */
	{ 0x00000c2c, 0xe1000001 }, /* GPIO10_CTRL1 */
	{ 0x00000c30, 0xe1000001 }, /* GPIO11_CTRL1 */
	{ 0x00000c34, 0xe1000001 }, /* GPIO12_CTRL1 */
	{ 0x00000c38, 0xe1000001 }, /* GPIO13_CTRL1 */
	{ 0x00000c3c, 0xe1000001 }, /* GPIO14_CTRL1 */
	{ 0x00000c40, 0xe1000001 }, /* GPIO15_CTRL1 */
	{ 0x00000c44, 0xe1000001 }, /* GPIO16_CTRL1 */
	{ 0x00000c48, 0xe1000001 }, /* GPIO17_CTRL1 */
	{ 0x00000c4c, 0xe1000001 }, /* GPIO18_CTRL1 */
	{ 0x00000c50, 0xe1000001 }, /* GPIO19_CTRL1 */
	{ 0x00000c54, 0xe1000001 }, /* GPIO20_CTRL1 */
	{ 0x00000c58, 0xe1000001 }, /* GPIO21_CTRL1 */
	{ 0x00000c5c, 0xe1000001 }, /* GPIO22_CTRL1 */
	{ 0x00000c60, 0xe1000001 }, /* GPIO23_CTRL1 */
	{ 0x00000c64, 0xe1000001 }, /* GPIO24_CTRL1 */
	{ 0x00000c68, 0xe1000001 }, /* GPIO25_CTRL1 */
	{ 0x00000c6c, 0xe1000001 }, /* GPIO26_CTRL1 */
	{ 0x00000c70, 0xe1000001 }, /* GPIO27_CTRL1 */
	{ 0x00001004, 0x00000300 }, /* SPI1_CFG_1 */
	{ 0x00001010, 0x00000200 }, /* CTRL_IF_CFG2 */
	{ 0x00001020, 0x00000000 }, /* OUTPUT_SYS_CLK */
	{ 0x00001024, 0x00000000 }, /* OUTPUT_ASYNC_CLK */
	{ 0x0000102c, 0x00000007 }, /* SLIMBUS_PAD_CTRL */
	{ 0x00001030, 0x00000000 }, /* CLKGEN_PAD_CTRL */
	{ 0x00001034, 0x00000300 }, /* DMIC_PAD_CTRL */
	{ 0x00001040, 0x00000c00 }, /* SOUNDWIRE_CTRL */
	{ 0x00001044, 0x0000003f }, /* AUXPDM_CTRL */
	{ 0x00001048, 0x00008b00 }, /* ASP1_DSD_CTRL */
	{ 0x0000104c, 0x00000000 }, /* OUTPUT_DSP_CLK */
	{ 0x00001050, 0x00000003 }, /* I2C_CTRL */
	{ 0x00001054, 0x00000300 }, /* SPI2_CFG_1 */
	{ 0x00001058, 0x00000c00 }, /* SWIRE_MASTER_CTRL */
	{ 0x00001060, 0x00000000 }, /* OUTPUT_AO_CLK */
	{ 0x00001400, 0x00000002 }, /* CLOCK32K */
	{ 0x00001404, 0x00000404 }, /* SYSTEM_CLOCK1 */
	{ 0x00001408, 0x00000000 }, /* SYSTEM_CLOCK2 */
	{ 0x00001418, 0x00000000 }, /* SYSTEM_CLOCK6 */
	{ 0x00001420, 0x00000003 }, /* SAMPLE_RATE1 */
	{ 0x00001424, 0x00000003 }, /* SAMPLE_RATE2 */
	{ 0x00001428, 0x00000003 }, /* SAMPLE_RATE3 */
	{ 0x00001460, 0x00000305 }, /* ASYNC_CLOCK1 */
	{ 0x00001464, 0x00000000 }, /* ASYNC_CLOCK2 */
	{ 0x00001470, 0x00000000 }, /* ASYNC_CLOCK5 */
	{ 0x00001480, 0x00000003 }, /* ASYNC_SAMPLE_RATE1 */
	{ 0x00001484, 0x00000003 }, /* ASYNC_SAMPLE_RATE2 */
	{ 0x00001510, 0x00000005 }, /* DSP_CLOCK1 */
	{ 0x0000151c, 0x00000000 }, /* DSP_CLOCK3 */
	{ 0x00001520, 0x00000000 }, /* DSP_CLOCK4 */
	{ 0x00001530, 0x00000000 }, /* RATE_ESTIMATOR1 */
	{ 0x00001534, 0x00000000 }, /* RATE_ESTIMATOR2 */
	{ 0x00001538, 0x00000000 }, /* RATE_ESTIMATOR3 */
	{ 0x0000153c, 0x00000000 }, /* RATE_ESTIMATOR4 */
	{ 0x00001540, 0x00000000 }, /* RATE_ESTIMATOR5 */
	{ 0x00001c00, 0x00000000 }, /* FLL1_CONTROL1 */
	{ 0x00001c04, 0x88203004 }, /* FLL1_CONTROL2 */
	{ 0x00001c08, 0x00000000 }, /* FLL1_CONTROL3 */
	{ 0x00001c0c, 0x21f01001 }, /* FLL1_CONTROL4 */
	{ 0x00001ca0, 0x00000c04 }, /* FLL1_GPIO_CLOCK */
	{ 0x00001d00, 0x00000000 }, /* FLL2_CONTROL1 */
	{ 0x00001d04, 0x88203004 }, /* FLL2_CONTROL2 */
	{ 0x00001d08, 0x00000000 }, /* FLL2_CONTROL3 */
	{ 0x00001d0c, 0x21f01001 }, /* FLL2_CONTROL4 */
	{ 0x00001da0, 0x00000c04 }, /* FLL2_GPIO_CLOCK */
	{ 0x00002000, 0x00000006 }, /* CHARGE_PUMP1 */
	{ 0x00002408, 0x000003e4 }, /* LDO2_CTRL1 */
	{ 0x00002410, 0x000000e6 }, /* MICBIAS_CTRL1 */
	{ 0x00002414, 0x000000e6 }, /* MICBIAS_CTRL2 */
	{ 0x00002418, 0x00002222 }, /* MICBIAS_CTRL5 */
	{ 0x0000241c, 0x00000022 }, /* MICBIAS_CTRL6 */
	{ 0x0000242c, 0x00010100 }, /* HP_CTRL */
	{ 0x00002430, 0x00000006 }, /* HP1L_CTRL */
	{ 0x00002434, 0x00000006 }, /* HP1R_CTRL */
	{ 0x0000249c, 0x00000005 }, /* OUTPUT_PATH_CFG1 */
	{ 0x000024a4, 0x00000005 }, /* OUTPUT_PATH_CFG3 */
	{ 0x00002630, 0x00000207 }, /* DAC_CLK_CONTROL1 */
	{ 0x00002634, 0x00000000 }, /* DAC_CLK_CONTROL2 */
	{ 0x00002638, 0x00000000 }, /* DAC_CLK_CONTROL3 */
	{ 0x00002650, 0x00000000 }, /* OUTHL_CONTROL1 */
	{ 0x00002654, 0x00000000 }, /* OUTHR_CONTROL1 */
	{ 0x00002674, 0x00000021 }, /* LDO1_CONTROL1 */
	{ 0x00002700, 0x00000210 }, /* MICD_CLAMP_CONTROL */
	{ 0x00002708, 0x00000000 }, /* JACK_DETECT */
	{ 0x00002710, 0x00004600 }, /* IRQ1_CTRL_AOD */
	{ 0x00002718, 0x00004002 }, /* AOD_PAD_CTRL */
	{ 0x00002728, 0xffffffff }, /* IRQ1_MASK_AOD */
	{ 0x00002734, 0x0000006c }, /* IRQ_EOS_CTRL_AOD */
	{ 0x00002738, 0x00000075 }, /* JACK_PUP_THRS_CTRL */
	{ 0x00003000, 0x00000000 }, /* HPDET1_CONTROL1 */
	{ 0x00003200, 0x00101102 }, /* MICDET1_CONTROL1 */
	{ 0x00003204, 0x0000009f }, /* MICDET1_CONTROL2 */
	{ 0x00003230, 0x00101102 }, /* MICDET2_CONTROL1 */
	{ 0x00003234, 0x0000009f }, /* MICDET2_CONTROL2 */
	{ 0x000032c0, 0x00000000 }, /* MICDET_COMP_CTRL */
	{ 0x00003300, 0x00000000 }, /* GP_SWITCH */
	{ 0x00003310, 0x00000000 }, /* ACCDET_DEBOUNCE */
	{ 0x00003320, 0x02410600 }, /* JACKDET2_PULSE_CTRL1 */
	{ 0x00004000, 0x00000000 }, /* INPUT_CONTROL */
	{ 0x00004008, 0x00000400 }, /* INPUT_RATE_CONTROL */
	{ 0x0000400c, 0x00000000 }, /* INPUT_CONTROL2 */
	{ 0x00004014, 0x00000000 }, /* INPUT_CONTROL3 */
	{ 0x00004018, 0x00000000 }, /* US_ADC_CONTROL */
	{ 0x00004020, 0x00050020 }, /* INPUT1_CONTROL1 */
	{ 0x00004024, 0x00000000 }, /* IN1L_CONTROL1 */
	{ 0x00004028, 0x10800080 }, /* IN1L_CONTROL2 */
	{ 0x00004044, 0x00000000 }, /* IN1R_CONTROL1 */
	{ 0x00004048, 0x10800080 }, /* IN1R_CONTROL2 */
	{ 0x00004060, 0x00050020 }, /* INPUT2_CONTROL1 */
	{ 0x00004064, 0x00000000 }, /* IN2L_CONTROL1 */
	{ 0x00004068, 0x10800080 }, /* IN2L_CONTROL2 */
	{ 0x00004084, 0x00000000 }, /* IN2R_CONTROL1 */
	{ 0x00004088, 0x10800080 }, /* IN2R_CONTROL2 */
	{ 0x000040a0, 0x00050020 }, /* INPUT3_CONTROL1 */
	{ 0x000040a4, 0x00000000 }, /* IN3L_CONTROL1 */
	{ 0x000040a8, 0x10800000 }, /* IN3L_CONTROL2 */
	{ 0x000040c4, 0x00000000 }, /* IN3R_CONTROL1 */
	{ 0x000040c8, 0x10800000 }, /* IN3R_CONTROL2 */
	{ 0x000040e0, 0x00050020 }, /* INPUT4_CONTROL1 */
	{ 0x000040e4, 0x00000000 }, /* IN4L_CONTROL1 */
	{ 0x000040e8, 0x10800000 }, /* IN4L_CONTROL2 */
	{ 0x00004104, 0x00000000 }, /* IN4R_CONTROL1 */
	{ 0x00004108, 0x10800000 }, /* IN4R_CONTROL2 */
	{ 0x00004240, 0x00000001 }, /* IN_SIG_DET_CONTROL */
	{ 0x00004244, 0x00000002 }, /* INPUT_HPF_CONTROL */
	{ 0x00004248, 0x00000022 }, /* INPUT_VOL_CONTROL */
	{ 0x00004280, 0x00000000 }, /* ANC_SRC */
	{ 0x00004300, 0x00000000 }, /* AUXPDM_CONTROL1 */
	{ 0x00004304, 0x00000000 }, /* AUXPDM_CONTROL2 */
	{ 0x00004308, 0x00010008 }, /* AUXPDM1_CONTROL1 */
	{ 0x00004310, 0x00010008 }, /* AUXPDM2_CONTROL1 */
	{ 0x00004318, 0x00010008 }, /* AUXPDM3_CONTROL1 */
	{ 0x00004800, 0x00000000 }, /* DACMON_CONTROL1 */
	{ 0x00004804, 0x00000000 }, /* OUTPUT_ENABLE_1 */
	{ 0x0000480c, 0x00000000 }, /* OUTPUT_CONTROL_1 */
	{ 0x00004810, 0x00000022 }, /* OUTPUT_VOLUME_RAMP */
	{ 0x00004818, 0x000001c0 }, /* OUT1L_VOLUME_1 */
	{ 0x00004820, 0x00000001 }, /* OUT1L_CONTROL_1 */
	{ 0x00004824, 0x00000080 }, /* OUT1L_VOLUME_3 */
	{ 0x00004838, 0x000001c0 }, /* OUT1R_VOLUME_1 */
	{ 0x00004840, 0x00000002 }, /* OUT1R_CONTROL_1 */
	{ 0x00004844, 0x00000080 }, /* OUT1R_VOLUME_3 */
	{ 0x00004918, 0x00000180 }, /* OUT5L_VOLUME_1 */
	{ 0x00004920, 0x00000100 }, /* OUT5L_CONTROL_1 */
	{ 0x00004934, 0x00000069 }, /* OUT5PDM_CONTROL_1 */
	{ 0x00004938, 0x00000180 }, /* OUT5R_VOLUME_1 */
	{ 0x00004940, 0x00000200 }, /* OUT5R_CONTROL_1 */
	{ 0x00004994, 0x00000002 }, /* OUTAUX1L_ENABLE_1 */
	{ 0x00004998, 0x000001c0 }, /* OUTAUX1L_VOLUME_1 */
	{ 0x000049a0, 0x00000010 }, /* OUTAUX1L_CONTROL_1 */
	{ 0x000049a4, 0x00000080 }, /* OUTAUX1L_VOLUME_3 */
	{ 0x000049b4, 0x00000002 }, /* OUTAUX1R_ENABLE_1 */
	{ 0x000049b8, 0x000001c0 }, /* OUTAUX1R_VOLUME_1 */
	{ 0x000049c0, 0x00000020 }, /* OUTAUX1R_CONTROL_1 */
	{ 0x000049c4, 0x00000080 }, /* OUTAUX1R_VOLUME_3 */
	{ 0x00004a18, 0x00000000 }, /* OUTPUT_AEC_ENABLE_1 */
	{ 0x00004a20, 0x00000000 }, /* OUTPUT_AEC_CONTROL_1 */
	{ 0x00004a24, 0x00000000 }, /* OUTPUT_NG_CONTROL_1 */
	{ 0x00004c14, 0x00000033 }, /* EDRE_ENABLE */
	{ 0x00004c18, 0x00000000 }, /* EDRE_MANUAL */
	{ 0x00004e78, 0x00000000 }, /* FRF_COEFF_1L_1 */
	{ 0x00004e7c, 0x00000000 }, /* FRF_COEFF_1L_2 */
	{ 0x00004e98, 0x00000000 }, /* FRF_COEFF_1R_1 */
	{ 0x00004e9c, 0x00000000 }, /* FRF_COEFF_1R_2 */
	{ 0x00004f78, 0x00000000 }, /* FRF_COEFF_5L_1 */
	{ 0x00004f7c, 0x00000000 }, /* FRF_COEFF_5L_2 */
	{ 0x00004f98, 0x00000000 }, /* FRF_COEFF_5R_1 */
	{ 0x00004f9c, 0x00000000 }, /* FRF_COEFF_5R_2 */
	{ 0x00005000, 0x00000000 }, /* OUTH_ENABLE_1 */
	{ 0x00005100, 0x20000000 }, /* OUTH_CONFIG_1 */
	{ 0x00005104, 0x000000c0 }, /* OUTHL_VOLUME_1 */
	{ 0x00005108, 0x000000c0 }, /* OUTHR_VOLUME_1 */
	{ 0x0000510c, 0x00000000 }, /* OUTH_AUX_MIX_CONTROL_1 */
	{ 0x00005110, 0x00000022 }, /* OUTH_VOLUME_RAMP1 */
	{ 0x0000511c, 0x00090000 }, /* OUTH_CFG2 */
	{ 0x00005128, 0x20200012 }, /* OUTH_CFG5 */
	{ 0x00005138, 0x00000000 }, /* OUTH_CFG9 */
	{ 0x00005200, 0x00400080 }, /* DSD1_CONTROL1 */
	{ 0x00005204, 0x00a87878 }, /* DSD1_VOLUME1 */
	{ 0x00005208, 0x00000010 }, /* DOP1_CONTROL1 */
	{ 0x0000520c, 0x00000000 }, /* OUTH_DSD_PCM */
	{ 0x00005300, 0x00000010 }, /* OUTH_HP_CONFIG */
	{ 0x00005400, 0xa878780a }, /* OUTH_PCM_CONTROL1 */
	{ 0x0000540c, 0x00000000 }, /* OUTH_PCM_CONTROL4 */
	{ 0x00005410, 0x00008000 }, /* OUTH_PCM_CONTROL5 */
	{ 0x00005414, 0x00000000 }, /* OUTH_PCM_CONTROL6 */
	{ 0x00005418, 0x00000000 }, /* OUTH_PCM_CONTROL7 */
	{ 0x0000541c, 0x00000000 }, /* OUTH_PCM_CONTROL8 */
	{ 0x00005420, 0x00000000 }, /* OUTH_PCM_CONTROL9 */
	{ 0x00005424, 0x00008000 }, /* OUTH_PCM_CONTROL10 */
	{ 0x00005428, 0x00000000 }, /* OUTH_PCM_CONTROL11 */
	{ 0x0000542c, 0x00000000 }, /* OUTH_PCM_CONTROL12 */
	{ 0x00005430, 0x00000000 }, /* OUTH_PCM_CONTROL13 */
	{ 0x00005434, 0x00000000 }, /* OUTH_PCM_CONTROL14 */
	{ 0x00005438, 0x00008000 }, /* OUTH_PCM_CONTROL15 */
	{ 0x0000543c, 0x00000000 }, /* OUTH_PCM_CONTROL16 */
	{ 0x00005440, 0x00000000 }, /* OUTH_PCM_CONTROL17 */
	{ 0x00005444, 0x00000000 }, /* OUTH_PCM_CONTROL18 */
	{ 0x00005448, 0x00000000 }, /* OUTH_PCM_CONTROL19 */
	{ 0x0000544c, 0x00008000 }, /* OUTH_PCM_CONTROL20 */
	{ 0x00005450, 0x00000000 }, /* OUTH_PCM_CONTROL21 */
	{ 0x00005454, 0x00000000 }, /* OUTH_PCM_CONTROL22 */
	{ 0x00006000, 0x00000000 }, /* ASP1_ENABLES1 */
	{ 0x00006004, 0x00000028 }, /* ASP1_CONTROL1 */
	{ 0x00006008, 0x18180200 }, /* ASP1_CONTROL2 */
	{ 0x0000600c, 0x00000002 }, /* ASP1_CONTROL3 */
	{ 0x00006010, 0x03020100 }, /* ASP1_FRAME_CONTROL1 */
	{ 0x00006014, 0x07060504 }, /* ASP1_FRAME_CONTROL2 */
	{ 0x00006020, 0x03020100 }, /* ASP1_FRAME_CONTROL5 */
	{ 0x00006024, 0x07060504 }, /* ASP1_FRAME_CONTROL6 */
	{ 0x00006030, 0x00000020 }, /* ASP1_DATA_CONTROL1 */
	{ 0x00006040, 0x00000020 }, /* ASP1_DATA_CONTROL5 */
	{ 0x00006080, 0x00000000 }, /* ASP2_ENABLES1 */
	{ 0x00006084, 0x00000028 }, /* ASP2_CONTROL1 */
	{ 0x00006088, 0x18180200 }, /* ASP2_CONTROL2 */
	{ 0x0000608c, 0x00000002 }, /* ASP2_CONTROL3 */
	{ 0x00006090, 0x03020100 }, /* ASP2_FRAME_CONTROL1 */
	{ 0x000060a0, 0x03020100 }, /* ASP2_FRAME_CONTROL5 */
	{ 0x000060b0, 0x00000020 }, /* ASP2_DATA_CONTROL1 */
	{ 0x000060c0, 0x00000020 }, /* ASP2_DATA_CONTROL5 */
	{ 0x00006100, 0x00000000 }, /* ASP3_ENABLES1 */
	{ 0x00006104, 0x00000028 }, /* ASP3_CONTROL1 */
	{ 0x00006108, 0x18180200 }, /* ASP3_CONTROL2 */
	{ 0x0000610c, 0x00000002 }, /* ASP3_CONTROL3 */
	{ 0x00006110, 0x03020100 }, /* ASP3_FRAME_CONTROL1 */
	{ 0x00006120, 0x03020100 }, /* ASP3_FRAME_CONTROL5 */
	{ 0x00006130, 0x00000020 }, /* ASP3_DATA_CONTROL1 */
	{ 0x00006140, 0x00000020 }, /* ASP3_DATA_CONTROL5 */
	{ 0x00006400, 0x00000000 }, /* SWIRE1_CTRL_PORT1 */
	{ 0x00006404, 0x00000000 }, /* SWIRE1_CTRL_PORT2 */
	{ 0x00006408, 0x00000000 }, /* SWIRE1_CTRL_PORT3 */
	{ 0x0000640c, 0x00000000 }, /* SWIRE1_CTRL_PORT4 */
	{ 0x00006450, 0x000000aa }, /* SWIRE1_FIFO_LATENCY */
	{ 0x00006600, 0x00000000 }, /* SWIRE1_CLK_REF1 */
	{ 0x00006c00, 0x03020100 }, /* SLIMBUS_RX_PORTS1 */
	{ 0x00006c04, 0x07060504 }, /* SLIMBUS_RX_PORTS2 */
	{ 0x00006c10, 0x0b0a0908 }, /* SLIMBUS_TX_PORTS1 */
	{ 0x00006c14, 0x0f0e0d0c }, /* SLIMBUS_TX_PORTS2 */
	{ 0x00006c20, 0x00000000 }, /* SLIMBUS_RX_RATES1 */
	{ 0x00006c24, 0x00000000 }, /* SLIMBUS_RX_RATES2 */
	{ 0x00006c30, 0x00000000 }, /* SLIMBUS_TX_RATES1 */
	{ 0x00006c34, 0x00000000 }, /* SLIMBUS_TX_RATES2 */
	{ 0x00006c40, 0x00000000 }, /* SLIMBUS_CHANNEL_ENABLE */
	{ 0x00006c50, 0x00000000 }, /* SLIMBUS_SLIMCLK_REF_GEAR */
	{ 0x00008080, 0x00800000 }, /* PWM1_INPUT1 */
	{ 0x00008084, 0x00800000 }, /* PWM1_INPUT2 */
	{ 0x00008088, 0x00800000 }, /* PWM1_INPUT3 */
	{ 0x0000808c, 0x00800000 }, /* PWM1_INPUT4 */
	{ 0x00008090, 0x00800000 }, /* PWM2_INPUT1 */
	{ 0x00008094, 0x00800000 }, /* PWM2_INPUT2 */
	{ 0x00008098, 0x00800000 }, /* PWM2_INPUT3 */
	{ 0x0000809c, 0x00800000 }, /* PWM2_INPUT4 */
	{ 0x000080e0, 0x00800000 }, /* OUTHL_INPUT1 */
	{ 0x000080e4, 0x00800000 }, /* OUTHL_INPUT2 */
	{ 0x000080e8, 0x00800000 }, /* OUTHL_INPUT3 */
	{ 0x000080ec, 0x00800000 }, /* OUTHL_INPUT4 */
	{ 0x000080f0, 0x00800000 }, /* OUTHR_INPUT1 */
	{ 0x000080f4, 0x00800000 }, /* OUTHR_INPUT2 */
	{ 0x000080f8, 0x00800000 }, /* OUTHR_INPUT3 */
	{ 0x000080fc, 0x00800000 }, /* OUTHR_INPUT4 */
	{ 0x00008100, 0x00800000 }, /* OUT1L_INPUT1 */
	{ 0x00008104, 0x00800000 }, /* OUT1L_INPUT2 */
	{ 0x00008108, 0x00800000 }, /* OUT1L_INPUT3 */
	{ 0x0000810c, 0x00800000 }, /* OUT1L_INPUT4 */
	{ 0x00008110, 0x00800000 }, /* OUT1R_INPUT1 */
	{ 0x00008114, 0x00800000 }, /* OUT1R_INPUT2 */
	{ 0x00008118, 0x00800000 }, /* OUT1R_INPUT3 */
	{ 0x0000811c, 0x00800000 }, /* OUT1R_INPUT4 */
	{ 0x00008180, 0x00800000 }, /* OUT5L_INPUT1 */
	{ 0x00008184, 0x00800000 }, /* OUT5L_INPUT2 */
	{ 0x00008188, 0x00800000 }, /* OUT5L_INPUT3 */
	{ 0x0000818c, 0x00800000 }, /* OUT5L_INPUT4 */
	{ 0x00008190, 0x00800000 }, /* OUT5R_INPUT1 */
	{ 0x00008194, 0x00800000 }, /* OUT5R_INPUT2 */
	{ 0x00008198, 0x00800000 }, /* OUT5R_INPUT3 */
	{ 0x0000819c, 0x00800000 }, /* OUT5R_INPUT4 */
	{ 0x000081c0, 0x00800000 }, /* OUTAUX1L_INPUT1 */
	{ 0x000081c4, 0x00800000 }, /* OUTAUX1L_INPUT2 */
	{ 0x000081c8, 0x00800000 }, /* OUTAUX1L_INPUT3 */
	{ 0x000081cc, 0x00800000 }, /* OUTAUX1L_INPUT4 */
	{ 0x000081d0, 0x00800000 }, /* OUTAUX1R_INPUT1 */
	{ 0x000081d4, 0x00800000 }, /* OUTAUX1R_INPUT2 */
	{ 0x000081d8, 0x00800000 }, /* OUTAUX1R_INPUT3 */
	{ 0x000081dc, 0x00800000 }, /* OUTAUX1R_INPUT4 */
	{ 0x00008200, 0x00800000 }, /* ASP1TX1_INPUT1 */
	{ 0x00008204, 0x00800000 }, /* ASP1TX1_INPUT2 */
	{ 0x00008208, 0x00800000 }, /* ASP1TX1_INPUT3 */
	{ 0x0000820c, 0x00800000 }, /* ASP1TX1_INPUT4 */
	{ 0x00008210, 0x00800000 }, /* ASP1TX2_INPUT1 */
	{ 0x00008214, 0x00800000 }, /* ASP1TX2_INPUT2 */
	{ 0x00008218, 0x00800000 }, /* ASP1TX2_INPUT3 */
	{ 0x0000821c, 0x00800000 }, /* ASP1TX2_INPUT4 */
	{ 0x00008220, 0x00800000 }, /* ASP1TX3_INPUT1 */
	{ 0x00008224, 0x00800000 }, /* ASP1TX3_INPUT2 */
	{ 0x00008228, 0x00800000 }, /* ASP1TX3_INPUT3 */
	{ 0x0000822c, 0x00800000 }, /* ASP1TX3_INPUT4 */
	{ 0x00008230, 0x00800000 }, /* ASP1TX4_INPUT1 */
	{ 0x00008234, 0x00800000 }, /* ASP1TX4_INPUT2 */
	{ 0x00008238, 0x00800000 }, /* ASP1TX4_INPUT3 */
	{ 0x0000823c, 0x00800000 }, /* ASP1TX4_INPUT4 */
	{ 0x00008240, 0x00800000 }, /* ASP1TX5_INPUT1 */
	{ 0x00008244, 0x00800000 }, /* ASP1TX5_INPUT2 */
	{ 0x00008248, 0x00800000 }, /* ASP1TX5_INPUT3 */
	{ 0x0000824c, 0x00800000 }, /* ASP1TX5_INPUT4 */
	{ 0x00008250, 0x00800000 }, /* ASP1TX6_INPUT1 */
	{ 0x00008254, 0x00800000 }, /* ASP1TX6_INPUT2 */
	{ 0x00008258, 0x00800000 }, /* ASP1TX6_INPUT3 */
	{ 0x0000825c, 0x00800000 }, /* ASP1TX6_INPUT4 */
	{ 0x00008260, 0x00800000 }, /* ASP1TX7_INPUT1 */
	{ 0x00008264, 0x00800000 }, /* ASP1TX7_INPUT2 */
	{ 0x00008268, 0x00800000 }, /* ASP1TX7_INPUT3 */
	{ 0x0000826c, 0x00800000 }, /* ASP1TX7_INPUT4 */
	{ 0x00008270, 0x00800000 }, /* ASP1TX8_INPUT1 */
	{ 0x00008274, 0x00800000 }, /* ASP1TX8_INPUT2 */
	{ 0x00008278, 0x00800000 }, /* ASP1TX8_INPUT3 */
	{ 0x0000827c, 0x00800000 }, /* ASP1TX8_INPUT4 */
	{ 0x00008300, 0x00800000 }, /* ASP2TX1_INPUT1 */
	{ 0x00008304, 0x00800000 }, /* ASP2TX1_INPUT2 */
	{ 0x00008308, 0x00800000 }, /* ASP2TX1_INPUT3 */
	{ 0x0000830c, 0x00800000 }, /* ASP2TX1_INPUT4 */
	{ 0x00008310, 0x00800000 }, /* ASP2TX2_INPUT1 */
	{ 0x00008314, 0x00800000 }, /* ASP2TX2_INPUT2 */
	{ 0x00008318, 0x00800000 }, /* ASP2TX2_INPUT3 */
	{ 0x0000831c, 0x00800000 }, /* ASP2TX2_INPUT4 */
	{ 0x00008320, 0x00800000 }, /* ASP2TX3_INPUT1 */
	{ 0x00008324, 0x00800000 }, /* ASP2TX3_INPUT2 */
	{ 0x00008328, 0x00800000 }, /* ASP2TX3_INPUT3 */
	{ 0x0000832c, 0x00800000 }, /* ASP2TX3_INPUT4 */
	{ 0x00008330, 0x00800000 }, /* ASP2TX4_INPUT1 */
	{ 0x00008334, 0x00800000 }, /* ASP2TX4_INPUT2 */
	{ 0x00008338, 0x00800000 }, /* ASP2TX4_INPUT3 */
	{ 0x0000833c, 0x00800000 }, /* ASP2TX4_INPUT4 */
	{ 0x00008400, 0x00800000 }, /* ASP3TX1_INPUT1 */
	{ 0x00008404, 0x00800000 }, /* ASP3TX1_INPUT2 */
	{ 0x00008408, 0x00800000 }, /* ASP3TX1_INPUT3 */
	{ 0x0000840c, 0x00800000 }, /* ASP3TX1_INPUT4 */
	{ 0x00008410, 0x00800000 }, /* ASP3TX2_INPUT1 */
	{ 0x00008414, 0x00800000 }, /* ASP3TX2_INPUT2 */
	{ 0x00008418, 0x00800000 }, /* ASP3TX2_INPUT3 */
	{ 0x0000841c, 0x00800000 }, /* ASP3TX2_INPUT4 */
	{ 0x00008420, 0x00800000 }, /* ASP3TX3_INPUT1 */
	{ 0x00008424, 0x00800000 }, /* ASP3TX3_INPUT2 */
	{ 0x00008428, 0x00800000 }, /* ASP3TX3_INPUT3 */
	{ 0x0000842c, 0x00800000 }, /* ASP3TX3_INPUT4 */
	{ 0x00008430, 0x00800000 }, /* ASP3TX4_INPUT1 */
	{ 0x00008434, 0x00800000 }, /* ASP3TX4_INPUT2 */
	{ 0x00008438, 0x00800000 }, /* ASP3TX4_INPUT3 */
	{ 0x0000843c, 0x00800000 }, /* ASP3TX4_INPUT4 */
	{ 0x00008600, 0x00800000 }, /* SLIMTX1_INPUT1 */
	{ 0x00008604, 0x00800000 }, /* SLIMTX1_INPUT2 */
	{ 0x00008608, 0x00800000 }, /* SLIMTX1_INPUT3 */
	{ 0x0000860c, 0x00800000 }, /* SLIMTX1_INPUT4 */
	{ 0x00008610, 0x00800000 }, /* SLIMTX2_INPUT1 */
	{ 0x00008614, 0x00800000 }, /* SLIMTX2_INPUT2 */
	{ 0x00008618, 0x00800000 }, /* SLIMTX2_INPUT3 */
	{ 0x0000861c, 0x00800000 }, /* SLIMTX2_INPUT4 */
	{ 0x00008620, 0x00800000 }, /* SLIMTX3_INPUT1 */
	{ 0x00008624, 0x00800000 }, /* SLIMTX3_INPUT2 */
	{ 0x00008628, 0x00800000 }, /* SLIMTX3_INPUT3 */
	{ 0x0000862c, 0x00800000 }, /* SLIMTX3_INPUT4 */
	{ 0x00008630, 0x00800000 }, /* SLIMTX4_INPUT1 */
	{ 0x00008634, 0x00800000 }, /* SLIMTX4_INPUT2 */
	{ 0x00008638, 0x00800000 }, /* SLIMTX4_INPUT3 */
	{ 0x0000863c, 0x00800000 }, /* SLIMTX4_INPUT4 */
	{ 0x00008640, 0x00800000 }, /* SLIMTX5_INPUT1 */
	{ 0x00008644, 0x00800000 }, /* SLIMTX5_INPUT2 */
	{ 0x00008648, 0x00800000 }, /* SLIMTX5_INPUT3 */
	{ 0x0000864c, 0x00800000 }, /* SLIMTX5_INPUT4 */
	{ 0x00008650, 0x00800000 }, /* SLIMTX6_INPUT1 */
	{ 0x00008654, 0x00800000 }, /* SLIMTX6_INPUT2 */
	{ 0x00008658, 0x00800000 }, /* SLIMTX6_INPUT3 */
	{ 0x0000865c, 0x00800000 }, /* SLIMTX6_INPUT4 */
	{ 0x00008660, 0x00800000 }, /* SLIMTX7_INPUT1 */
	{ 0x00008664, 0x00800000 }, /* SLIMTX7_INPUT2 */
	{ 0x00008668, 0x00800000 }, /* SLIMTX7_INPUT3 */
	{ 0x0000866c, 0x00800000 }, /* SLIMTX7_INPUT4 */
	{ 0x00008670, 0x00800000 }, /* SLIMTX8_INPUT1 */
	{ 0x00008674, 0x00800000 }, /* SLIMTX8_INPUT2 */
	{ 0x00008678, 0x00800000 }, /* SLIMTX8_INPUT3 */
	{ 0x0000867c, 0x00800000 }, /* SLIMTX8_INPUT4 */
	{ 0x00008880, 0x00000000 }, /* ASRC1_IN1L_INPUT1 */
	{ 0x00008890, 0x00000000 }, /* ASRC1_IN1R_INPUT1 */
	{ 0x000088a0, 0x00000000 }, /* ASRC1_IN2L_INPUT1 */
	{ 0x000088b0, 0x00000000 }, /* ASRC1_IN2R_INPUT1 */
	{ 0x000088c0, 0x00000000 }, /* ASRC2_IN1L_INPUT1 */
	{ 0x000088d0, 0x00000000 }, /* ASRC2_IN1R_INPUT1 */
	{ 0x000088e0, 0x00000000 }, /* ASRC2_IN2L_INPUT1 */
	{ 0x000088f0, 0x00000000 }, /* ASRC2_IN2R_INPUT1 */
	{ 0x00008980, 0x00000000 }, /* ISRC1INT1_INPUT1 */
	{ 0x00008990, 0x00000000 }, /* ISRC1INT2_INPUT1 */
	{ 0x000089c0, 0x00000000 }, /* ISRC1DEC1_INPUT1 */
	{ 0x000089d0, 0x00000000 }, /* ISRC1DEC2_INPUT1 */
	{ 0x00008a00, 0x00000000 }, /* ISRC2INT1_INPUT1 */
	{ 0x00008a10, 0x00000000 }, /* ISRC2INT2_INPUT1 */
	{ 0x00008a40, 0x00000000 }, /* ISRC2DEC1_INPUT1 */
	{ 0x00008a50, 0x00000000 }, /* ISRC2DEC2_INPUT1 */
	{ 0x00008b80, 0x00800000 }, /* EQ1_INPUT1 */
	{ 0x00008b84, 0x00800000 }, /* EQ1_INPUT2 */
	{ 0x00008b88, 0x00800000 }, /* EQ1_INPUT3 */
	{ 0x00008b8c, 0x00800000 }, /* EQ1_INPUT4 */
	{ 0x00008b90, 0x00800000 }, /* EQ2_INPUT1 */
	{ 0x00008b94, 0x00800000 }, /* EQ2_INPUT2 */
	{ 0x00008b98, 0x00800000 }, /* EQ2_INPUT3 */
	{ 0x00008b9c, 0x00800000 }, /* EQ2_INPUT4 */
	{ 0x00008ba0, 0x00800000 }, /* EQ3_INPUT1 */
	{ 0x00008ba4, 0x00800000 }, /* EQ3_INPUT2 */
	{ 0x00008ba8, 0x00800000 }, /* EQ3_INPUT3 */
	{ 0x00008bac, 0x00800000 }, /* EQ3_INPUT4 */
	{ 0x00008bb0, 0x00800000 }, /* EQ4_INPUT1 */
	{ 0x00008bb4, 0x00800000 }, /* EQ4_INPUT2 */
	{ 0x00008bb8, 0x00800000 }, /* EQ4_INPUT3 */
	{ 0x00008bbc, 0x00800000 }, /* EQ4_INPUT4 */
	{ 0x00008c00, 0x00800000 }, /* DRC1L_INPUT1 */
	{ 0x00008c04, 0x00800000 }, /* DRC1L_INPUT2 */
	{ 0x00008c08, 0x00800000 }, /* DRC1L_INPUT3 */
	{ 0x00008c0c, 0x00800000 }, /* DRC1L_INPUT4 */
	{ 0x00008c10, 0x00800000 }, /* DRC1R_INPUT1 */
	{ 0x00008c14, 0x00800000 }, /* DRC1R_INPUT2 */
	{ 0x00008c18, 0x00800000 }, /* DRC1R_INPUT3 */
	{ 0x00008c1c, 0x00800000 }, /* DRC1R_INPUT4 */
	{ 0x00008c20, 0x00800000 }, /* DRC2L_INPUT1 */
	{ 0x00008c24, 0x00800000 }, /* DRC2L_INPUT2 */
	{ 0x00008c28, 0x00800000 }, /* DRC2L_INPUT3 */
	{ 0x00008c2c, 0x00800000 }, /* DRC2L_INPUT4 */
	{ 0x00008c30, 0x00800000 }, /* DRC2R_INPUT1 */
	{ 0x00008c34, 0x00800000 }, /* DRC2R_INPUT2 */
	{ 0x00008c38, 0x00800000 }, /* DRC2R_INPUT3 */
	{ 0x00008c3c, 0x00800000 }, /* DRC2R_INPUT4 */
	{ 0x00008c80, 0x00800000 }, /* LHPF1_INPUT1 */
	{ 0x00008c84, 0x00800000 }, /* LHPF1_INPUT2 */
	{ 0x00008c88, 0x00800000 }, /* LHPF1_INPUT3 */
	{ 0x00008c8c, 0x00800000 }, /* LHPF1_INPUT4 */
	{ 0x00008c90, 0x00800000 }, /* LHPF2_INPUT1 */
	{ 0x00008c94, 0x00800000 }, /* LHPF2_INPUT2 */
	{ 0x00008c98, 0x00800000 }, /* LHPF2_INPUT3 */
	{ 0x00008c9c, 0x00800000 }, /* LHPF2_INPUT4 */
	{ 0x00008ca0, 0x00800000 }, /* LHPF3_INPUT1 */
	{ 0x00008ca4, 0x00800000 }, /* LHPF3_INPUT2 */
	{ 0x00008ca8, 0x00800000 }, /* LHPF3_INPUT3 */
	{ 0x00008cac, 0x00800000 }, /* LHPF3_INPUT4 */
	{ 0x00008cb0, 0x00800000 }, /* LHPF4_INPUT1 */
	{ 0x00008cb4, 0x00800000 }, /* LHPF4_INPUT2 */
	{ 0x00008cb8, 0x00800000 }, /* LHPF4_INPUT3 */
	{ 0x00008cbc, 0x00800000 }, /* LHPF4_INPUT4 */
	{ 0x00008d00, 0x00000000 }, /* DFC1_CH1_INPUT1 */
	{ 0x00008d10, 0x00000000 }, /* DFC1_CH2_INPUT1 */
	{ 0x00008d20, 0x00000000 }, /* DFC1_CH3_INPUT1 */
	{ 0x00008d30, 0x00000000 }, /* DFC1_CH4_INPUT1 */
	{ 0x00008d40, 0x00000000 }, /* DFC1_CH5_INPUT1 */
	{ 0x00008d50, 0x00000000 }, /* DFC1_CH6_INPUT1 */
	{ 0x00008d60, 0x00000000 }, /* DFC1_CH7_INPUT1 */
	{ 0x00008d70, 0x00000000 }, /* DFC1_CH8_INPUT1 */
	{ 0x00008e00, 0x00800000 }, /* AOBRIDGE2_IN1_INPUT1 */
	{ 0x00008e04, 0x00800000 }, /* AOBRIDGE2_IN1_INPUT2 */
	{ 0x00008e08, 0x00800000 }, /* AOBRIDGE2_IN1_INPUT3 */
	{ 0x00008e0c, 0x00800000 }, /* AOBRIDGE2_IN1_INPUT4 */
	{ 0x00008e10, 0x00800000 }, /* AOBRIDGE2_IN2_INPUT1 */
	{ 0x00008e14, 0x00800000 }, /* AOBRIDGE2_IN2_INPUT2 */
	{ 0x00008e18, 0x00800000 }, /* AOBRIDGE2_IN2_INPUT3 */
	{ 0x00008e1c, 0x00800000 }, /* AOBRIDGE2_IN2_INPUT4 */
	{ 0x00008e20, 0x00800000 }, /* AOBRIDGE2_IN3_INPUT1 */
	{ 0x00008e24, 0x00800000 }, /* AOBRIDGE2_IN3_INPUT2 */
	{ 0x00008e28, 0x00800000 }, /* AOBRIDGE2_IN3_INPUT3 */
	{ 0x00008e2c, 0x00800000 }, /* AOBRIDGE2_IN3_INPUT4 */
	{ 0x00008e30, 0x00800000 }, /* AOBRIDGE2_IN4_INPUT1 */
	{ 0x00008e34, 0x00800000 }, /* AOBRIDGE2_IN4_INPUT2 */
	{ 0x00008e38, 0x00800000 }, /* AOBRIDGE2_IN4_INPUT3 */
	{ 0x00008e3c, 0x00800000 }, /* AOBRIDGE2_IN4_INPUT4 */
	{ 0x00008e40, 0x00800000 }, /* AOBRIDGE2_IN5_INPUT1 */
	{ 0x00008e44, 0x00800000 }, /* AOBRIDGE2_IN5_INPUT2 */
	{ 0x00008e48, 0x00800000 }, /* AOBRIDGE2_IN5_INPUT3 */
	{ 0x00008e4c, 0x00800000 }, /* AOBRIDGE2_IN5_INPUT4 */
	{ 0x00008e50, 0x00800000 }, /* AOBRIDGE2_IN6_INPUT1 */
	{ 0x00008e54, 0x00800000 }, /* AOBRIDGE2_IN6_INPUT2 */
	{ 0x00008e58, 0x00800000 }, /* AOBRIDGE2_IN6_INPUT3 */
	{ 0x00008e5c, 0x00800000 }, /* AOBRIDGE2_IN6_INPUT4 */
	{ 0x00008e60, 0x00800000 }, /* AOBRIDGE2_IN7_INPUT1 */
	{ 0x00008e64, 0x00800000 }, /* AOBRIDGE2_IN7_INPUT2 */
	{ 0x00008e68, 0x00800000 }, /* AOBRIDGE2_IN7_INPUT3 */
	{ 0x00008e6c, 0x00800000 }, /* AOBRIDGE2_IN7_INPUT4 */
	{ 0x00008e70, 0x00800000 }, /* AOBRIDGE2_IN8_INPUT1 */
	{ 0x00008e74, 0x00800000 }, /* AOBRIDGE2_IN8_INPUT2 */
	{ 0x00008e78, 0x00800000 }, /* AOBRIDGE2_IN8_INPUT3 */
	{ 0x00008e7c, 0x00800000 }, /* AOBRIDGE2_IN8_INPUT4 */
	{ 0x00009000, 0x00800000 }, /* DSP1RX1_INPUT1 */
	{ 0x00009004, 0x00800000 }, /* DSP1RX1_INPUT2 */
	{ 0x00009008, 0x00800000 }, /* DSP1RX1_INPUT3 */
	{ 0x0000900c, 0x00800000 }, /* DSP1RX1_INPUT4 */
	{ 0x00009010, 0x00800000 }, /* DSP1RX2_INPUT1 */
	{ 0x00009014, 0x00800000 }, /* DSP1RX2_INPUT2 */
	{ 0x00009018, 0x00800000 }, /* DSP1RX2_INPUT3 */
	{ 0x0000901c, 0x00800000 }, /* DSP1RX2_INPUT4 */
	{ 0x00009020, 0x00800000 }, /* DSP1RX3_INPUT1 */
	{ 0x00009024, 0x00800000 }, /* DSP1RX3_INPUT2 */
	{ 0x00009028, 0x00800000 }, /* DSP1RX3_INPUT3 */
	{ 0x0000902c, 0x00800000 }, /* DSP1RX3_INPUT4 */
	{ 0x00009030, 0x00800000 }, /* DSP1RX4_INPUT1 */
	{ 0x00009034, 0x00800000 }, /* DSP1RX4_INPUT2 */
	{ 0x00009038, 0x00800000 }, /* DSP1RX4_INPUT3 */
	{ 0x0000903c, 0x00800000 }, /* DSP1RX4_INPUT4 */
	{ 0x00009040, 0x00800000 }, /* DSP1RX5_INPUT1 */
	{ 0x00009044, 0x00800000 }, /* DSP1RX5_INPUT2 */
	{ 0x00009048, 0x00800000 }, /* DSP1RX5_INPUT3 */
	{ 0x0000904c, 0x00800000 }, /* DSP1RX5_INPUT4 */
	{ 0x00009050, 0x00800000 }, /* DSP1RX6_INPUT1 */
	{ 0x00009054, 0x00800000 }, /* DSP1RX6_INPUT2 */
	{ 0x00009058, 0x00800000 }, /* DSP1RX6_INPUT3 */
	{ 0x0000905c, 0x00800000 }, /* DSP1RX6_INPUT4 */
	{ 0x00009060, 0x00800000 }, /* DSP1RX7_INPUT1 */
	{ 0x00009064, 0x00800000 }, /* DSP1RX7_INPUT2 */
	{ 0x00009068, 0x00800000 }, /* DSP1RX7_INPUT3 */
	{ 0x0000906c, 0x00800000 }, /* DSP1RX7_INPUT4 */
	{ 0x00009070, 0x00800000 }, /* DSP1RX8_INPUT1 */
	{ 0x00009074, 0x00800000 }, /* DSP1RX8_INPUT2 */
	{ 0x00009078, 0x00800000 }, /* DSP1RX8_INPUT3 */
	{ 0x0000907c, 0x00800000 }, /* DSP1RX8_INPUT4 */
	{ 0x00009080, 0x00800000 }, /* DSP1RX9_INPUT1 */
	{ 0x00009084, 0x00800000 }, /* DSP1RX9_INPUT2 */
	{ 0x00009088, 0x00800000 }, /* DSP1RX9_INPUT3 */
	{ 0x0000908c, 0x00800000 }, /* DSP1RX9_INPUT4 */
	{ 0x00009090, 0x00800000 }, /* DSP1RX10_INPUT1 */
	{ 0x00009094, 0x00800000 }, /* DSP1RX10_INPUT2 */
	{ 0x00009098, 0x00800000 }, /* DSP1RX10_INPUT3 */
	{ 0x0000909c, 0x00800000 }, /* DSP1RX10_INPUT4 */
	{ 0x000090a0, 0x00800000 }, /* DSP1RX11_INPUT1 */
	{ 0x000090a4, 0x00800000 }, /* DSP1RX11_INPUT2 */
	{ 0x000090a8, 0x00800000 }, /* DSP1RX11_INPUT3 */
	{ 0x000090ac, 0x00800000 }, /* DSP1RX11_INPUT4 */
	{ 0x000090b0, 0x00800000 }, /* DSP1RX12_INPUT1 */
	{ 0x000090b4, 0x00800000 }, /* DSP1RX12_INPUT2 */
	{ 0x000090b8, 0x00800000 }, /* DSP1RX12_INPUT3 */
	{ 0x000090bc, 0x00800000 }, /* DSP1RX12_INPUT4 */
	{ 0x00009800, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT1 */
	{ 0x00009804, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT2 */
	{ 0x00009808, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT3 */
	{ 0x0000980c, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT4 */
	{ 0x00009810, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT1 */
	{ 0x00009814, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT2 */
	{ 0x00009818, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT3 */
	{ 0x0000981c, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT4 */
	{ 0x00009820, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT1 */
	{ 0x00009824, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT2 */
	{ 0x00009828, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT3 */
	{ 0x0000982c, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT4 */
	{ 0x00009830, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT1 */
	{ 0x00009834, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT2 */
	{ 0x00009838, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT3 */
	{ 0x0000983c, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT4 */
	{ 0x00009840, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT1 */
	{ 0x00009844, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT2 */
	{ 0x00009848, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT3 */
	{ 0x0000984c, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT4 */
	{ 0x00009850, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT1 */
	{ 0x00009854, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT2 */
	{ 0x00009858, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT3 */
	{ 0x0000985c, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT4 */
	{ 0x00009880, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT1 */
	{ 0x00009884, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT2 */
	{ 0x00009888, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT3 */
	{ 0x0000988c, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT4 */
	{ 0x00009890, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT1 */
	{ 0x00009894, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT2 */
	{ 0x00009898, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT3 */
	{ 0x0000989c, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT4 */
	{ 0x000098a0, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT1 */
	{ 0x000098a4, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT2 */
	{ 0x000098a8, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT3 */
	{ 0x000098ac, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT4 */
	{ 0x000098b0, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT1 */
	{ 0x000098b4, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT2 */
	{ 0x000098b8, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT3 */
	{ 0x000098bc, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT4 */
	{ 0x000098c0, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT1 */
	{ 0x000098c4, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT2 */
	{ 0x000098c8, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT3 */
	{ 0x000098cc, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT4 */
	{ 0x000098d0, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT1 */
	{ 0x000098d4, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT2 */
	{ 0x000098d8, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT3 */
	{ 0x000098dc, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT4 */
	{ 0x0000a000, 0x00000000 }, /* ASRC1_ENABLE */
	{ 0x0000a008, 0x40000000 }, /* ASRC1_CONTROL1 */
	{ 0x0000a080, 0x00000000 }, /* ASRC2_ENABLE */
	{ 0x0000a088, 0x40000000 }, /* ASRC2_CONTROL1 */
	{ 0x0000a400, 0x00000000 }, /* ISRC1_CONTROL1 */
	{ 0x0000a404, 0x00000000 }, /* ISRC1_CONTROL2 */
	{ 0x0000a510, 0x00000000 }, /* ISRC2_CONTROL1 */
	{ 0x0000a514, 0x00000000 }, /* ISRC2_CONTROL2 */
	{ 0x0000a800, 0x00000000 }, /* FX_SAMPLE_RATE */
	{ 0x0000a808, 0x00000000 }, /* EQ_CONTROL1 */
	{ 0x0000a80c, 0x00000000 }, /* EQ_CONTROL2 */
	{ 0x0000a810, 0x0c0c0c0c }, /* EQ1_GAIN1 */
	{ 0x0000a814, 0x0000000c }, /* EQ1_GAIN2 */
	{ 0x0000a818, 0x03fe0fc8 }, /* EQ1_BAND1_COEFF1 */
	{ 0x0000a81c, 0x00000b75 }, /* EQ1_BAND1_COEFF2 */
	{ 0x0000a820, 0x000000e0 }, /* EQ1_BAND1_PG */
	{ 0x0000a824, 0xf1361ec4 }, /* EQ1_BAND2_COEFF1 */
	{ 0x0000a828, 0x00000409 }, /* EQ1_BAND2_COEFF2 */
	{ 0x0000a82c, 0x000004cc }, /* EQ1_BAND2_PG */
	{ 0x0000a830, 0xf3371c9b }, /* EQ1_BAND3_COEFF1 */
	{ 0x0000a834, 0x0000040b }, /* EQ1_BAND3_COEFF2 */
	{ 0x0000a838, 0x00000cbb }, /* EQ1_BAND3_PG */
	{ 0x0000a83c, 0xf7d916f8 }, /* EQ1_BAND4_COEFF1 */
	{ 0x0000a840, 0x0000040a }, /* EQ1_BAND4_COEFF2 */
	{ 0x0000a844, 0x00001f14 }, /* EQ1_BAND4_PG */
	{ 0x0000a848, 0x0563058c }, /* EQ1_BAND5_COEFF1 */
	{ 0x0000a84c, 0x00000000 }, /* EQ1_BAND5_COEFF1 + 4 */
	{ 0x0000a850, 0x00004000 }, /* EQ1_BAND5_PG */
	{ 0x0000a854, 0x0c0c0c0c }, /* EQ2_GAIN1 */
	{ 0x0000a858, 0x0000000c }, /* EQ2_GAIN2 */
	{ 0x0000a85c, 0x03fe0fc8 }, /* EQ2_BAND1_COEFF1 */
	{ 0x0000a860, 0x00000b75 }, /* EQ2_BAND1_COEFF2 */
	{ 0x0000a864, 0x000000e0 }, /* EQ2_BAND1_PG */
	{ 0x0000a868, 0xf1361ec4 }, /* EQ2_BAND2_COEFF1 */
	{ 0x0000a86c, 0x00000409 }, /* EQ2_BAND2_COEFF2 */
	{ 0x0000a870, 0x000004cc }, /* EQ2_BAND2_PG */
	{ 0x0000a874, 0xf3371c9b }, /* EQ2_BAND3_COEFF1 */
	{ 0x0000a878, 0x0000040b }, /* EQ2_BAND3_COEFF2 */
	{ 0x0000a87c, 0x00000cbb }, /* EQ2_BAND3_PG */
	{ 0x0000a880, 0xf7d916f8 }, /* EQ2_BAND4_COEFF1 */
	{ 0x0000a884, 0x0000040a }, /* EQ2_BAND4_COEFF2 */
	{ 0x0000a888, 0x00001f14 }, /* EQ2_BAND4_PG */
	{ 0x0000a88c, 0x0563058c }, /* EQ2_BAND5_COEFF1 */
	{ 0x0000a890, 0x00000000 }, /* EQ2_BAND5_COEFF1 + 4 */
	{ 0x0000a894, 0x00004000 }, /* EQ2_BAND5_PG */
	{ 0x0000a898, 0x0c0c0c0c }, /* EQ3_GAIN1 */
	{ 0x0000a89c, 0x0000000c }, /* EQ3_GAIN2 */
	{ 0x0000a8a0, 0x03fe0fc8 }, /* EQ3_BAND1_COEFF1 */
	{ 0x0000a8a4, 0x00000b75 }, /* EQ3_BAND1_COEFF2 */
	{ 0x0000a8a8, 0x000000e0 }, /* EQ3_BAND1_PG */
	{ 0x0000a8ac, 0xf1361ec4 }, /* EQ3_BAND2_COEFF1 */
	{ 0x0000a8b0, 0x00000409 }, /* EQ3_BAND2_COEFF2 */
	{ 0x0000a8b4, 0x000004cc }, /* EQ3_BAND2_PG */
	{ 0x0000a8b8, 0xf3371c9b }, /* EQ3_BAND3_COEFF1 */
	{ 0x0000a8bc, 0x0000040b }, /* EQ3_BAND3_COEFF2 */
	{ 0x0000a8c0, 0x00000cbb }, /* EQ3_BAND3_PG */
	{ 0x0000a8c4, 0xf7d916f8 }, /* EQ3_BAND4_COEFF1 */
	{ 0x0000a8c8, 0x0000040a }, /* EQ3_BAND4_COEFF2 */
	{ 0x0000a8cc, 0x00001f14 }, /* EQ3_BAND4_PG */
	{ 0x0000a8d0, 0x0563058c }, /* EQ3_BAND5_COEFF1 */
	{ 0x0000a8d4, 0x00000000 }, /* EQ3_BAND5_COEFF1 + 4 */
	{ 0x0000a8d8, 0x00004000 }, /* EQ3_BAND5_PG */
	{ 0x0000a8dc, 0x0c0c0c0c }, /* EQ4_GAIN1 */
	{ 0x0000a8e0, 0x0000000c }, /* EQ4_GAIN2 */
	{ 0x0000a8e4, 0x03fe0fc8 }, /* EQ4_BAND1_COEFF1 */
	{ 0x0000a8e8, 0x00000b75 }, /* EQ4_BAND1_COEFF2 */
	{ 0x0000a8ec, 0x000000e0 }, /* EQ4_BAND1_PG */
	{ 0x0000a8f0, 0xf1361ec4 }, /* EQ4_BAND2_COEFF1 */
	{ 0x0000a8f4, 0x00000409 }, /* EQ4_BAND2_COEFF2 */
	{ 0x0000a8f8, 0x000004cc }, /* EQ4_BAND2_PG */
	{ 0x0000a8fc, 0xf3371c9b }, /* EQ4_BAND3_COEFF1 */
	{ 0x0000a900, 0x0000040b }, /* EQ4_BAND3_COEFF2 */
	{ 0x0000a904, 0x00000cbb }, /* EQ4_BAND3_PG */
	{ 0x0000a908, 0xf7d916f8 }, /* EQ4_BAND4_COEFF1 */
	{ 0x0000a90c, 0x0000040a }, /* EQ4_BAND4_COEFF2 */
	{ 0x0000a910, 0x00001f14 }, /* EQ4_BAND4_PG */
	{ 0x0000a914, 0x0563058c }, /* EQ4_BAND5_COEFF1 */
	{ 0x0000a918, 0x00000000 }, /* EQ4_BAND5_COEFF1 + 4 */
	{ 0x0000a91c, 0x00004000 }, /* EQ4_BAND5_PG */
	{ 0x0000aa30, 0x00000000 }, /* LHPF_CONTROL1 */
	{ 0x0000aa34, 0x00000000 }, /* LHPF_CONTROL2 */
	{ 0x0000aa38, 0x00000000 }, /* LHPF1_COEFF */
	{ 0x0000aa3c, 0x00000000 }, /* LHPF2_COEFF */
	{ 0x0000aa40, 0x00000000 }, /* LHPF3_COEFF */
	{ 0x0000aa44, 0x00000000 }, /* LHPF4_COEFF */
	{ 0x0000ab00, 0x00000000 }, /* DRC1_CONTROL1 */
	{ 0x0000ab04, 0x49130018 }, /* DRC1_CONTROL2 */
	{ 0x0000ab08, 0x00000018 }, /* DRC1_CONTROL3 */
	{ 0x0000ab0c, 0x00000000 }, /* DRC1_CONTROL4 */
	{ 0x0000ab14, 0x00000000 }, /* DRC2_CONTROL1 */
	{ 0x0000ab18, 0x49130018 }, /* DRC2_CONTROL2 */
	{ 0x0000ab1c, 0x00000018 }, /* DRC2_CONTROL3 */
	{ 0x0000ab20, 0x00000000 }, /* DRC2_CONTROL4 */
	{ 0x0000ac00, 0x00000000 }, /* DFC1_CH1_CTRL */
	{ 0x0000ac04, 0x00001f00 }, /* DFC1_CH1_RX */
	{ 0x0000ac08, 0x00001f00 }, /* DFC1_CH1_TX */
	{ 0x0000ac0c, 0x00000000 }, /* DFC1_CH2_CTRL */
	{ 0x0000ac10, 0x00001f00 }, /* DFC1_CH2_RX */
	{ 0x0000ac14, 0x00001f00 }, /* DFC1_CH2_TX */
	{ 0x0000ac18, 0x00000000 }, /* DFC1_CH3_CTRL */
	{ 0x0000ac1c, 0x00001f00 }, /* DFC1_CH3_RX */
	{ 0x0000ac20, 0x00001f00 }, /* DFC1_CH3_TX */
	{ 0x0000ac24, 0x00000000 }, /* DFC1_CH4_CTRL */
	{ 0x0000ac28, 0x00001f00 }, /* DFC1_CH4_RX */
	{ 0x0000ac2c, 0x00001f00 }, /* DFC1_CH4_TX */
	{ 0x0000ac30, 0x00000000 }, /* DFC1_CH5_CTRL */
	{ 0x0000ac34, 0x00001f00 }, /* DFC1_CH5_RX */
	{ 0x0000ac38, 0x00001f00 }, /* DFC1_CH5_TX */
	{ 0x0000ac3c, 0x00000000 }, /* DFC1_CH6_CTRL */
	{ 0x0000ac40, 0x00001f00 }, /* DFC1_CH6_RX */
	{ 0x0000ac44, 0x00001f00 }, /* DFC1_CH6_TX */
	{ 0x0000ac48, 0x00000000 }, /* DFC1_CH7_CTRL */
	{ 0x0000ac4c, 0x00001f00 }, /* DFC1_CH7_RX */
	{ 0x0000ac50, 0x00001f00 }, /* DFC1_CH7_TX */
	{ 0x0000ac54, 0x00000000 }, /* DFC1_CH8_CTRL */
	{ 0x0000ac58, 0x00001f00 }, /* DFC1_CH8_RX */
	{ 0x0000ac5c, 0x00001f00 }, /* DFC1_CH8_TX */
	{ 0x0000acc4, 0x00000000 }, /* DFC1_DITHER */
	{ 0x0000b000, 0x00000000 }, /* TONE_GENERATOR1 */
	{ 0x0000b004, 0x00100000 }, /* TONE_GENERATOR2 */
	{ 0x0000b008, 0x00100000 }, /* TONE_GENERATOR3 */
	{ 0x0000b400, 0x00000000 }, /* COMFORT_NOISE_GENERATOR */
	{ 0x0000c000, 0x00000000 }, /* PWM_DRIVE_1 */
	{ 0x0000c004, 0x00000100 }, /* PWM_DRIVE_2 */
	{ 0x0000c008, 0x00000100 }, /* PWM_DRIVE_3 */
	{ 0x0000c400, 0x00000000 }, /* HAPTICS_CONTROL1 */
	{ 0x0000c404, 0x00007fff }, /* HAPTICS_CONTROL2 */
	{ 0x0000c408, 0x00000000 }, /* HAPTICS_CONTROL3 */
	{ 0x0000c40c, 0x00000000 }, /* HAPTICS_CONTROL4 */
	{ 0x0000c410, 0x00000000 }, /* HAPTICS_CONTROL5 */
	{ 0x0000c800, 0x00000000 }, /* ANC_CTRL_1 */
	{ 0x0000c804, 0x00000000 }, /* ANC_CTRL_2 */
	{ 0x0000c808, 0x00000000 }, /* ANC_CTRL_3 */
	{ 0x0000c900, 0x0000001c }, /* ANC_CTRL_4 */
	{ 0x0000c904, 0x00000000 }, /* ANC_CTRL_5 */
	{ 0x0000c908, 0x00000000 }, /* ANC_CTRL_6 */
	{ 0x0000c90c, 0x00000000 }, /* ANC_CTRL_7 */
	{ 0x0000c910, 0x00000000 }, /* ANC_CTRL_8 */
	{ 0x0000c914, 0x00000000 }, /* ANC_CTRL_9 */
	{ 0x0000c918, 0x00000000 }, /* ANC_CTRL_10 */
	{ 0x0000c91c, 0x00000000 }, /* ANC_CTRL_11 */
	{ 0x0000c920, 0x00000000 }, /* ANC_CTRL_12 */
	{ 0x0000c924, 0x00000000 }, /* ANC_CTRL_13 */
	{ 0x0000ca00, 0x00000000 }, /* ANC_L_CTRL_1 */
	{ 0x0000ca04, 0x00000004 }, /* ANC_L_CTRL_2 */
	{ 0x0000ca08, 0x00000004 }, /* ANC_L_CTRL_3 */
	{ 0x0000ca0c, 0x00000002 }, /* ANC_L_CTRL_4 */
	{ 0x0000ca10, 0x00000000 }, /* ANC_L_CTRL_5 */
	{ 0x0000ca14, 0x00000010 }, /* ANC_L_CTRL_6 */
	{ 0x0000ca18, 0x00000000 }, /* ANC_L_CTRL_7 */
	{ 0x0000ca1c, 0x00000000 }, /* ANC_L_CTRL_8 */
	{ 0x0000ca20, 0x00000000 }, /* ANC_L_CTRL_9 */
	{ 0x0000ca24, 0x00000000 }, /* ANC_L_CTRL_10 */
	{ 0x0000ca28, 0x00000000 }, /* ANC_L_CTRL_11 */
	{ 0x0000ca2c, 0x00000000 }, /* ANC_L_CTRL_12 */
	{ 0x0000ca30, 0x00000000 }, /* ANC_L_CTRL_13 */
	{ 0x0000ca34, 0x00000000 }, /* ANC_L_CTRL_14 */
	{ 0x0000ca38, 0x00000000 }, /* ANC_L_CTRL_15 */
	{ 0x0000ca3c, 0x00000000 }, /* ANC_L_CTRL_16 */
	{ 0x0000ca40, 0x00000000 }, /* ANC_L_CTRL_17 */
	{ 0x0000ca44, 0x00000000 }, /* ANC_L_CTRL_18 */
	{ 0x0000ca48, 0x00000000 }, /* ANC_L_CTRL_19 */
	{ 0x0000ca4c, 0x00000000 }, /* ANC_L_CTRL_20 */
	{ 0x0000ca50, 0x00000000 }, /* ANC_L_CTRL_21 */
	{ 0x0000ca54, 0x00000000 }, /* ANC_L_CTRL_22 */
	{ 0x0000ca58, 0x00000000 }, /* ANC_L_CTRL_23 */
	{ 0x0000ca5c, 0x00000000 }, /* ANC_L_CTRL_24 */
	{ 0x0000ca60, 0x00000000 }, /* ANC_L_CTRL_25 */
	{ 0x0000ca64, 0x00000000 }, /* ANC_L_CTRL_26 */
	{ 0x0000ca68, 0x00000000 }, /* ANC_L_CTRL_27 */
	{ 0x0000ca6c, 0x00000000 }, /* ANC_L_CTRL_28 */
	{ 0x0000ca70, 0x00000000 }, /* ANC_L_CTRL_29 */
	{ 0x0000ca74, 0x00000000 }, /* ANC_L_CTRL_30 */
	{ 0x0000ca78, 0x00000000 }, /* ANC_L_CTRL_31 */
	{ 0x0000ca7c, 0x00000000 }, /* ANC_L_CTRL_32 */
	{ 0x0000ca80, 0x00000000 }, /* ANC_L_CTRL_33 */
	{ 0x0000ca84, 0x00000000 }, /* ANC_L_CTRL_34 */
	{ 0x0000ca88, 0x00000000 }, /* ANC_L_CTRL_35 */
	{ 0x0000ca8c, 0x00000000 }, /* ANC_L_CTRL_36 */
	{ 0x0000ca90, 0x00000000 }, /* ANC_L_CTRL_37 */
	{ 0x0000ca94, 0x00000000 }, /* ANC_L_CTRL_38 */
	{ 0x0000ca98, 0x00000000 }, /* ANC_L_CTRL_39 */
	{ 0x0000ca9c, 0x00000000 }, /* ANC_L_CTRL_40 */
	{ 0x0000caa0, 0x00000000 }, /* ANC_L_CTRL_41 */
	{ 0x0000caa4, 0x00000000 }, /* ANC_L_CTRL_42 */
	{ 0x0000caa8, 0x00000000 }, /* ANC_L_CTRL_43 */
	{ 0x0000caac, 0x00000000 }, /* ANC_L_CTRL_44 */
	{ 0x0000cab0, 0x00000000 }, /* ANC_L_CTRL_45 */
	{ 0x0000cab4, 0x00000000 }, /* ANC_L_CTRL_46 */
	{ 0x0000cab8, 0x00000000 }, /* ANC_L_CTRL_47 */
	{ 0x0000cabc, 0x00000000 }, /* ANC_L_CTRL_48 */
	{ 0x0000cac0, 0x00000000 }, /* ANC_L_CTRL_49 */
	{ 0x0000cac4, 0x00000000 }, /* ANC_L_CTRL_50 */
	{ 0x0000cac8, 0x00000000 }, /* ANC_L_CTRL_51 */
	{ 0x0000cacc, 0x00000000 }, /* ANC_L_CTRL_52 */
	{ 0x0000cad0, 0x00000000 }, /* ANC_L_CTRL_53 */
	{ 0x0000cad4, 0x00000000 }, /* ANC_L_CTRL_54 */
	{ 0x0000cad8, 0x00000000 }, /* ANC_L_CTRL_55 */
	{ 0x0000cadc, 0x00000000 }, /* ANC_L_CTRL_56 */
	{ 0x0000cae0, 0x00000000 }, /* ANC_L_CTRL_57 */
	{ 0x0000cae4, 0x00000000 }, /* ANC_L_CTRL_58 */
	{ 0x0000cae8, 0x00000000 }, /* ANC_L_CTRL_59 */
	{ 0x0000caec, 0x00000000 }, /* ANC_L_CTRL_60 */
	{ 0x0000caf0, 0x00000000 }, /* ANC_L_CTRL_61 */
	{ 0x0000caf4, 0x00000000 }, /* ANC_L_CTRL_DEBUG */
	{ 0x0000caf8, 0x00000000 }, /* ANC_L_CTRL_62 */
	{ 0x0000cafc, 0x00000000 }, /* ANC_L_CTRL_63 */
	{ 0x0000cb00, 0x00000000 }, /* ANC_L_CTRL_64 */
	{ 0x0000cb04, 0x00000000 }, /* ANC_L_CTRL_65 */
	{ 0x0000cb08, 0x00000000 }, /* ANC_L_CTRL_66 */
	{ 0x0000d800, 0x00000000 }, /* AOBRIDGE1_ENABLE */
	{ 0x0000d804, 0x00000000 }, /* AOBRIDGE2_ENABLE */
	{ 0x0000d80c, 0x00000000 }, /* AOBRIDGE1_CH1_CTRL */
	{ 0x0000d810, 0x00000000 }, /* AOBRIDGE1_CH2_CTRL */
	{ 0x0000d814, 0x00000000 }, /* AOBRIDGE1_CH3_CTRL */
	{ 0x0000d818, 0x00000000 }, /* AOBRIDGE1_CH4_CTRL */
	{ 0x0000d81c, 0x00000000 }, /* AOBRIDGE1_CH5_CTRL */
	{ 0x0000d820, 0x00000000 }, /* AOBRIDGE1_CH6_CTRL */
	{ 0x0000d824, 0x00000000 }, /* AOBRIDGE1_CH7_CTRL */
	{ 0x0000d828, 0x00000000 }, /* AOBRIDGE1_CH8_CTRL */
	{ 0x0000d84c, 0x00000000 }, /* AOBRIDGE2_CH1_CTRL */
	{ 0x0000d850, 0x00000000 }, /* AOBRIDGE2_CH2_CTRL */
	{ 0x0000d854, 0x00000000 }, /* AOBRIDGE2_CH3_CTRL */
	{ 0x0000d858, 0x00000000 }, /* AOBRIDGE2_CH4_CTRL */
	{ 0x0000d85c, 0x00000000 }, /* AOBRIDGE2_CH5_CTRL */
	{ 0x0000d860, 0x00000000 }, /* AOBRIDGE2_CH6_CTRL */
	{ 0x0000d864, 0x00000000 }, /* AOBRIDGE2_CH7_CTRL */
	{ 0x0000d868, 0x00000000 }, /* AOBRIDGE2_CH8_CTRL */
	{ 0x0000e000, 0x00000002 }, /* CLOCK32KAO */
	{ 0x0000e004, 0x00000407 }, /* SYSTEM_CLOCK1AO */
	{ 0x0000e008, 0x00000000 }, /* SYSTEM_CLOCK2AO */
	{ 0x0000e018, 0x00000000 }, /* SYSTEM_CLOCK6AO */
	{ 0x0000e020, 0x00000003 }, /* AO_SAMPLE_RATE1 */
	{ 0x0000e024, 0x00000003 }, /* AO_SAMPLE_RATE2 */
	{ 0x0000e028, 0x00000003 }, /* AO_SAMPLE_RATE3 */
	{ 0x0000e400, 0x00000002 }, /* FLL1AO_CONTROL1 */
	{ 0x0000e404, 0x88203004 }, /* FLL1AO_CONTROL2 */
	{ 0x0000e408, 0x00000000 }, /* FLL1AO_CONTROL3 */
	{ 0x0000e40c, 0x21f05001 }, /* FLL1AO_CONTROL4 */
	{ 0x0000e4a0, 0x00000c04 }, /* FLL1AO_GPIO_CLOCK */
	{ 0x0000e800, 0x00000000 }, /* AO_INPUT_CONTROL */
	{ 0x0000e808, 0x00000400 }, /* AO_INPUT_RATE_CONTROL */
	{ 0x0000e814, 0x00000000 }, /* AO_INPUT_CONTROL3 */
	{ 0x0000e818, 0x00000000 }, /* AO_US_ADC_CONTROL */
	{ 0x0000e920, 0x00050020 }, /* INPUT5AO_CONTROL1 */
	{ 0x0000e924, 0x00000000 }, /* IN5LAO_CONTROL1 */
	{ 0x0000e928, 0x10800000 }, /* IN5L_CONTROL2 */
	{ 0x0000e944, 0x00000000 }, /* IN5RAO_CONTROL1 */
	{ 0x0000e948, 0x10800000 }, /* IN5R_CONTROL2 */
	{ 0x0000e960, 0x00050020 }, /* INPUT6AO_CONTROL1 */
	{ 0x0000e964, 0x00000000 }, /* IN6LAO_CONTROL1 */
	{ 0x0000e968, 0x10800000 }, /* IN6L_CONTROL2 */
	{ 0x0000e984, 0x00000000 }, /* IN6RAO_CONTROL1 */
	{ 0x0000e988, 0x10800000 }, /* IN6R_CONTROL2 */
	{ 0x0000e9a0, 0x00050020 }, /* INPUT7AO_CONTROL1 */
	{ 0x0000e9a4, 0x00000000 }, /* IN7LAO_CONTROL1 */
	{ 0x0000e9a8, 0x10800000 }, /* IN7L_CONTROL2 */
	{ 0x0000e9c4, 0x00000000 }, /* IN7RAO_CONTROL1 */
	{ 0x0000e9c8, 0x10800000 }, /* IN7R_CONTROL2 */
	{ 0x0000ea40, 0x00000001 }, /* AO_IN_SIG_DET_CONTROL */
	{ 0x0000ea44, 0x00000002 }, /* AO_INPUT_HPF_CONTROL */
	{ 0x0000ea48, 0x00000022 }, /* AO_INPUT_VOL_CONTROL */
	{ 0x0000f000, 0x00000000 }, /* ASP1AO_ENABLES1 */
	{ 0x0000f004, 0x00000028 }, /* ASP1AO_CONTROL1 */
	{ 0x0000f008, 0x18180200 }, /* ASP1AO_CONTROL2 */
	{ 0x0000f00c, 0x00000002 }, /* ASP1AO_CONTROL3 */
	{ 0x0000f010, 0x03020100 }, /* ASP1AO_FRAME_CONTROL1 */
	{ 0x0000f020, 0x03020100 }, /* ASP1AO_FRAME_CONTROL5 */
	{ 0x0000f030, 0x00000020 }, /* ASP1AO_DATA_CONTROL1 */
	{ 0x0000f040, 0x00000020 }, /* ASP1AO_DATA_CONTROL5 */
	{ 0x0000f410, 0x00000000 }, /* ASP1AOTX1_INPUT1 */
	{ 0x0000f420, 0x00000000 }, /* ASP1AOTX2_INPUT1 */
	{ 0x0000f430, 0x00000000 }, /* ASP1AOTX3_INPUT1 */
	{ 0x0000f440, 0x00000000 }, /* ASP1AOTX4_INPUT1 */
	{ 0x0000f450, 0x00000000 }, /* DSP1AORX1_INPUT1 */
	{ 0x0000f460, 0x00000000 }, /* DSP1AORX2_INPUT1 */
	{ 0x0000f470, 0x00000000 }, /* DSP1AORX3_INPUT1 */
	{ 0x0000f480, 0x00000000 }, /* DSP1AORX4_INPUT1 */
	{ 0x0000f490, 0x00000000 }, /* DSP1AORX5_INPUT1 */
	{ 0x0000f4a0, 0x00000000 }, /* DSP1AORX6_INPUT1 */
	{ 0x0000f4b0, 0x00000000 }, /* DSP1AORX7_INPUT1 */
	{ 0x0000f4c0, 0x00000000 }, /* DSP1AORX8_INPUT1 */
	{ 0x0000f560, 0x00000000 }, /* AOBRIDGE1_IN1_INPUT1 */
	{ 0x0000f570, 0x00000000 }, /* AOBRIDGE1_IN2_INPUT1 */
	{ 0x0000f580, 0x00000000 }, /* AOBRIDGE1_IN3_INPUT1 */
	{ 0x0000f590, 0x00000000 }, /* AOBRIDGE1_IN4_INPUT1 */
	{ 0x0000f5a0, 0x00000000 }, /* AOBRIDGE1_IN5_INPUT1 */
	{ 0x0000f5b0, 0x00000000 }, /* AOBRIDGE1_IN6_INPUT1 */
	{ 0x0000f5c0, 0x00000000 }, /* AOBRIDGE1_IN7_INPUT1 */
	{ 0x0000f5d0, 0x00000000 }, /* AOBRIDGE1_IN8_INPUT1 */
	{ 0x0000fc00, 0x00000000 }, /* AO_US_CONTROL */
	{ 0x0000fc04, 0x00002020 }, /* US1AO_CONTROL */
	{ 0x0000fc08, 0x00000000 }, /* US1AO_DET_CONTROL */
	{ 0x0000fc14, 0x00002020 }, /* US2AO_CONTROL */
	{ 0x0000fc18, 0x00000000 }, /* US2AO_DET_CONTROL */
	{ 0x0000fc24, 0x00002020 }, /* US3AO_CONTROL */
	{ 0x0000fc28, 0x00000000 }, /* US3AO_DET_CONTROL */
	{ 0x00010004, 0x00000000 }, /* AO_CTRL2 */
	{ 0x00017008, 0x00000000 }, /* DSP1_CTRL_SETUP */
	{ 0x00017208, 0x00000000 }, /* DSP1AO_CTRL_SETUP */
	{ 0x00017554, 0x00000000 }, /* CODEC_AO_BRIDGE_ERR_HADDR_ERR */
	{ 0x00017558, 0x00000000 }, /* AO_CODEC_BRIDGE_ERR_HADDR_ERR */
	{ 0x00017560, 0x00000003 }, /* FLL_DSP_CTRL */
	{ 0x00017580, 0x00000000 }, /* IN_PDMCLK_SEL */
	{ 0x00017584, 0x00000000 }, /* AUXPDM_SWM_SEL */
	{ 0x00017588, 0x00000000 }, /* ASP2_OUT5_SEL */
	{ 0x00018000, 0x00000000 }, /* IRQ1_CFG */
	{ 0x00018110, 0xffffffff }, /* IRQ1_MASK_1 */
	{ 0x00018114, 0xffffffff }, /* IRQ1_MASK_2 */
	{ 0x00018118, 0xffffffff }, /* IRQ1_MASK_3 */
	{ 0x0001811c, 0xffffffff }, /* IRQ1_MASK_4 */
	{ 0x00018120, 0xffffffff }, /* IRQ1_MASK_5 */
	{ 0x00018124, 0xffffffff }, /* IRQ1_MASK_6 */
	{ 0x00018128, 0xffffffff }, /* IRQ1_MASK_7 */
	{ 0x0001812c, 0xffffffff }, /* IRQ1_MASK_8 */
	{ 0x00018130, 0xffffffff }, /* IRQ1_MASK_9 */
	{ 0x00018134, 0xffffffff }, /* IRQ1_MASK_10 */
	{ 0x00018138, 0xffffffff }, /* IRQ1_MASK_11 */
	{ 0x0001813c, 0xffffffff }, /* IRQ1_MASK_12 */
	{ 0x00018140, 0xffffffff }, /* IRQ1_MASK_13 */
	{ 0x00018144, 0xffffffff }, /* IRQ1_MASK_14 */
	{ 0x00018148, 0xffffffff }, /* IRQ1_MASK_15 */
	{ 0x00018150, 0xffffffff }, /* IRQ1_MASK_17 */
	{ 0x00018154, 0xffffffff }, /* IRQ1_MASK_18 */
	{ 0x00018158, 0xffffffff }, /* IRQ1_MASK_19 */
	{ 0x00018238, 0xffff0000 }, /* IRQ1_EDGE_11 */
	{ 0x00200400, 0x00000000 }, /* CPF1_RX_GPR_CONTROL1 */
	{ 0x00210000, 0x00000000 }, /* CPF1_TX_RDDATA1 */
	{ 0x00218000, 0x00000000 }, /* CPF1_TX_RDDATA2 */
};

static const struct regmap_range cs47l96_dsp1_forbidden_ranges[] = {
	regmap_reg_range(0x0000000, 0x1ffffff),
};

static const struct regmap_range cs47l96_dsp1_ranges[] = {
	regmap_reg_range(0x2000000, 0x2017ff0),	/* XM packed */
	regmap_reg_range(0x25e0000, 0x25e4840),	/* system info */
	regmap_reg_range(0x2800000, 0x281fff4),	/* XM unpacked24 */
	regmap_reg_range(0x2b80000, 0x2b805d8),	/* control registers */
	regmap_reg_range(0x2bc1000, 0x2bcd020),	/* control registers */
	regmap_reg_range(0x2c00000, 0x2c11ff0),	/* YM packed */
	regmap_reg_range(0x3400000, 0x3417ff4),	/* YM unpacked24 */
	regmap_reg_range(0x3800000, 0x3813fe8),	/* PM */
};

/*
 * DSP packed memory regions can only be accessed as bulk transfers
 * of the correct transfer length. Mark them precious to prevent code
 * that wouldn't understand this restriction from trying to access them
 */
static const struct regmap_range cs47l96_dsp1_precious_ranges[] = {
	regmap_reg_range(0x2000000, 0x2017ff0),	/* XM packed */
	regmap_reg_range(0x2c00000, 0x2c11ff0),	/* YM packed */
	regmap_reg_range(0x3800000, 0x3813fe8),	/* PM */
};

static const struct regmap_access_table cs47l96_dsp1_readable = {
	.yes_ranges = cs47l96_dsp1_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l96_dsp1_ranges),
	.no_ranges = cs47l96_dsp1_forbidden_ranges,
	.n_no_ranges = ARRAY_SIZE(cs47l96_dsp1_forbidden_ranges),
};

static const struct regmap_access_table cs47l96_dsp1_precious = {
	.yes_ranges = cs47l96_dsp1_precious_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l96_dsp1_precious_ranges),
};

static const struct regmap_range cs47l96_dsp1ao_forbidden_ranges[] = {
	regmap_reg_range(0x0000000, 0x3ffffff),
};

static const struct regmap_range cs47l96_dsp1ao_ranges[] = {
	regmap_reg_range(0x4000000, 0x408fff0),	/* XM packed */
	regmap_reg_range(0x45e0000, 0x45e4840),	/* system info */
	regmap_reg_range(0x4800000, 0x48bfff4),	/* XM unpacked24 */
	regmap_reg_range(0x4b80000, 0x4b805d8),	/* control registers */
	regmap_reg_range(0x4bc1000, 0x4bcd020),	/* control registers */
	regmap_reg_range(0x4c00000, 0x4c2fff0),	/* YM packed */
	regmap_reg_range(0x5400000, 0x543fff4),	/* YM unpacked24 */
	regmap_reg_range(0x5800000, 0x5845fe8),	/* PM */
};

static const struct regmap_range cs47l96_dsp1ao_precious_ranges[] = {
	regmap_reg_range(0x4000000, 0x408fff0),	/* XM packed */
	regmap_reg_range(0x4c00000, 0x4c2fff0),	/* YM packed */
	regmap_reg_range(0x5800000, 0x5845fe8),	/* PM */
};

static const struct regmap_access_table cs47l96_dsp1ao_readable = {
	.yes_ranges = cs47l96_dsp1ao_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l96_dsp1ao_ranges),
	.no_ranges = cs47l96_dsp1ao_forbidden_ranges,
	.n_no_ranges = ARRAY_SIZE(cs47l96_dsp1ao_forbidden_ranges),
};

static const struct regmap_access_table cs47l96_dsp1ao_precious = {
	.yes_ranges = cs47l96_dsp1ao_precious_ranges,
	.n_yes_ranges = ARRAY_SIZE(cs47l96_dsp1ao_precious_ranges),
};

static bool cs47l96_readable_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case TACNA_DEVID:
	case TACNA_REVID:
	case TACNA_OTPID:
	case TACNA_SFT_RESET:
	case TACNA_MCU_CTRL1:
	case TACNA_GPIO_STATUS1:
	case TACNA_GPIO1_CTRL1:
	case TACNA_GPIO2_CTRL1:
	case TACNA_GPIO3_CTRL1:
	case TACNA_GPIO4_CTRL1:
	case TACNA_GPIO5_CTRL1:
	case TACNA_GPIO6_CTRL1:
	case TACNA_GPIO7_CTRL1:
	case TACNA_GPIO8_CTRL1:
	case TACNA_GPIO9_CTRL1:
	case TACNA_GPIO10_CTRL1:
	case TACNA_GPIO11_CTRL1:
	case TACNA_GPIO12_CTRL1:
	case TACNA_GPIO13_CTRL1:
	case TACNA_GPIO14_CTRL1:
	case TACNA_GPIO15_CTRL1:
	case TACNA_GPIO16_CTRL1:
	case TACNA_GPIO17_CTRL1:
	case TACNA_GPIO18_CTRL1:
	case TACNA_GPIO19_CTRL1:
	case TACNA_GPIO20_CTRL1:
	case TACNA_GPIO21_CTRL1:
	case TACNA_GPIO22_CTRL1:
	case TACNA_GPIO23_CTRL1:
	case TACNA_GPIO24_CTRL1:
	case TACNA_GPIO25_CTRL1:
	case TACNA_GPIO26_CTRL1:
	case TACNA_GPIO27_CTRL1:
	case TACNA_SPI1_CFG_1:
	case TACNA_CTRL_IF_CFG2:
	case TACNA_OUTPUT_SYS_CLK:
	case TACNA_OUTPUT_ASYNC_CLK:
	case TACNA_SLIMBUS_PAD_CTRL:
	case TACNA_CLKGEN_PAD_CTRL:
	case TACNA_DMIC_PAD_CTRL:
	case TACNA_SOUNDWIRE_CTRL:
	case TACNA_AUXPDM_CTRL:
	case TACNA_ASP1_DSD_CTRL:
	case TACNA_OUTPUT_DSP_CLK:
	case TACNA_I2C_CTRL:
	case TACNA_SPI2_CFG_1:
	case TACNA_SWIRE_MASTER_CTRL:
	case TACNA_OUTPUT_AO_CLK:
	case TACNA_CLOCK32K:
	case TACNA_SYSTEM_CLOCK1:
	case TACNA_SYSTEM_CLOCK2:
	case TACNA_SYSTEM_CLOCK6:
	case TACNA_SAMPLE_RATE1:
	case TACNA_SAMPLE_RATE2:
	case TACNA_SAMPLE_RATE3:
	case TACNA_SAMPLE_RATE_STATUS1:
	case TACNA_SAMPLE_RATE_STATUS2:
	case TACNA_SAMPLE_RATE_STATUS3:
	case TACNA_ASYNC_CLOCK1:
	case TACNA_ASYNC_CLOCK2:
	case TACNA_ASYNC_CLOCK5:
	case TACNA_ASYNC_SAMPLE_RATE1:
	case TACNA_ASYNC_SAMPLE_RATE2:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS1:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS2:
	case TACNA_DSP_CLOCK1:
	case TACNA_DSP_CLOCK3:
	case TACNA_DSP_CLOCK4:
	case TACNA_RATE_ESTIMATOR1:
	case TACNA_RATE_ESTIMATOR2:
	case TACNA_RATE_ESTIMATOR3:
	case TACNA_RATE_ESTIMATOR4:
	case TACNA_RATE_ESTIMATOR5:
	case TACNA_FLL1_CONTROL1:
	case TACNA_FLL1_CONTROL2:
	case TACNA_FLL1_CONTROL3:
	case TACNA_FLL1_CONTROL4:
	case TACNA_FLL1_CONTROL5:
	case TACNA_FLL1_CONTROL6:
	case TACNA_FLL1_GPIO_CLOCK:
	case TACNA_FLL2_CONTROL1:
	case TACNA_FLL2_CONTROL2:
	case TACNA_FLL2_CONTROL3:
	case TACNA_FLL2_CONTROL4:
	case TACNA_FLL2_CONTROL5:
	case TACNA_FLL2_CONTROL6:
	case TACNA_FLL2_GPIO_CLOCK:
	case TACNA_CHARGE_PUMP1:
	case TACNA_LDO2_CTRL1:
	case TACNA_MICBIAS_CTRL1:
	case TACNA_MICBIAS_CTRL2:
	case TACNA_MICBIAS_CTRL5:
	case TACNA_MICBIAS_CTRL6:
	case TACNA_HP_CTRL:
	case TACNA_HP1L_CTRL:
	case TACNA_HP1R_CTRL:
	case TACNA_OUTPUT_PATH_CFG1:
	case TACNA_OUTPUT_PATH_CFG3:
	case TACNA_DAC_CLK_CONTROL1:
	case TACNA_DAC_CLK_CONTROL2:
	case TACNA_DAC_CLK_CONTROL3:
	case TACNA_OUTHL_CONTROL1:
	case TACNA_OUTHR_CONTROL1:
	case TACNA_LDO1_CONTROL1:
	case TACNA_MICD_CLAMP_CONTROL:
	case TACNA_JACK_DETECT:
	case TACNA_IRQ1_CTRL_AOD:
	case TACNA_AOD_PAD_CTRL:
	case TACNA_IRQ1_EINT_AOD:
	case TACNA_IRQ1_MASK_AOD:
	case TACNA_IRQ1_STS_AOD:
	case TACNA_AOD_EOS_STS:
	case TACNA_IRQ_EOS_CTRL_AOD:
	case TACNA_JACK_PUP_THRS_CTRL:
	case TACNA_HPDET1_CONTROL1:
	case TACNA_HPDET1_STATUS1:
	case TACNA_MICDET1_CONTROL1:
	case TACNA_MICDET1_CONTROL2:
	case TACNA_MICDET1_STATUS1:
	case TACNA_MICDET2_CONTROL1:
	case TACNA_MICDET2_CONTROL2:
	case TACNA_MICDET2_STATUS1:
	case TACNA_MICDET_COMP_CTRL:
	case TACNA_GP_SWITCH:
	case TACNA_ACCDET_DEBOUNCE:
	case TACNA_JACKDET2_PULSE_CTRL1:
	case TACNA_INPUT_CONTROL:
	case TACNA_INPUT_STATUS:
	case TACNA_INPUT_RATE_CONTROL:
	case TACNA_INPUT_CONTROL2:
	case TACNA_INPUT_CONTROL3:
	case TACNA_US_ADC_CONTROL:
	case TACNA_INPUT1_CONTROL1:
	case TACNA_IN1L_CONTROL1:
	case TACNA_IN1L_CONTROL2:
	case TACNA_IN1R_CONTROL1:
	case TACNA_IN1R_CONTROL2:
	case TACNA_INPUT2_CONTROL1:
	case TACNA_IN2L_CONTROL1:
	case TACNA_IN2L_CONTROL2:
	case TACNA_IN2R_CONTROL1:
	case TACNA_IN2R_CONTROL2:
	case TACNA_INPUT3_CONTROL1:
	case TACNA_IN3L_CONTROL1:
	case TACNA_IN3L_CONTROL2:
	case TACNA_IN3R_CONTROL1:
	case TACNA_IN3R_CONTROL2:
	case TACNA_INPUT4_CONTROL1:
	case TACNA_IN4L_CONTROL1:
	case TACNA_IN4L_CONTROL2:
	case TACNA_IN4R_CONTROL1:
	case TACNA_IN4R_CONTROL2:
	case TACNA_IN_SIG_DET_CONTROL:
	case TACNA_INPUT_HPF_CONTROL:
	case TACNA_INPUT_VOL_CONTROL:
	case TACNA_ANC_SRC:
	case TACNA_AUXPDM_CONTROL1:
	case TACNA_AUXPDM_CONTROL2:
	case TACNA_AUXPDM1_CONTROL1:
	case TACNA_AUXPDM2_CONTROL1:
	case TACNA_AUXPDM3_CONTROL1:
	case TACNA_DACMON_CONTROL1:
	case TACNA_OUTPUT_ENABLE_1:
	case TACNA_OUTPUT_STATUS_1:
	case TACNA_OUTPUT_CONTROL_1:
	case TACNA_OUTPUT_VOLUME_RAMP:
	case TACNA_OUT1L_VOLUME_1:
	case TACNA_OUT1L_CONTROL_1:
	case TACNA_OUT1L_VOLUME_3:
	case TACNA_OUT1R_VOLUME_1:
	case TACNA_OUT1R_CONTROL_1:
	case TACNA_OUT1R_VOLUME_3:
	case TACNA_OUT5L_VOLUME_1:
	case TACNA_OUT5L_CONTROL_1:
	case TACNA_OUT5PDM_CONTROL_1:
	case TACNA_OUT5R_VOLUME_1:
	case TACNA_OUT5R_CONTROL_1:
	case TACNA_OUTAUX1L_ENABLE_1:
	case TACNA_OUTAUX1L_VOLUME_1:
	case TACNA_OUTAUX1L_CONTROL_1:
	case TACNA_OUTAUX1L_VOLUME_3:
	case TACNA_OUTAUX1R_ENABLE_1:
	case TACNA_OUTAUX1R_VOLUME_1:
	case TACNA_OUTAUX1R_CONTROL_1:
	case TACNA_OUTAUX1R_VOLUME_3:
	case TACNA_OUTPUT_AEC_ENABLE_1:
	case TACNA_OUTPUT_AEC_STATUS_1:
	case TACNA_OUTPUT_AEC_CONTROL_1:
	case TACNA_OUTPUT_NG_CONTROL_1:
	case TACNA_EDRE_ENABLE:
	case TACNA_EDRE_MANUAL:
	case TACNA_FRF_COEFF_1L_1:
	case TACNA_FRF_COEFF_1L_2:
	case TACNA_FRF_COEFF_1R_1:
	case TACNA_FRF_COEFF_1R_2:
	case TACNA_FRF_COEFF_5L_1:
	case TACNA_FRF_COEFF_5L_2:
	case TACNA_FRF_COEFF_5R_1:
	case TACNA_FRF_COEFF_5R_2:
	case TACNA_OUTH_ENABLE_1:
	case TACNA_OUTH_CONFIG_1:
	case TACNA_OUTHL_VOLUME_1:
	case TACNA_OUTHR_VOLUME_1:
	case TACNA_OUTH_AUX_MIX_CONTROL_1:
	case TACNA_OUTH_VOLUME_RAMP1:
	case TACNA_OUTH_CFG2:
	case TACNA_OUTH_CFG5:
	case TACNA_OUTH_CFG9:
	case TACNA_DSD1_CONTROL1:
	case TACNA_DSD1_VOLUME1:
	case TACNA_DOP1_CONTROL1:
	case TACNA_OUTH_DSD_PCM:
	case TACNA_OUTH_HP_CONFIG:
	case TACNA_OUTH_PCM_CONTROL1:
	case TACNA_OUTH_PCM_CONTROL4:
	case TACNA_OUTH_PCM_CONTROL5:
	case TACNA_OUTH_PCM_CONTROL6:
	case TACNA_OUTH_PCM_CONTROL7:
	case TACNA_OUTH_PCM_CONTROL8:
	case TACNA_OUTH_PCM_CONTROL9:
	case TACNA_OUTH_PCM_CONTROL10:
	case TACNA_OUTH_PCM_CONTROL11:
	case TACNA_OUTH_PCM_CONTROL12:
	case TACNA_OUTH_PCM_CONTROL13:
	case TACNA_OUTH_PCM_CONTROL14:
	case TACNA_OUTH_PCM_CONTROL15:
	case TACNA_OUTH_PCM_CONTROL16:
	case TACNA_OUTH_PCM_CONTROL17:
	case TACNA_OUTH_PCM_CONTROL18:
	case TACNA_OUTH_PCM_CONTROL19:
	case TACNA_OUTH_PCM_CONTROL20:
	case TACNA_OUTH_PCM_CONTROL21:
	case TACNA_OUTH_PCM_CONTROL22:
	case TACNA_ASP1_ENABLES1:
	case TACNA_ASP1_CONTROL1:
	case TACNA_ASP1_CONTROL2:
	case TACNA_ASP1_CONTROL3:
	case TACNA_ASP1_FRAME_CONTROL1:
	case TACNA_ASP1_FRAME_CONTROL2:
	case TACNA_ASP1_FRAME_CONTROL5:
	case TACNA_ASP1_FRAME_CONTROL6:
	case TACNA_ASP1_DATA_CONTROL1:
	case TACNA_ASP1_DATA_CONTROL5:
	case TACNA_ASP2_ENABLES1:
	case TACNA_ASP2_CONTROL1:
	case TACNA_ASP2_CONTROL2:
	case TACNA_ASP2_CONTROL3:
	case TACNA_ASP2_FRAME_CONTROL1:
	case TACNA_ASP2_FRAME_CONTROL5:
	case TACNA_ASP2_DATA_CONTROL1:
	case TACNA_ASP2_DATA_CONTROL5:
	case TACNA_ASP3_ENABLES1:
	case TACNA_ASP3_CONTROL1:
	case TACNA_ASP3_CONTROL2:
	case TACNA_ASP3_CONTROL3:
	case TACNA_ASP3_FRAME_CONTROL1:
	case TACNA_ASP3_FRAME_CONTROL5:
	case TACNA_ASP3_DATA_CONTROL1:
	case TACNA_ASP3_DATA_CONTROL5:
	case TACNA_SWIRE1_CTRL_PORT1:
	case TACNA_SWIRE1_CTRL_PORT2:
	case TACNA_SWIRE1_CTRL_PORT3:
	case TACNA_SWIRE1_CTRL_PORT4:
	case TACNA_SWIRE1_FIFO_LATENCY:
	case TACNA_SWIRE1_CLK_REF1:
	case TACNA_SLIMBUS_RX_PORTS1:
	case TACNA_SLIMBUS_RX_PORTS2:
	case TACNA_SLIMBUS_TX_PORTS1:
	case TACNA_SLIMBUS_TX_PORTS2:
	case TACNA_SLIMBUS_RX_RATES1:
	case TACNA_SLIMBUS_RX_RATES2:
	case TACNA_SLIMBUS_TX_RATES1:
	case TACNA_SLIMBUS_TX_RATES2:
	case TACNA_SLIMBUS_CHANNEL_ENABLE:
	case TACNA_SLIMBUS_PORT_STATUS:
	case TACNA_SLIMBUS_SLIMCLK_REF_GEAR:
	case TACNA_SLIMBUS_AHB_STATUS:
	case TACNA_SLIMBUS_APB_STATUS:
	case TACNA_SLIMBUS_AHB_2_STATUS:
	case TACNA_SLIMBUS_APB_2_STATUS:
	case TACNA_PWM1_INPUT1:
	case TACNA_PWM1_INPUT2:
	case TACNA_PWM1_INPUT3:
	case TACNA_PWM1_INPUT4:
	case TACNA_PWM2_INPUT1:
	case TACNA_PWM2_INPUT2:
	case TACNA_PWM2_INPUT3:
	case TACNA_PWM2_INPUT4:
	case TACNA_OUTHL_INPUT1:
	case TACNA_OUTHL_INPUT2:
	case TACNA_OUTHL_INPUT3:
	case TACNA_OUTHL_INPUT4:
	case TACNA_OUTHR_INPUT1:
	case TACNA_OUTHR_INPUT2:
	case TACNA_OUTHR_INPUT3:
	case TACNA_OUTHR_INPUT4:
	case TACNA_OUT1L_INPUT1:
	case TACNA_OUT1L_INPUT2:
	case TACNA_OUT1L_INPUT3:
	case TACNA_OUT1L_INPUT4:
	case TACNA_OUT1R_INPUT1:
	case TACNA_OUT1R_INPUT2:
	case TACNA_OUT1R_INPUT3:
	case TACNA_OUT1R_INPUT4:
	case TACNA_OUT5L_INPUT1:
	case TACNA_OUT5L_INPUT2:
	case TACNA_OUT5L_INPUT3:
	case TACNA_OUT5L_INPUT4:
	case TACNA_OUT5R_INPUT1:
	case TACNA_OUT5R_INPUT2:
	case TACNA_OUT5R_INPUT3:
	case TACNA_OUT5R_INPUT4:
	case TACNA_OUTAUX1L_INPUT1:
	case TACNA_OUTAUX1L_INPUT2:
	case TACNA_OUTAUX1L_INPUT3:
	case TACNA_OUTAUX1L_INPUT4:
	case TACNA_OUTAUX1R_INPUT1:
	case TACNA_OUTAUX1R_INPUT2:
	case TACNA_OUTAUX1R_INPUT3:
	case TACNA_OUTAUX1R_INPUT4:
	case TACNA_ASP1TX1_INPUT1:
	case TACNA_ASP1TX1_INPUT2:
	case TACNA_ASP1TX1_INPUT3:
	case TACNA_ASP1TX1_INPUT4:
	case TACNA_ASP1TX2_INPUT1:
	case TACNA_ASP1TX2_INPUT2:
	case TACNA_ASP1TX2_INPUT3:
	case TACNA_ASP1TX2_INPUT4:
	case TACNA_ASP1TX3_INPUT1:
	case TACNA_ASP1TX3_INPUT2:
	case TACNA_ASP1TX3_INPUT3:
	case TACNA_ASP1TX3_INPUT4:
	case TACNA_ASP1TX4_INPUT1:
	case TACNA_ASP1TX4_INPUT2:
	case TACNA_ASP1TX4_INPUT3:
	case TACNA_ASP1TX4_INPUT4:
	case TACNA_ASP1TX5_INPUT1:
	case TACNA_ASP1TX5_INPUT2:
	case TACNA_ASP1TX5_INPUT3:
	case TACNA_ASP1TX5_INPUT4:
	case TACNA_ASP1TX6_INPUT1:
	case TACNA_ASP1TX6_INPUT2:
	case TACNA_ASP1TX6_INPUT3:
	case TACNA_ASP1TX6_INPUT4:
	case TACNA_ASP1TX7_INPUT1:
	case TACNA_ASP1TX7_INPUT2:
	case TACNA_ASP1TX7_INPUT3:
	case TACNA_ASP1TX7_INPUT4:
	case TACNA_ASP1TX8_INPUT1:
	case TACNA_ASP1TX8_INPUT2:
	case TACNA_ASP1TX8_INPUT3:
	case TACNA_ASP1TX8_INPUT4:
	case TACNA_ASP2TX1_INPUT1:
	case TACNA_ASP2TX1_INPUT2:
	case TACNA_ASP2TX1_INPUT3:
	case TACNA_ASP2TX1_INPUT4:
	case TACNA_ASP2TX2_INPUT1:
	case TACNA_ASP2TX2_INPUT2:
	case TACNA_ASP2TX2_INPUT3:
	case TACNA_ASP2TX2_INPUT4:
	case TACNA_ASP2TX3_INPUT1:
	case TACNA_ASP2TX3_INPUT2:
	case TACNA_ASP2TX3_INPUT3:
	case TACNA_ASP2TX3_INPUT4:
	case TACNA_ASP2TX4_INPUT1:
	case TACNA_ASP2TX4_INPUT2:
	case TACNA_ASP2TX4_INPUT3:
	case TACNA_ASP2TX4_INPUT4:
	case TACNA_ASP3TX1_INPUT1:
	case TACNA_ASP3TX1_INPUT2:
	case TACNA_ASP3TX1_INPUT3:
	case TACNA_ASP3TX1_INPUT4:
	case TACNA_ASP3TX2_INPUT1:
	case TACNA_ASP3TX2_INPUT2:
	case TACNA_ASP3TX2_INPUT3:
	case TACNA_ASP3TX2_INPUT4:
	case TACNA_ASP3TX3_INPUT1:
	case TACNA_ASP3TX3_INPUT2:
	case TACNA_ASP3TX3_INPUT3:
	case TACNA_ASP3TX3_INPUT4:
	case TACNA_ASP3TX4_INPUT1:
	case TACNA_ASP3TX4_INPUT2:
	case TACNA_ASP3TX4_INPUT3:
	case TACNA_ASP3TX4_INPUT4:
	case TACNA_SLIMTX1_INPUT1:
	case TACNA_SLIMTX1_INPUT2:
	case TACNA_SLIMTX1_INPUT3:
	case TACNA_SLIMTX1_INPUT4:
	case TACNA_SLIMTX2_INPUT1:
	case TACNA_SLIMTX2_INPUT2:
	case TACNA_SLIMTX2_INPUT3:
	case TACNA_SLIMTX2_INPUT4:
	case TACNA_SLIMTX3_INPUT1:
	case TACNA_SLIMTX3_INPUT2:
	case TACNA_SLIMTX3_INPUT3:
	case TACNA_SLIMTX3_INPUT4:
	case TACNA_SLIMTX4_INPUT1:
	case TACNA_SLIMTX4_INPUT2:
	case TACNA_SLIMTX4_INPUT3:
	case TACNA_SLIMTX4_INPUT4:
	case TACNA_SLIMTX5_INPUT1:
	case TACNA_SLIMTX5_INPUT2:
	case TACNA_SLIMTX5_INPUT3:
	case TACNA_SLIMTX5_INPUT4:
	case TACNA_SLIMTX6_INPUT1:
	case TACNA_SLIMTX6_INPUT2:
	case TACNA_SLIMTX6_INPUT3:
	case TACNA_SLIMTX6_INPUT4:
	case TACNA_SLIMTX7_INPUT1:
	case TACNA_SLIMTX7_INPUT2:
	case TACNA_SLIMTX7_INPUT3:
	case TACNA_SLIMTX7_INPUT4:
	case TACNA_SLIMTX8_INPUT1:
	case TACNA_SLIMTX8_INPUT2:
	case TACNA_SLIMTX8_INPUT3:
	case TACNA_SLIMTX8_INPUT4:
	case TACNA_ASRC1_IN1L_INPUT1:
	case TACNA_ASRC1_IN1R_INPUT1:
	case TACNA_ASRC1_IN2L_INPUT1:
	case TACNA_ASRC1_IN2R_INPUT1:
	case TACNA_ASRC2_IN1L_INPUT1:
	case TACNA_ASRC2_IN1R_INPUT1:
	case TACNA_ASRC2_IN2L_INPUT1:
	case TACNA_ASRC2_IN2R_INPUT1:
	case TACNA_ISRC1INT1_INPUT1:
	case TACNA_ISRC1INT2_INPUT1:
	case TACNA_ISRC1DEC1_INPUT1:
	case TACNA_ISRC1DEC2_INPUT1:
	case TACNA_ISRC2INT1_INPUT1:
	case TACNA_ISRC2INT2_INPUT1:
	case TACNA_ISRC2DEC1_INPUT1:
	case TACNA_ISRC2DEC2_INPUT1:
	case TACNA_EQ1_INPUT1:
	case TACNA_EQ1_INPUT2:
	case TACNA_EQ1_INPUT3:
	case TACNA_EQ1_INPUT4:
	case TACNA_EQ2_INPUT1:
	case TACNA_EQ2_INPUT2:
	case TACNA_EQ2_INPUT3:
	case TACNA_EQ2_INPUT4:
	case TACNA_EQ3_INPUT1:
	case TACNA_EQ3_INPUT2:
	case TACNA_EQ3_INPUT3:
	case TACNA_EQ3_INPUT4:
	case TACNA_EQ4_INPUT1:
	case TACNA_EQ4_INPUT2:
	case TACNA_EQ4_INPUT3:
	case TACNA_EQ4_INPUT4:
	case TACNA_DRC1L_INPUT1:
	case TACNA_DRC1L_INPUT2:
	case TACNA_DRC1L_INPUT3:
	case TACNA_DRC1L_INPUT4:
	case TACNA_DRC1R_INPUT1:
	case TACNA_DRC1R_INPUT2:
	case TACNA_DRC1R_INPUT3:
	case TACNA_DRC1R_INPUT4:
	case TACNA_DRC2L_INPUT1:
	case TACNA_DRC2L_INPUT2:
	case TACNA_DRC2L_INPUT3:
	case TACNA_DRC2L_INPUT4:
	case TACNA_DRC2R_INPUT1:
	case TACNA_DRC2R_INPUT2:
	case TACNA_DRC2R_INPUT3:
	case TACNA_DRC2R_INPUT4:
	case TACNA_LHPF1_INPUT1:
	case TACNA_LHPF1_INPUT2:
	case TACNA_LHPF1_INPUT3:
	case TACNA_LHPF1_INPUT4:
	case TACNA_LHPF2_INPUT1:
	case TACNA_LHPF2_INPUT2:
	case TACNA_LHPF2_INPUT3:
	case TACNA_LHPF2_INPUT4:
	case TACNA_LHPF3_INPUT1:
	case TACNA_LHPF3_INPUT2:
	case TACNA_LHPF3_INPUT3:
	case TACNA_LHPF3_INPUT4:
	case TACNA_LHPF4_INPUT1:
	case TACNA_LHPF4_INPUT2:
	case TACNA_LHPF4_INPUT3:
	case TACNA_LHPF4_INPUT4:
	case TACNA_DFC1_CH1_INPUT1:
	case TACNA_DFC1_CH2_INPUT1:
	case TACNA_DFC1_CH3_INPUT1:
	case TACNA_DFC1_CH4_INPUT1:
	case TACNA_DFC1_CH5_INPUT1:
	case TACNA_DFC1_CH6_INPUT1:
	case TACNA_DFC1_CH7_INPUT1:
	case TACNA_DFC1_CH8_INPUT1:
	case TACNA_AOBRIDGE2_IN1_INPUT1:
	case TACNA_AOBRIDGE2_IN1_INPUT2:
	case TACNA_AOBRIDGE2_IN1_INPUT3:
	case TACNA_AOBRIDGE2_IN1_INPUT4:
	case TACNA_AOBRIDGE2_IN2_INPUT1:
	case TACNA_AOBRIDGE2_IN2_INPUT2:
	case TACNA_AOBRIDGE2_IN2_INPUT3:
	case TACNA_AOBRIDGE2_IN2_INPUT4:
	case TACNA_AOBRIDGE2_IN3_INPUT1:
	case TACNA_AOBRIDGE2_IN3_INPUT2:
	case TACNA_AOBRIDGE2_IN3_INPUT3:
	case TACNA_AOBRIDGE2_IN3_INPUT4:
	case TACNA_AOBRIDGE2_IN4_INPUT1:
	case TACNA_AOBRIDGE2_IN4_INPUT2:
	case TACNA_AOBRIDGE2_IN4_INPUT3:
	case TACNA_AOBRIDGE2_IN4_INPUT4:
	case TACNA_AOBRIDGE2_IN5_INPUT1:
	case TACNA_AOBRIDGE2_IN5_INPUT2:
	case TACNA_AOBRIDGE2_IN5_INPUT3:
	case TACNA_AOBRIDGE2_IN5_INPUT4:
	case TACNA_AOBRIDGE2_IN6_INPUT1:
	case TACNA_AOBRIDGE2_IN6_INPUT2:
	case TACNA_AOBRIDGE2_IN6_INPUT3:
	case TACNA_AOBRIDGE2_IN6_INPUT4:
	case TACNA_AOBRIDGE2_IN7_INPUT1:
	case TACNA_AOBRIDGE2_IN7_INPUT2:
	case TACNA_AOBRIDGE2_IN7_INPUT3:
	case TACNA_AOBRIDGE2_IN7_INPUT4:
	case TACNA_AOBRIDGE2_IN8_INPUT1:
	case TACNA_AOBRIDGE2_IN8_INPUT2:
	case TACNA_AOBRIDGE2_IN8_INPUT3:
	case TACNA_AOBRIDGE2_IN8_INPUT4:
	case TACNA_DSP1RX1_INPUT1:
	case TACNA_DSP1RX1_INPUT2:
	case TACNA_DSP1RX1_INPUT3:
	case TACNA_DSP1RX1_INPUT4:
	case TACNA_DSP1RX2_INPUT1:
	case TACNA_DSP1RX2_INPUT2:
	case TACNA_DSP1RX2_INPUT3:
	case TACNA_DSP1RX2_INPUT4:
	case TACNA_DSP1RX3_INPUT1:
	case TACNA_DSP1RX3_INPUT2:
	case TACNA_DSP1RX3_INPUT3:
	case TACNA_DSP1RX3_INPUT4:
	case TACNA_DSP1RX4_INPUT1:
	case TACNA_DSP1RX4_INPUT2:
	case TACNA_DSP1RX4_INPUT3:
	case TACNA_DSP1RX4_INPUT4:
	case TACNA_DSP1RX5_INPUT1:
	case TACNA_DSP1RX5_INPUT2:
	case TACNA_DSP1RX5_INPUT3:
	case TACNA_DSP1RX5_INPUT4:
	case TACNA_DSP1RX6_INPUT1:
	case TACNA_DSP1RX6_INPUT2:
	case TACNA_DSP1RX6_INPUT3:
	case TACNA_DSP1RX6_INPUT4:
	case TACNA_DSP1RX7_INPUT1:
	case TACNA_DSP1RX7_INPUT2:
	case TACNA_DSP1RX7_INPUT3:
	case TACNA_DSP1RX7_INPUT4:
	case TACNA_DSP1RX8_INPUT1:
	case TACNA_DSP1RX8_INPUT2:
	case TACNA_DSP1RX8_INPUT3:
	case TACNA_DSP1RX8_INPUT4:
	case TACNA_DSP1RX9_INPUT1:
	case TACNA_DSP1RX9_INPUT2:
	case TACNA_DSP1RX9_INPUT3:
	case TACNA_DSP1RX9_INPUT4:
	case TACNA_DSP1RX10_INPUT1:
	case TACNA_DSP1RX10_INPUT2:
	case TACNA_DSP1RX10_INPUT3:
	case TACNA_DSP1RX10_INPUT4:
	case TACNA_DSP1RX11_INPUT1:
	case TACNA_DSP1RX11_INPUT2:
	case TACNA_DSP1RX11_INPUT3:
	case TACNA_DSP1RX11_INPUT4:
	case TACNA_DSP1RX12_INPUT1:
	case TACNA_DSP1RX12_INPUT2:
	case TACNA_DSP1RX12_INPUT3:
	case TACNA_DSP1RX12_INPUT4:
	case TACNA_SWIRE1_DP1TX1_INPUT1:
	case TACNA_SWIRE1_DP1TX1_INPUT2:
	case TACNA_SWIRE1_DP1TX1_INPUT3:
	case TACNA_SWIRE1_DP1TX1_INPUT4:
	case TACNA_SWIRE1_DP1TX2_INPUT1:
	case TACNA_SWIRE1_DP1TX2_INPUT2:
	case TACNA_SWIRE1_DP1TX2_INPUT3:
	case TACNA_SWIRE1_DP1TX2_INPUT4:
	case TACNA_SWIRE1_DP1TX3_INPUT1:
	case TACNA_SWIRE1_DP1TX3_INPUT2:
	case TACNA_SWIRE1_DP1TX3_INPUT3:
	case TACNA_SWIRE1_DP1TX3_INPUT4:
	case TACNA_SWIRE1_DP1TX4_INPUT1:
	case TACNA_SWIRE1_DP1TX4_INPUT2:
	case TACNA_SWIRE1_DP1TX4_INPUT3:
	case TACNA_SWIRE1_DP1TX4_INPUT4:
	case TACNA_SWIRE1_DP1TX5_INPUT1:
	case TACNA_SWIRE1_DP1TX5_INPUT2:
	case TACNA_SWIRE1_DP1TX5_INPUT3:
	case TACNA_SWIRE1_DP1TX5_INPUT4:
	case TACNA_SWIRE1_DP1TX6_INPUT1:
	case TACNA_SWIRE1_DP1TX6_INPUT2:
	case TACNA_SWIRE1_DP1TX6_INPUT3:
	case TACNA_SWIRE1_DP1TX6_INPUT4:
	case TACNA_SWIRE1_DP2TX1_INPUT1:
	case TACNA_SWIRE1_DP2TX1_INPUT2:
	case TACNA_SWIRE1_DP2TX1_INPUT3:
	case TACNA_SWIRE1_DP2TX1_INPUT4:
	case TACNA_SWIRE1_DP2TX2_INPUT1:
	case TACNA_SWIRE1_DP2TX2_INPUT2:
	case TACNA_SWIRE1_DP2TX2_INPUT3:
	case TACNA_SWIRE1_DP2TX2_INPUT4:
	case TACNA_SWIRE1_DP2TX3_INPUT1:
	case TACNA_SWIRE1_DP2TX3_INPUT2:
	case TACNA_SWIRE1_DP2TX3_INPUT3:
	case TACNA_SWIRE1_DP2TX3_INPUT4:
	case TACNA_SWIRE1_DP2TX4_INPUT1:
	case TACNA_SWIRE1_DP2TX4_INPUT2:
	case TACNA_SWIRE1_DP2TX4_INPUT3:
	case TACNA_SWIRE1_DP2TX4_INPUT4:
	case TACNA_SWIRE1_DP2TX5_INPUT1:
	case TACNA_SWIRE1_DP2TX5_INPUT2:
	case TACNA_SWIRE1_DP2TX5_INPUT3:
	case TACNA_SWIRE1_DP2TX5_INPUT4:
	case TACNA_SWIRE1_DP2TX6_INPUT1:
	case TACNA_SWIRE1_DP2TX6_INPUT2:
	case TACNA_SWIRE1_DP2TX6_INPUT3:
	case TACNA_SWIRE1_DP2TX6_INPUT4:
	case TACNA_ASRC1_ENABLE:
	case TACNA_ASRC1_STATUS:
	case TACNA_ASRC1_CONTROL1:
	case TACNA_ASRC2_ENABLE:
	case TACNA_ASRC2_STATUS:
	case TACNA_ASRC2_CONTROL1:
	case TACNA_ISRC1_CONTROL1:
	case TACNA_ISRC1_CONTROL2:
	case TACNA_ISRC2_CONTROL1:
	case TACNA_ISRC2_CONTROL2:
	case TACNA_FX_SAMPLE_RATE:
	case TACNA_FX_STATUS:
	case TACNA_EQ_CONTROL1:
	case TACNA_EQ_CONTROL2:
	case TACNA_EQ1_GAIN1:
	case TACNA_EQ1_GAIN2:
	case TACNA_EQ1_BAND1_COEFF1:
	case TACNA_EQ1_BAND1_COEFF2:
	case TACNA_EQ1_BAND1_PG:
	case TACNA_EQ1_BAND2_COEFF1:
	case TACNA_EQ1_BAND2_COEFF2:
	case TACNA_EQ1_BAND2_PG:
	case TACNA_EQ1_BAND3_COEFF1:
	case TACNA_EQ1_BAND3_COEFF2:
	case TACNA_EQ1_BAND3_PG:
	case TACNA_EQ1_BAND4_COEFF1:
	case TACNA_EQ1_BAND4_COEFF2:
	case TACNA_EQ1_BAND4_PG:
	case TACNA_EQ1_BAND5_COEFF1:
	case TACNA_EQ1_BAND5_COEFF1 + 4:
	case TACNA_EQ1_BAND5_PG:
	case TACNA_EQ2_GAIN1:
	case TACNA_EQ2_GAIN2:
	case TACNA_EQ2_BAND1_COEFF1:
	case TACNA_EQ2_BAND1_COEFF2:
	case TACNA_EQ2_BAND1_PG:
	case TACNA_EQ2_BAND2_COEFF1:
	case TACNA_EQ2_BAND2_COEFF2:
	case TACNA_EQ2_BAND2_PG:
	case TACNA_EQ2_BAND3_COEFF1:
	case TACNA_EQ2_BAND3_COEFF2:
	case TACNA_EQ2_BAND3_PG:
	case TACNA_EQ2_BAND4_COEFF1:
	case TACNA_EQ2_BAND4_COEFF2:
	case TACNA_EQ2_BAND4_PG:
	case TACNA_EQ2_BAND5_COEFF1:
	case TACNA_EQ2_BAND5_COEFF1 + 4:
	case TACNA_EQ2_BAND5_PG:
	case TACNA_EQ3_GAIN1:
	case TACNA_EQ3_GAIN2:
	case TACNA_EQ3_BAND1_COEFF1:
	case TACNA_EQ3_BAND1_COEFF2:
	case TACNA_EQ3_BAND1_PG:
	case TACNA_EQ3_BAND2_COEFF1:
	case TACNA_EQ3_BAND2_COEFF2:
	case TACNA_EQ3_BAND2_PG:
	case TACNA_EQ3_BAND3_COEFF1:
	case TACNA_EQ3_BAND3_COEFF2:
	case TACNA_EQ3_BAND3_PG:
	case TACNA_EQ3_BAND4_COEFF1:
	case TACNA_EQ3_BAND4_COEFF2:
	case TACNA_EQ3_BAND4_PG:
	case TACNA_EQ3_BAND5_COEFF1:
	case TACNA_EQ3_BAND5_COEFF1 + 4:
	case TACNA_EQ3_BAND5_PG:
	case TACNA_EQ4_GAIN1:
	case TACNA_EQ4_GAIN2:
	case TACNA_EQ4_BAND1_COEFF1:
	case TACNA_EQ4_BAND1_COEFF2:
	case TACNA_EQ4_BAND1_PG:
	case TACNA_EQ4_BAND2_COEFF1:
	case TACNA_EQ4_BAND2_COEFF2:
	case TACNA_EQ4_BAND2_PG:
	case TACNA_EQ4_BAND3_COEFF1:
	case TACNA_EQ4_BAND3_COEFF2:
	case TACNA_EQ4_BAND3_PG:
	case TACNA_EQ4_BAND4_COEFF1:
	case TACNA_EQ4_BAND4_COEFF2:
	case TACNA_EQ4_BAND4_PG:
	case TACNA_EQ4_BAND5_COEFF1:
	case TACNA_EQ4_BAND5_COEFF1 + 4:
	case TACNA_EQ4_BAND5_PG:
	case TACNA_LHPF_CONTROL1:
	case TACNA_LHPF_CONTROL2:
	case TACNA_LHPF1_COEFF:
	case TACNA_LHPF2_COEFF:
	case TACNA_LHPF3_COEFF:
	case TACNA_LHPF4_COEFF:
	case TACNA_DRC1_CONTROL1:
	case TACNA_DRC1_CONTROL2:
	case TACNA_DRC1_CONTROL3:
	case TACNA_DRC1_CONTROL4:
	case TACNA_DRC2_CONTROL1:
	case TACNA_DRC2_CONTROL2:
	case TACNA_DRC2_CONTROL3:
	case TACNA_DRC2_CONTROL4:
	case TACNA_DFC1_CH1_CTRL:
	case TACNA_DFC1_CH1_RX:
	case TACNA_DFC1_CH1_TX:
	case TACNA_DFC1_CH2_CTRL:
	case TACNA_DFC1_CH2_RX:
	case TACNA_DFC1_CH2_TX:
	case TACNA_DFC1_CH3_CTRL:
	case TACNA_DFC1_CH3_RX:
	case TACNA_DFC1_CH3_TX:
	case TACNA_DFC1_CH4_CTRL:
	case TACNA_DFC1_CH4_RX:
	case TACNA_DFC1_CH4_TX:
	case TACNA_DFC1_CH5_CTRL:
	case TACNA_DFC1_CH5_RX:
	case TACNA_DFC1_CH5_TX:
	case TACNA_DFC1_CH6_CTRL:
	case TACNA_DFC1_CH6_RX:
	case TACNA_DFC1_CH6_TX:
	case TACNA_DFC1_CH7_CTRL:
	case TACNA_DFC1_CH7_RX:
	case TACNA_DFC1_CH7_TX:
	case TACNA_DFC1_CH8_CTRL:
	case TACNA_DFC1_CH8_RX:
	case TACNA_DFC1_CH8_TX:
	case TACNA_DFC1_STATUS:
	case TACNA_DFC1_DITHER:
	case TACNA_TONE_GENERATOR1:
	case TACNA_TONE_GENERATOR2:
	case TACNA_TONE_GENERATOR3:
	case TACNA_COMFORT_NOISE_GENERATOR:
	case TACNA_PWM_DRIVE_1:
	case TACNA_PWM_DRIVE_2:
	case TACNA_PWM_DRIVE_3:
	case TACNA_HAPTICS_CONTROL1:
	case TACNA_HAPTICS_CONTROL2:
	case TACNA_HAPTICS_CONTROL3:
	case TACNA_HAPTICS_CONTROL4:
	case TACNA_HAPTICS_CONTROL5:
	case TACNA_HAPTICS_STATUS:
	case TACNA_ANC_CTRL_1 ... TACNA_ANC_L_CTRL_66:
	case TACNA_AOBRIDGE1_ENABLE:
	case TACNA_AOBRIDGE2_ENABLE:
	case TACNA_AOBRIDGE1_CH1_CTRL:
	case TACNA_AOBRIDGE1_CH2_CTRL:
	case TACNA_AOBRIDGE1_CH3_CTRL:
	case TACNA_AOBRIDGE1_CH4_CTRL:
	case TACNA_AOBRIDGE1_CH5_CTRL:
	case TACNA_AOBRIDGE1_CH6_CTRL:
	case TACNA_AOBRIDGE1_CH7_CTRL:
	case TACNA_AOBRIDGE1_CH8_CTRL:
	case TACNA_AOBRIDGE2_CH1_CTRL:
	case TACNA_AOBRIDGE2_CH2_CTRL:
	case TACNA_AOBRIDGE2_CH3_CTRL:
	case TACNA_AOBRIDGE2_CH4_CTRL:
	case TACNA_AOBRIDGE2_CH5_CTRL:
	case TACNA_AOBRIDGE2_CH6_CTRL:
	case TACNA_AOBRIDGE2_CH7_CTRL:
	case TACNA_AOBRIDGE2_CH8_CTRL:
	case TACNA_CLOCK32KAO:
	case TACNA_SYSTEM_CLOCK1AO:
	case TACNA_SYSTEM_CLOCK2AO:
	case TACNA_SYSTEM_CLOCK6AO:
	case TACNA_AO_SAMPLE_RATE1:
	case TACNA_AO_SAMPLE_RATE2:
	case TACNA_AO_SAMPLE_RATE3:
	case TACNA_AO_SAMPLE_RATE_STATUS1:
	case TACNA_AO_SAMPLE_RATE_STATUS2:
	case TACNA_AO_SAMPLE_RATE_STATUS3:
	case TACNA_FLL1AO_CONTROL1:
	case TACNA_FLL1AO_CONTROL2:
	case TACNA_FLL1AO_CONTROL3:
	case TACNA_FLL1AO_CONTROL4:
	case TACNA_FLL1AO_CONTROL5:
	case TACNA_FLL1AO_CONTROL6:
	case TACNA_FLL1AO_GPIO_CLOCK:
	case TACNA_AO_INPUT_CONTROL:
	case TACNA_AO_INPUT_STATUS:
	case TACNA_AO_INPUT_RATE_CONTROL:
	case TACNA_AO_INPUT_CONTROL3:
	case TACNA_AO_US_ADC_CONTROL:
	case TACNA_INPUT5AO_CONTROL1:
	case TACNA_IN5LAO_CONTROL1:
	case TACNA_IN5L_CONTROL2:
	case TACNA_IN5RAO_CONTROL1:
	case TACNA_IN5R_CONTROL2:
	case TACNA_INPUT6AO_CONTROL1:
	case TACNA_IN6LAO_CONTROL1:
	case TACNA_IN6L_CONTROL2:
	case TACNA_IN6RAO_CONTROL1:
	case TACNA_IN6R_CONTROL2:
	case TACNA_INPUT7AO_CONTROL1:
	case TACNA_IN7LAO_CONTROL1:
	case TACNA_IN7L_CONTROL2:
	case TACNA_IN7RAO_CONTROL1:
	case TACNA_IN7R_CONTROL2:
	case TACNA_AO_IN_SIG_DET_CONTROL:
	case TACNA_AO_INPUT_HPF_CONTROL:
	case TACNA_AO_INPUT_VOL_CONTROL:
	case TACNA_ASP1AO_ENABLES1:
	case TACNA_ASP1AO_CONTROL1:
	case TACNA_ASP1AO_CONTROL2:
	case TACNA_ASP1AO_CONTROL3:
	case TACNA_ASP1AO_FRAME_CONTROL1:
	case TACNA_ASP1AO_FRAME_CONTROL5:
	case TACNA_ASP1AO_DATA_CONTROL1:
	case TACNA_ASP1AO_DATA_CONTROL5:
	case TACNA_ASP1AOTX1_INPUT1:
	case TACNA_ASP1AOTX2_INPUT1:
	case TACNA_ASP1AOTX3_INPUT1:
	case TACNA_ASP1AOTX4_INPUT1:
	case TACNA_DSP1AORX1_INPUT1:
	case TACNA_DSP1AORX2_INPUT1:
	case TACNA_DSP1AORX3_INPUT1:
	case TACNA_DSP1AORX4_INPUT1:
	case TACNA_DSP1AORX5_INPUT1:
	case TACNA_DSP1AORX6_INPUT1:
	case TACNA_DSP1AORX7_INPUT1:
	case TACNA_DSP1AORX8_INPUT1:
	case TACNA_AOBRIDGE1_IN1_INPUT1:
	case TACNA_AOBRIDGE1_IN2_INPUT1:
	case TACNA_AOBRIDGE1_IN3_INPUT1:
	case TACNA_AOBRIDGE1_IN4_INPUT1:
	case TACNA_AOBRIDGE1_IN5_INPUT1:
	case TACNA_AOBRIDGE1_IN6_INPUT1:
	case TACNA_AOBRIDGE1_IN7_INPUT1:
	case TACNA_AOBRIDGE1_IN8_INPUT1:
	case TACNA_AO_US_CONTROL:
	case TACNA_US1AO_CONTROL:
	case TACNA_US1AO_DET_CONTROL:
	case TACNA_US2AO_CONTROL:
	case TACNA_US2AO_DET_CONTROL:
	case TACNA_US3AO_CONTROL:
	case TACNA_US3AO_DET_CONTROL:
	case TACNA_AO_CTRL2:
	case TACNA_DSP1_CTRL_SETUP:
	case TACNA_DSP1AO_CTRL_SETUP:
	case TACNA_CODEC_AO_BRIDGE_ERR_HADDR_ERR:
	case TACNA_AO_CODEC_BRIDGE_ERR_HADDR_ERR:
	case TACNA_FLL_DSP_CTRL:
	case TACNA_IN_PDMCLK_SEL:
	case TACNA_AUXPDM_SWM_SEL:
	case TACNA_ASP2_OUT5_SEL:
	case TACNA_CHIP_CTRL1:
	case TACNA_HOST_SCRATCH:
	case TACNA_IRQ1_CFG:
	case TACNA_IRQ1_STATUS:
	case TACNA_IRQ1_EINT_1 ... TACNA_IRQ1_EINT_13:
	case TACNA_IRQ1_STS_1 ... TACNA_IRQ1_STS_13:
	case TACNA_IRQ1_MASK_1 ... TACNA_IRQ1_MASK_13:
	case TACNA_IRQ1_EDGE_11:
	case TACNA_CPF1_RX_GPR_CONTROL1:
	case TACNA_CPF1_TX_GPR_STATUS1:
	case TACNA_CPF1_RX_STATUS5:
	case TACNA_CPF1_TX_STATUS5:
	case TACNA_CPF1_TX_RDDATA1:
	case TACNA_CPF1_TX_RDDATA2:
		return true;
	default:
		return false;
	}
}

static bool cs47l96_volatile_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case TACNA_DEVID:
	case TACNA_REVID:
	case TACNA_OTPID:
	case TACNA_SFT_RESET:
	case TACNA_MCU_CTRL1:
	case TACNA_GPIO_STATUS1:
	case TACNA_SYSTEM_CLOCK2:
	case TACNA_SAMPLE_RATE_STATUS1:
	case TACNA_SAMPLE_RATE_STATUS2:
	case TACNA_SAMPLE_RATE_STATUS3:
	case TACNA_ASYNC_CLOCK2:
	case TACNA_ASYNC_CLOCK5:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS1:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS2:
	case TACNA_DSP_CLOCK3:
	case TACNA_DSP_CLOCK4:
	case TACNA_FLL1_CONTROL5:
	case TACNA_FLL1_CONTROL6:
	case TACNA_FLL2_CONTROL5:
	case TACNA_FLL2_CONTROL6:
	case TACNA_HP1L_CTRL:
	case TACNA_HP1R_CTRL:
	case TACNA_DAC_CLK_CONTROL3:
	case TACNA_OUTHL_CONTROL1:
	case TACNA_OUTHR_CONTROL1:
	case TACNA_IRQ1_EINT_AOD:
	case TACNA_IRQ1_STS_AOD:
	case TACNA_AOD_EOS_STS:
	case TACNA_HPDET1_STATUS1:
	case TACNA_MICDET1_STATUS1:
	case TACNA_MICDET2_STATUS1:
	case TACNA_INPUT_STATUS:
	case TACNA_INPUT_CONTROL3:
	case TACNA_OUTPUT_STATUS_1:
	case TACNA_OUTPUT_AEC_STATUS_1:
	case TACNA_SLIMBUS_PORT_STATUS:
	case TACNA_SLIMBUS_AHB_STATUS:
	case TACNA_SLIMBUS_APB_STATUS:
	case TACNA_SLIMBUS_AHB_2_STATUS:
	case TACNA_SLIMBUS_APB_2_STATUS:
	case TACNA_ASRC1_STATUS:
	case TACNA_ASRC2_STATUS:
	case TACNA_FX_STATUS:
	case TACNA_DFC1_STATUS:
	case TACNA_HAPTICS_STATUS:
	case TACNA_SYSTEM_CLOCK2AO:
	case TACNA_AO_SAMPLE_RATE_STATUS1:
	case TACNA_AO_SAMPLE_RATE_STATUS2:
	case TACNA_AO_SAMPLE_RATE_STATUS3:
	case TACNA_FLL1AO_CONTROL5:
	case TACNA_FLL1AO_CONTROL6:
	case TACNA_AO_INPUT_STATUS:
	case TACNA_AO_INPUT_CONTROL3:
	case TACNA_CHIP_CTRL1:
	case TACNA_HOST_SCRATCH:
	case TACNA_IRQ1_STATUS:
	case TACNA_IRQ1_EINT_1 ... TACNA_IRQ1_EINT_13:
	case TACNA_IRQ1_STS_1 ... TACNA_IRQ1_STS_13:
	case TACNA_CPF1_TX_GPR_STATUS1:
	case TACNA_CPF1_RX_STATUS5:
	case TACNA_CPF1_TX_STATUS5:
		return true;
	default:
		return false;
	}
}

static const struct regmap_config cs47l96_burns_spi_regmap = {
	.name = "cs47l96",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 16,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x218000,
	.readable_reg = cs47l96_readable_register,
	.volatile_reg = cs47l96_volatile_register,

	.cache_type = REGCACHE_RBTREE,
	.reg_defaults = cs47l96_reg_default,
	.num_reg_defaults = ARRAY_SIZE(cs47l96_reg_default),
};

static const struct regmap_config cs47l96_spi_regmap = {
	.name = "cs47l96",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 32,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x218000,
	.readable_reg = cs47l96_readable_register,
	.volatile_reg = cs47l96_volatile_register,

	.cache_type = REGCACHE_RBTREE,
	.reg_defaults = cs47l96_reg_default,
	.num_reg_defaults = ARRAY_SIZE(cs47l96_reg_default),
};

static const struct regmap_config cs47l96_burns_spi_dsp1_regmap = {
	.name = "cs47l96-dsp1",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 16,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x3813fe8,
	.rd_table = &cs47l96_dsp1_readable,
	.precious_table = &cs47l96_dsp1_precious,

	/* we don't currently need to cache any DSP1 registers */
	.cache_type = REGCACHE_NONE,
};

static const struct regmap_config cs47l96_spi_dsp1_regmap = {
	.name = "cs47l96-dsp1",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 32,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x3813fe8,
	.rd_table = &cs47l96_dsp1_readable,
	.precious_table = &cs47l96_dsp1_precious,

	/* we don't currently need to cache any DSP1 registers */
	.cache_type = REGCACHE_NONE,
};

static const struct regmap_config cs47l96_burns_spi_dsp1ao_regmap = {
	.name = "cs47l96-dsp1ao",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 16,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x5845fe8,
	.rd_table = &cs47l96_dsp1ao_readable,
	.precious_table = &cs47l96_dsp1ao_precious,

	/* we don't currently need to cache any DSP1AO registers */
	.cache_type = REGCACHE_NONE,
};

static const struct regmap_config cs47l96_spi_dsp1ao_regmap = {
	.name = "cs47l96-dsp1ao",
	.reg_bits = 32,
	.reg_stride = 4,
	.pad_bits = 32,
	.val_bits = 32,
	.reg_format_endian = REGMAP_ENDIAN_BIG,
	.val_format_endian = REGMAP_ENDIAN_BIG,

	.max_register = 0x5845fe8,
	.rd_table = &cs47l96_dsp1ao_readable,
	.precious_table = &cs47l96_dsp1ao_precious,

	/* we don't currently need to cache any DSP1AO registers */
	.cache_type = REGCACHE_NONE,
};

int cs47l96_init_spi_regmap(struct spi_device *spi, struct tacna *tacna)
{
	const struct regmap_config *spi_regmap, *spi_dsp1_regmap,
				   *spi_dsp1ao_regmap;

	/* notice if using caching without marking the registers volatile */
	BUILD_BUG_ON(cs47l96_burns_spi_dsp1_regmap.cache_type
			!= REGCACHE_NONE &&
		     cs47l96_burns_spi_dsp1_regmap.volatile_table == NULL);
	BUILD_BUG_ON(cs47l96_spi_dsp1_regmap.cache_type
			!= REGCACHE_NONE &&
		     cs47l96_spi_dsp1_regmap.volatile_table == NULL);
	BUILD_BUG_ON(cs47l96_spi_dsp1ao_regmap.cache_type
			!= REGCACHE_NONE &&
		     cs47l96_spi_dsp1ao_regmap.volatile_table == NULL);

	/* Temporary fix for using Burns or FPGA prior to real silicon */
	switch (tacna->type) {
	case CS47L96:
		spi_regmap = &cs47l96_burns_spi_regmap;
		spi_dsp1_regmap = &cs47l96_burns_spi_dsp1_regmap;
		spi_dsp1ao_regmap = &cs47l96_burns_spi_dsp1ao_regmap;
		break;
	case CS47L97:
		spi_regmap = &cs47l96_spi_regmap;
		spi_dsp1_regmap = &cs47l96_spi_dsp1_regmap;
		spi_dsp1ao_regmap = &cs47l96_spi_dsp1ao_regmap;
		break;
	default:
		dev_err(tacna->dev, "Unknown device type: %d\n", tacna->type);
		return -EINVAL;
	}

	tacna->regmap = devm_regmap_init_spi(spi, spi_regmap);
	if (IS_ERR(tacna->regmap))
		return PTR_ERR(tacna->regmap);

	tacna->dsp_regmap[0] =
		devm_regmap_init_spi(spi, spi_dsp1_regmap);
	if (IS_ERR(tacna->dsp_regmap[0]))
		return PTR_ERR(tacna->dsp_regmap[0]);
	tacna->dsp_regmap[1] =
		devm_regmap_init_spi(spi, spi_dsp1ao_regmap);
	if (IS_ERR(tacna->dsp_regmap[1]))
		return PTR_ERR(tacna->dsp_regmap[1]);

	return 0;
}
EXPORT_SYMBOL_GPL(cs47l96_init_spi_regmap);
