{
  "module_name": "am4.h",
  "hash_id": "fdc380d2445725ed9ca49b5e471f02e584c258c60b94f9947fb3de407ea6b10c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/am4.h",
  "human_readable_source": " \n \n#ifndef __DT_BINDINGS_CLK_AM4_H\n#define __DT_BINDINGS_CLK_AM4_H\n\n#define AM4_CLKCTRL_OFFSET\t0x20\n#define AM4_CLKCTRL_INDEX(offset)\t((offset) - AM4_CLKCTRL_OFFSET)\n\n \n#define AM4_L3S_TSC_CLKCTRL_OFFSET\t0x120\n#define AM4_L3S_TSC_CLKCTRL_INDEX(offset)\t((offset) - AM4_L3S_TSC_CLKCTRL_OFFSET)\n#define AM4_L3S_TSC_ADC_TSC_CLKCTRL\tAM4_L3S_TSC_CLKCTRL_INDEX(0x120)\n\n \n#define AM4_L4_WKUP_AON_CLKCTRL_OFFSET\t0x228\n#define AM4_L4_WKUP_AON_CLKCTRL_INDEX(offset)\t((offset) - AM4_L4_WKUP_AON_CLKCTRL_OFFSET)\n#define AM4_L4_WKUP_AON_WKUP_M3_CLKCTRL\tAM4_L4_WKUP_AON_CLKCTRL_INDEX(0x228)\n#define AM4_L4_WKUP_AON_COUNTER_32K_CLKCTRL\tAM4_L4_WKUP_AON_CLKCTRL_INDEX(0x230)\n\n \n#define AM4_L4_WKUP_CLKCTRL_OFFSET\t0x220\n#define AM4_L4_WKUP_CLKCTRL_INDEX(offset)\t((offset) - AM4_L4_WKUP_CLKCTRL_OFFSET)\n#define AM4_L4_WKUP_L4_WKUP_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x220)\n#define AM4_L4_WKUP_TIMER1_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x328)\n#define AM4_L4_WKUP_WD_TIMER2_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x338)\n#define AM4_L4_WKUP_I2C1_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x340)\n#define AM4_L4_WKUP_UART1_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x348)\n#define AM4_L4_WKUP_SMARTREFLEX0_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x350)\n#define AM4_L4_WKUP_SMARTREFLEX1_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x358)\n#define AM4_L4_WKUP_CONTROL_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x360)\n#define AM4_L4_WKUP_GPIO1_CLKCTRL\tAM4_L4_WKUP_CLKCTRL_INDEX(0x368)\n\n \n#define AM4_MPU_MPU_CLKCTRL\tAM4_CLKCTRL_INDEX(0x20)\n\n \n#define AM4_GFX_L3_GFX_CLKCTRL\tAM4_CLKCTRL_INDEX(0x20)\n\n \n#define AM4_L4_RTC_RTC_CLKCTRL\tAM4_CLKCTRL_INDEX(0x20)\n\n \n#define AM4_L3_L3_MAIN_CLKCTRL\tAM4_CLKCTRL_INDEX(0x20)\n#define AM4_L3_AES_CLKCTRL\tAM4_CLKCTRL_INDEX(0x28)\n#define AM4_L3_DES_CLKCTRL\tAM4_CLKCTRL_INDEX(0x30)\n#define AM4_L3_L3_INSTR_CLKCTRL\tAM4_CLKCTRL_INDEX(0x40)\n#define AM4_L3_OCMCRAM_CLKCTRL\tAM4_CLKCTRL_INDEX(0x50)\n#define AM4_L3_SHAM_CLKCTRL\tAM4_CLKCTRL_INDEX(0x58)\n#define AM4_L3_TPCC_CLKCTRL\tAM4_CLKCTRL_INDEX(0x78)\n#define AM4_L3_TPTC0_CLKCTRL\tAM4_CLKCTRL_INDEX(0x80)\n#define AM4_L3_TPTC1_CLKCTRL\tAM4_CLKCTRL_INDEX(0x88)\n#define AM4_L3_TPTC2_CLKCTRL\tAM4_CLKCTRL_INDEX(0x90)\n#define AM4_L3_L4_HS_CLKCTRL\tAM4_CLKCTRL_INDEX(0xa0)\n\n \n#define AM4_L3S_CLKCTRL_OFFSET\t0x68\n#define AM4_L3S_CLKCTRL_INDEX(offset)\t((offset) - AM4_L3S_CLKCTRL_OFFSET)\n#define AM4_L3S_VPFE0_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x68)\n#define AM4_L3S_VPFE1_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x70)\n#define AM4_L3S_GPMC_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x220)\n#define AM4_L3S_ADC1_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x230)\n#define AM4_L3S_MCASP0_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x238)\n#define AM4_L3S_MCASP1_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x240)\n#define AM4_L3S_MMC3_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x248)\n#define AM4_L3S_QSPI_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x258)\n#define AM4_L3S_USB_OTG_SS0_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x260)\n#define AM4_L3S_USB_OTG_SS1_CLKCTRL\tAM4_L3S_CLKCTRL_INDEX(0x268)\n\n \n#define AM4_PRUSS_OCP_CLKCTRL_OFFSET\t0x320\n#define AM4_PRUSS_OCP_CLKCTRL_INDEX(offset)\t((offset) - AM4_PRUSS_OCP_CLKCTRL_OFFSET)\n#define AM4_PRUSS_OCP_PRUSS_CLKCTRL\tAM4_PRUSS_OCP_CLKCTRL_INDEX(0x320)\n\n \n#define AM4_L4LS_CLKCTRL_OFFSET\t0x420\n#define AM4_L4LS_CLKCTRL_INDEX(offset)\t((offset) - AM4_L4LS_CLKCTRL_OFFSET)\n#define AM4_L4LS_L4_LS_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x420)\n#define AM4_L4LS_D_CAN0_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x428)\n#define AM4_L4LS_D_CAN1_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x430)\n#define AM4_L4LS_EPWMSS0_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x438)\n#define AM4_L4LS_EPWMSS1_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x440)\n#define AM4_L4LS_EPWMSS2_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x448)\n#define AM4_L4LS_EPWMSS3_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x450)\n#define AM4_L4LS_EPWMSS4_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x458)\n#define AM4_L4LS_EPWMSS5_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x460)\n#define AM4_L4LS_ELM_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x468)\n#define AM4_L4LS_GPIO2_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x478)\n#define AM4_L4LS_GPIO3_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x480)\n#define AM4_L4LS_GPIO4_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x488)\n#define AM4_L4LS_GPIO5_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x490)\n#define AM4_L4LS_GPIO6_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x498)\n#define AM4_L4LS_HDQ1W_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x4a0)\n#define AM4_L4LS_I2C2_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x4a8)\n#define AM4_L4LS_I2C3_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x4b0)\n#define AM4_L4LS_MAILBOX_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x4b8)\n#define AM4_L4LS_MMC1_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x4c0)\n#define AM4_L4LS_MMC2_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x4c8)\n#define AM4_L4LS_RNG_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x4e0)\n#define AM4_L4LS_SPI0_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x500)\n#define AM4_L4LS_SPI1_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x508)\n#define AM4_L4LS_SPI2_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x510)\n#define AM4_L4LS_SPI3_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x518)\n#define AM4_L4LS_SPI4_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x520)\n#define AM4_L4LS_SPINLOCK_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x528)\n#define AM4_L4LS_TIMER2_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x530)\n#define AM4_L4LS_TIMER3_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x538)\n#define AM4_L4LS_TIMER4_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x540)\n#define AM4_L4LS_TIMER5_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x548)\n#define AM4_L4LS_TIMER6_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x550)\n#define AM4_L4LS_TIMER7_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x558)\n#define AM4_L4LS_TIMER8_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x560)\n#define AM4_L4LS_TIMER9_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x568)\n#define AM4_L4LS_TIMER10_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x570)\n#define AM4_L4LS_TIMER11_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x578)\n#define AM4_L4LS_UART2_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x580)\n#define AM4_L4LS_UART3_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x588)\n#define AM4_L4LS_UART4_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x590)\n#define AM4_L4LS_UART5_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x598)\n#define AM4_L4LS_UART6_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x5a0)\n#define AM4_L4LS_OCP2SCP0_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x5b8)\n#define AM4_L4LS_OCP2SCP1_CLKCTRL\tAM4_L4LS_CLKCTRL_INDEX(0x5c0)\n\n \n#define AM4_EMIF_CLKCTRL_OFFSET\t0x720\n#define AM4_EMIF_CLKCTRL_INDEX(offset)\t((offset) - AM4_EMIF_CLKCTRL_OFFSET)\n#define AM4_EMIF_EMIF_CLKCTRL\tAM4_EMIF_CLKCTRL_INDEX(0x720)\n\n \n#define AM4_DSS_CLKCTRL_OFFSET\t0xa20\n#define AM4_DSS_CLKCTRL_INDEX(offset)\t((offset) - AM4_DSS_CLKCTRL_OFFSET)\n#define AM4_DSS_DSS_CORE_CLKCTRL\tAM4_DSS_CLKCTRL_INDEX(0xa20)\n\n \n#define AM4_CPSW_125MHZ_CLKCTRL_OFFSET\t0xb20\n#define AM4_CPSW_125MHZ_CLKCTRL_INDEX(offset)\t((offset) - AM4_CPSW_125MHZ_CLKCTRL_OFFSET)\n#define AM4_CPSW_125MHZ_CPGMAC0_CLKCTRL\tAM4_CPSW_125MHZ_CLKCTRL_INDEX(0xb20)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}