Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Mar 19 09:25:56 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 686 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3046 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.556        0.000                      0                   80        0.254        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.556        0.000                      0                   80        0.254        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.556ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.091ns (32.676%)  route 2.248ns (67.324%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_Multi/CLK
    SLICE_X53Y109        FDCE                                         r  U_Multi/disp_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  U_Multi/disp_data_reg[24]/Q
                         net (fo=1, routed)           0.799     6.464    U_xgriscv/dp/pcreg/disp_data_reg[31][24]
    SLICE_X55Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.588 r  U_xgriscv/dp/pcreg/i_data_store[24]_i_3/O
                         net (fo=1, routed)           0.000     6.588    U_xgriscv/dp/pcreg/i_data_store[24]_i_3_n_0
    SLICE_X55Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     6.800 r  U_xgriscv/dp/pcreg/i_data_store_reg[24]_i_2/O
                         net (fo=1, routed)           1.449     8.249    U_xgriscv/dp/rf/q_reg[24]_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I5_O)        0.299     8.548 r  U_xgriscv/dp/rf/i_data_store[24]_i_1/O
                         net (fo=1, routed)           0.000     8.548    U_7SEG/D[24]
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.501   104.923    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
                         clock pessimism              0.188   105.111    
                         clock uncertainty           -0.035   105.076    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.029   105.105    U_7SEG/i_data_store_reg[24]
  -------------------------------------------------------------------
                         required time                        105.105    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 96.556    

Slack (MET) :             96.560ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.096ns (31.828%)  route 2.348ns (68.172%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.622     5.224    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     5.680 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.985     6.665    U_7SEG/i_data_store[27]
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.789    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.363     8.369    U_7SEG/o_seg_r_reg[6]_i_2_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.299     8.668 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.668    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X30Y102        FDPE (Setup_fdpe_C_D)        0.077   105.228    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 96.560    

Slack (MET) :             96.572ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.096ns (31.902%)  route 2.340ns (68.098%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.622     5.224    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     5.680 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.985     6.665    U_7SEG/i_data_store[27]
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.789    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.355     8.361    U_7SEG/o_seg_r_reg[6]_i_2_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.299     8.660 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.660    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X30Y102        FDPE (Setup_fdpe_C_D)        0.081   105.232    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.232    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 96.572    

Slack (MET) :             96.579ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.118ns (32.261%)  route 2.348ns (67.739%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.622     5.224    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     5.680 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.985     6.665    U_7SEG/i_data_store[27]
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.789    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.363     8.369    U_7SEG/o_seg_r_reg[6]_i_2_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.321     8.690 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.690    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X30Y102        FDPE (Setup_fdpe_C_D)        0.118   105.269    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.269    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 96.579    

Slack (MET) :             96.581ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.124ns (32.452%)  route 2.340ns (67.548%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.622     5.224    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     5.680 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.985     6.665    U_7SEG/i_data_store[27]
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.789    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.355     8.361    U_7SEG/o_seg_r_reg[6]_i_2_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.327     8.688 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.688    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X30Y102        FDPE (Setup_fdpe_C_D)        0.118   105.269    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.269    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 96.581    

Slack (MET) :             96.681ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.086ns (33.820%)  route 2.125ns (66.180%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.610     5.212    U_Multi/CLK
    SLICE_X53Y101        FDCE                                         r  U_Multi/disp_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  U_Multi/disp_data_reg[15]/Q
                         net (fo=1, routed)           0.944     6.612    U_xgriscv/dp/pcreg/disp_data_reg[31][15]
    SLICE_X50Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  U_xgriscv/dp/pcreg/i_data_store[15]_i_3/O
                         net (fo=1, routed)           0.000     6.736    U_xgriscv/dp/pcreg/i_data_store[15]_i_3_n_0
    SLICE_X50Y102        MUXF7 (Prop_muxf7_I0_O)      0.209     6.945 r  U_xgriscv/dp/pcreg/i_data_store_reg[15]_i_2/O
                         net (fo=1, routed)           1.181     8.126    U_xgriscv/dp/rf/q_reg[15]
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.297     8.423 r  U_xgriscv/dp/rf/i_data_store[15]_i_1/O
                         net (fo=1, routed)           0.000     8.423    U_7SEG/D[15]
    SLICE_X43Y104        FDCE                                         r  U_7SEG/i_data_store_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.499   104.921    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  U_7SEG/i_data_store_reg[15]/C
                         clock pessimism              0.188   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.031   105.105    U_7SEG/i_data_store_reg[15]
  -------------------------------------------------------------------
                         required time                        105.105    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 96.681    

Slack (MET) :             96.717ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.153ns (36.259%)  route 2.027ns (63.741%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_Multi/CLK
    SLICE_X54Y109        FDPE                                         r  U_Multi/disp_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDPE (Prop_fdpe_C_Q)         0.518     5.727 r  U_Multi/disp_data_reg[20]/Q
                         net (fo=1, routed)           0.716     6.443    U_xgriscv/dp/pcreg/disp_data_reg[31][20]
    SLICE_X52Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.567 r  U_xgriscv/dp/pcreg/i_data_store[20]_i_3/O
                         net (fo=1, routed)           0.000     6.567    U_xgriscv/dp/pcreg/i_data_store[20]_i_3_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     6.779 r  U_xgriscv/dp/pcreg/i_data_store_reg[20]_i_2/O
                         net (fo=1, routed)           1.311     8.090    U_xgriscv/dp/rf/q_reg[20]
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  U_xgriscv/dp/rf/i_data_store[20]_i_1/O
                         net (fo=1, routed)           0.000     8.389    U_7SEG/D[20]
    SLICE_X39Y107        FDCE                                         r  U_7SEG/i_data_store_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.501   104.923    U_7SEG/clk_IBUF_BUFG
    SLICE_X39Y107        FDCE                                         r  U_7SEG/i_data_store_reg[20]/C
                         clock pessimism              0.188   105.111    
                         clock uncertainty           -0.035   105.076    
    SLICE_X39Y107        FDCE (Setup_fdce_C_D)        0.031   105.107    U_7SEG/i_data_store_reg[20]
  -------------------------------------------------------------------
                         required time                        105.107    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 96.717    

Slack (MET) :             96.755ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.096ns (33.717%)  route 2.155ns (66.283%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.622     5.224    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     5.680 f  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.985     6.665    U_7SEG/i_data_store[27]
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.789 f  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.789    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 f  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.170     8.176    U_7SEG/o_seg_r_reg[6]_i_2_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.299     8.475 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.475    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X30Y102        FDPE (Setup_fdpe_C_D)        0.079   105.230    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 96.755    

Slack (MET) :             96.769ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.096ns (33.863%)  route 2.141ns (66.137%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.622     5.224    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     5.680 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.985     6.665    U_7SEG/i_data_store[27]
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.789    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.156     8.162    U_7SEG/o_seg_r_reg[6]_i_2_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.299     8.461 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.461    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X30Y102        FDPE (Setup_fdpe_C_D)        0.079   105.230    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 96.769    

Slack (MET) :             96.779ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.125ns (34.450%)  route 2.141ns (65.550%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.622     5.224    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     5.680 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.985     6.665    U_7SEG/i_data_store[27]
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.789    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.156     8.162    U_7SEG/o_seg_r_reg[6]_i_2_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.328     8.490 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.490    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X30Y102        FDPE (Setup_fdpe_C_D)        0.118   105.269    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.269    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                 96.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X54Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  U_CLKDIV/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.762    U_CLKDIV/clkdiv_reg_n_0_[14]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    U_CLKDIV/clkdiv_reg[12]_i_1_n_5
    SLICE_X54Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    U_CLKDIV/CLK
    SLICE_X54Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y93         FDCE (Hold_fdce_C_D)         0.134     1.617    U_CLKDIV/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X54Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  U_CLKDIV/clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.762    U_CLKDIV/clkdiv_reg_n_0_[18]
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    U_CLKDIV/clkdiv_reg[16]_i_1_n_5
    SLICE_X54Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    U_CLKDIV/CLK
    SLICE_X54Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y94         FDCE (Hold_fdce_C_D)         0.134     1.617    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X54Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  U_CLKDIV/clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.114     1.762    U_CLKDIV/clkdiv_reg_n_0_[22]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    U_CLKDIV/clkdiv_reg[20]_i_1_n_5
    SLICE_X54Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    U_CLKDIV/CLK
    SLICE_X54Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.134     1.617    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_CLKDIV/CLK
    SLICE_X54Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.761    U_CLKDIV/clkdiv_reg_n_0_[10]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    U_CLKDIV/clkdiv_reg[8]_i_1_n_5
    SLICE_X54Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_CLKDIV/CLK
    SLICE_X54Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y92         FDCE (Hold_fdce_C_D)         0.134     1.616    U_CLKDIV/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_CLKDIV/CLK
    SLICE_X54Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  U_CLKDIV/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.761    U_CLKDIV/clkdiv_reg_n_0_[6]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    U_CLKDIV/clkdiv_reg[4]_i_1_n_5
    SLICE_X54Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_CLKDIV/CLK
    SLICE_X54Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.134     1.616    U_CLKDIV/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.572     1.491    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y95         FDCE                                         r  U_7SEG/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U_7SEG/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.754    U_7SEG/cnt_reg_n_0_[10]
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X28Y95         FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.842     2.007    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y95         FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y95         FDCE (Hold_fdce_C_D)         0.105     1.596    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.572     1.491    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.754    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  U_7SEG/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U_7SEG/cnt_reg[0]_i_1_n_5
    SLICE_X28Y93         FDCE                                         r  U_7SEG/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.842     2.007    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  U_7SEG/cnt_reg[2]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y93         FDCE (Hold_fdce_C_D)         0.105     1.596    U_7SEG/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.572     1.491    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y94         FDCE                                         r  U_7SEG/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U_7SEG/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.754    U_7SEG/cnt_reg_n_0_[6]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  U_7SEG/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U_7SEG/cnt_reg[4]_i_1_n_5
    SLICE_X28Y94         FDCE                                         r  U_7SEG/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.842     2.007    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y94         FDCE                                         r  U_7SEG/cnt_reg[6]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y94         FDCE (Hold_fdce_C_D)         0.105     1.596    U_7SEG/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_CLKDIV/CLK
    SLICE_X54Y90         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  U_CLKDIV/clkdiv_reg[2]/Q
                         net (fo=3, routed)           0.129     1.775    U_CLKDIV/clkdiv_reg[2]
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  U_CLKDIV/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    U_CLKDIV/clkdiv_reg[0]_i_1_n_5
    SLICE_X54Y90         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_CLKDIV/CLK
    SLICE_X54Y90         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y90         FDCE (Hold_fdce_C_D)         0.134     1.616    U_CLKDIV/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.572     1.491    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  U_7SEG/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U_7SEG/cnt_reg[14]/Q
                         net (fo=4, routed)           0.134     1.766    U_7SEG/seg7_clk
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  U_7SEG/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    U_7SEG/cnt_reg[12]_i_1_n_5
    SLICE_X28Y96         FDCE                                         r  U_7SEG/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.842     2.007    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  U_7SEG/cnt_reg[14]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y96         FDCE (Hold_fdce_C_D)         0.105     1.596    U_7SEG/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y93    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y95    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y95    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y96    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y96    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y96    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y93    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y93    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y93    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   U_7SEG/o_seg_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   U_7SEG/o_seg_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   U_7SEG/o_seg_r_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   U_7SEG/o_seg_r_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   U_7SEG/o_seg_r_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   U_7SEG/o_seg_r_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   U_7SEG/o_seg_r_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y102   U_7SEG/i_data_store_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y103   U_7SEG/i_data_store_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y102   U_7SEG/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y95    U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y95    U_7SEG/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y96    U_7SEG/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y96    U_7SEG/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y96    U_7SEG/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y94    U_7SEG/cnt_reg[4]/C



