<module name="SATA_PHY_TX" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SATAPHYTX_FUNC_CONFIG_REG" acronym="SATAPHYTX_FUNC_CONFIG_REG" offset="0xC" width="32" description="Functional Configuration registers">
    <bitfield id="MEM_INVPAIR" width="1" begin="31" end="31" resetval="0" description="Invert polarity of TXP/TXN" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="SATAPHYTX_TEST_CONFIG_REG" acronym="SATAPHYTX_TEST_CONFIG_REG" offset="0x2C" width="32" description="Test related configuration registers">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_EN_LPBK" width="1" begin="30" end="30" resetval="0" description="Loopback enable for test" range="" rwaccess="RW"/>
    <bitfield id="MEM_ENTXPATT" width="1" begin="29" end="29" resetval="0" description="Enable Test pattern to input of the serializer instead of TD" range="" rwaccess="RW"/>
    <bitfield id="MEM_TESTPATT" width="3" begin="28" end="26" resetval="0x0" description="Select the LFSR mode to generate the required pattern 000=&amp;amp;gt; 31 bit LFSR mode 011 =&amp;amp;gt; 23 bit LFSR mode 010 =&amp;amp;gt; 7 bit LFSR mode 001=&amp;amp;gt; generate 1010 pattern 100=&amp;amp;gt; Fixed 31 bit value from pattgen_preload_val" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="26" begin="25" end="0" resetval="0x00 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="SATAPHYTX_PATTGEN_PRELOAD" acronym="SATAPHYTX_PATTGEN_PRELOAD" offset="0x30" width="32" description="Pattern generator (31 bit) LFSR Seed or preload value">
    <bitfield id="MEM_PATTGEN_PRELOAD_VAL" width="31" begin="31" end="1" resetval="0x0000 0000" description="Preload value to the LFSR pattern generator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW"/>
  </register>
</module>
