Info (10281): Verilog HDL Declaration information at helper_modules.sv(704): object "done" differs only in case from object "DONE" in the same scope File: /home/esther/fccm_demo/hw/helper_modules.sv Line: 704
Info (10281): Verilog HDL Declaration information at layer.sv(103): object "done" differs only in case from object "DONE" in the same scope File: /home/esther/fccm_demo/hw/layer.sv Line: 103
Info (10281): Verilog HDL Declaration information at layer.sv(192): object "done" differs only in case from object "DONE" in the same scope File: /home/esther/fccm_demo/hw/layer.sv Line: 192
Info (10281): Verilog HDL Declaration information at layer.sv(285): object "done" differs only in case from object "DONE" in the same scope File: /home/esther/fccm_demo/hw/layer.sv Line: 285
Info (10281): Verilog HDL Declaration information at layer.sv(400): object "done" differs only in case from object "DONE" in the same scope File: /home/esther/fccm_demo/hw/layer.sv Line: 400
Info (10281): Verilog HDL Declaration information at layer.sv(491): object "done" differs only in case from object "DONE" in the same scope File: /home/esther/fccm_demo/hw/layer.sv Line: 491
Warning (10268): Verilog HDL information at accel_core.sv(107): always construct contains both blocking and non-blocking assignments File: /home/esther/fccm_demo/hw/accel_core.sv Line: 107
Warning (10268): Verilog HDL information at accel_core.sv(107): always construct contains both blocking and non-blocking assignments File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/accel_core.sv Line: 107
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at demo_qsys_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/esther/fccm_demo/hw/db/ip/demo_qsys_system/submodules/demo_qsys_system_mm_interconnect_0_router_005.sv Line: 49
