<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>SlowFast</design>
	<target_verilog>X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_2b\HW5_2b\synthesis\SlowFast.vm</target_verilog>
</SynplifyOutput>
