<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>BLR -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BLR</h2><p>Branch with link to register</p>
      <p class="aml">This instruction calls a subroutine at an address in a register,
setting register X30 to PC+4.
This instruction provides a hint that this is a subroutine call.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="5" class="lr">Rn</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="3"/><td/><td class="droppedname">Z</td><td/><td colspan="2" class="droppedname">op</td><td colspan="5" class="droppedname">op2</td><td colspan="4"/><td class="droppedname">A</td><td class="droppedname">M</td><td colspan="5"/><td colspan="5" class="droppedname">Rm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="BLR_64_branch_reg"/><p class="asm-code">BLR  <a href="#XnOrXZR" title="Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">let n : integer{} = UInt(Rn);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="XnOrXZR"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">let target : bits(64) = X{}(n);
if IsFeatureImplemented(FEAT_GCS) &amp;&amp; <a href="shared_pseudocode.html#func_GCSPCREnabled_1" title="">GCSPCREnabled</a>(PSTATE.EL) then
    AddGCSRecord(<a href="shared_pseudocode.html#func_PC64_0" title="">PC64</a>() + 4);
end;

// Value in BTypeNext will be used to set PSTATE.BTYPE
<a href="shared_pseudocode.html#global_BTypeNext" title="">BTypeNext</a> = '10';

<a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(30) = <a href="shared_pseudocode.html#func_PC64_0" title="">PC64</a>() + 4;

let branch_conditional : boolean = FALSE;
BranchTo{64}(target, <a href="shared_pseudocode.html#enum_BranchType_INDCALL" title="">BranchType_INDCALL</a>, branch_conditional);</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
