Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:38:11 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0057        --    0.0476    0.0419    0.0458    0.0020        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0057        --    0.0476    0.0419        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0476 r    0.0476 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
                                                                        0.0476 r    0.0476 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0476 r    0.0476 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0476 r    0.0476 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
                                                                        0.0476 r    0.0476 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0420 r    0.0419 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0420 r    0.0420 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
                                                                        0.0421 r    0.0420 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0422 r    0.0422 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0422 r    0.0422 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0476
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0059    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0054    0.0099    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0054    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0050    0.0095    0.0336 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0050    0.0002    0.0339 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0059    0.0053    0.0392 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0059    0.0005    0.0396 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0293    0.0097    0.0068    0.0464 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0012    0.0476 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0476


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
Latency             : 0.0476
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0059    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0054    0.0099    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0054    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0050    0.0095    0.0336 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0050    0.0002    0.0339 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0059    0.0053    0.0392 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0059    0.0005    0.0396 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0293    0.0097    0.0068    0.0464 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0012    0.0476 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0476


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0476
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0059    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0054    0.0099    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0054    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0050    0.0095    0.0336 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0050    0.0002    0.0339 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0059    0.0053    0.0392 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0059    0.0005    0.0396 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0293    0.0097    0.0068    0.0464 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0100    0.0012    0.0476 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0476


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0476
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0059    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0054    0.0099    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0054    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0050    0.0095    0.0336 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0050    0.0002    0.0339 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0059    0.0053    0.0392 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0059    0.0005    0.0396 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0293    0.0097    0.0068    0.0464 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0012    0.0476 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0476


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
Latency             : 0.0476
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0059    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0054    0.0099    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0054    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0050    0.0095    0.0336 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0050    0.0002    0.0339 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0059    0.0053    0.0392 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0059    0.0005    0.0396 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0293    0.0097    0.0068    0.0464 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0012    0.0476 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0476


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0419
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0056    0.0059    0.0135    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0001    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0129    0.0268 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0002    0.0269 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0144    0.0165    0.0145    0.0414 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0167    0.0005    0.0419 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0419


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0420
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0056    0.0059    0.0135    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0001    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0129    0.0268 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0002    0.0269 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0144    0.0165    0.0145    0.0414 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0167    0.0005    0.0420 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0420


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
Latency             : 0.0420
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0056    0.0059    0.0135    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0001    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0129    0.0268 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0002    0.0269 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0144    0.0165    0.0145    0.0414 r
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0166    0.0006    0.0420 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0420


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0056    0.0059    0.0135    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0001    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0129    0.0268 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0002    0.0269 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0144    0.0165    0.0145    0.0414 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0167    0.0007    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0056    0.0059    0.0135    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0001    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0129    0.0268 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0002    0.0269 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0144    0.0165    0.0145    0.0414 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0167    0.0007    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0125        --    0.0804    0.0679    0.0778    0.0044        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0125        --    0.0804    0.0679        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0804 r    0.0804 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0804 r    0.0804 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0804 r    0.0804 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0679 r    0.0679 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0679 r    0.0679 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0680 r    0.0680 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_1_/CP
                                                                        0.0680 r    0.0680 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_3_/CP
                                                                        0.0680 r    0.0680 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0804
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0065    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0062    0.0089    0.0199    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0086    0.0159    0.0379 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0086    0.0012    0.0391 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0081    0.0154    0.0546 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0012    0.0558 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0095    0.0085    0.0643 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0028    0.0671 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0142    0.0082    0.0753 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0186    0.0051    0.0804 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0804


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0804
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0065    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0062    0.0089    0.0199    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0086    0.0159    0.0379 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0086    0.0012    0.0391 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0081    0.0154    0.0546 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0012    0.0558 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0095    0.0085    0.0643 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0028    0.0671 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0142    0.0082    0.0753 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0187    0.0051    0.0804 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0804


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0804
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0065    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0062    0.0089    0.0199    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0086    0.0159    0.0379 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0086    0.0012    0.0391 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0081    0.0154    0.0546 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0012    0.0558 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0095    0.0085    0.0643 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0028    0.0671 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0142    0.0082    0.0753 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0187    0.0051    0.0804 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0804


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0065    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0062    0.0089    0.0199    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0086    0.0159    0.0379 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0086    0.0012    0.0391 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0081    0.0154    0.0546 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0012    0.0558 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0095    0.0085    0.0643 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0028    0.0671 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0142    0.0082    0.0753 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0186    0.0050    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0065    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0062    0.0089    0.0199    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0086    0.0159    0.0379 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0086    0.0012    0.0391 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0081    0.0154    0.0546 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0012    0.0558 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0095    0.0085    0.0643 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0028    0.0671 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0142    0.0082    0.0753 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0186    0.0050    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0679
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0051    0.0150    0.0156 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0126    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0284 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0054    0.0129    0.0413 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0002    0.0414 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0051    0.0100    0.0083    0.0497 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0100    0.0012    0.0509 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0267    0.0256    0.0141    0.0649 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0270    0.0030    0.0679 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0679


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0679
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0051    0.0150    0.0156 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0126    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0284 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0054    0.0129    0.0413 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0002    0.0414 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0051    0.0100    0.0083    0.0497 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0100    0.0012    0.0509 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0267    0.0256    0.0141    0.0649 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0269    0.0030    0.0679 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0679


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0680
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0051    0.0150    0.0156 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0126    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0284 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0054    0.0129    0.0413 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0002    0.0414 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0051    0.0100    0.0083    0.0497 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0100    0.0012    0.0509 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0267    0.0256    0.0141    0.0649 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0270    0.0031    0.0680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0680


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_1_/CP
Latency             : 0.0680
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0051    0.0150    0.0156 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0126    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0284 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0054    0.0129    0.0413 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0002    0.0414 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0051    0.0100    0.0083    0.0497 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0100    0.0012    0.0509 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0267    0.0256    0.0141    0.0649 r
  i_img2_jtag_attn_stat_reg_reg_1_/CP (DFSNQD2BWP16P90CPD)           0.0270    0.0031    0.0680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0680


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_3_/CP
Latency             : 0.0680
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0051    0.0150    0.0156 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0126    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0284 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0054    0.0129    0.0413 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0002    0.0414 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0051    0.0100    0.0083    0.0497 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0100    0.0012    0.0509 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0267    0.0256    0.0141    0.0649 r
  i_img2_jtag_attn_stat_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)       0.0271    0.0031    0.0680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0680


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0083        --    0.0628    0.0545    0.0607    0.0029        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0083        --    0.0628    0.0545        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0628 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0628 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0628 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
                                                                        0.0628 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0627 r    0.0627 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0545 r    0.0545 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0545 r    0.0545 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
                                                                        0.0547 r    0.0547 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0548 r    0.0548 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0549 r    0.0549 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0628
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0075    0.0167    0.0172 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0070    0.0127    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0065    0.0123    0.0435 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0065    0.0007    0.0441 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0079    0.0069    0.0510 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0014    0.0525 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0121    0.0074    0.0599 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0138    0.0029    0.0628 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0628


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0628
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0075    0.0167    0.0172 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0070    0.0127    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0065    0.0123    0.0435 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0065    0.0007    0.0441 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0079    0.0069    0.0510 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0014    0.0525 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0121    0.0074    0.0599 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0138    0.0029    0.0628 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0628


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0628
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0075    0.0167    0.0172 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0070    0.0127    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0065    0.0123    0.0435 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0065    0.0007    0.0441 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0079    0.0069    0.0510 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0014    0.0525 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0121    0.0074    0.0599 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0138    0.0029    0.0628 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0628


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
Latency             : 0.0628
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0075    0.0167    0.0172 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0070    0.0127    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0065    0.0123    0.0435 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0065    0.0007    0.0441 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0079    0.0069    0.0510 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0014    0.0525 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0121    0.0074    0.0599 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0137    0.0029    0.0628 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0628


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0627
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0075    0.0167    0.0172 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0070    0.0127    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0060    0.0065    0.0123    0.0435 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0065    0.0007    0.0441 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0185    0.0079    0.0069    0.0510 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0014    0.0525 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0121    0.0074    0.0599 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0137    0.0028    0.0627 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0627


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0545
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0057    0.0075    0.0167    0.0172 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0075    0.0004    0.0176 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0088    0.0173    0.0349 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0088    0.0004    0.0354 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0143    0.0208    0.0178    0.0532 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0210    0.0013    0.0545 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0545


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0545
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0057    0.0075    0.0167    0.0172 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0075    0.0004    0.0176 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0088    0.0173    0.0349 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0088    0.0004    0.0354 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0143    0.0208    0.0178    0.0532 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0210    0.0013    0.0545 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0545


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
Latency             : 0.0547
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0057    0.0075    0.0167    0.0172 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0075    0.0004    0.0176 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0088    0.0173    0.0349 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0088    0.0004    0.0354 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0143    0.0208    0.0178    0.0532 r
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0210    0.0015    0.0547 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0547


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0548
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0057    0.0075    0.0167    0.0172 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0075    0.0004    0.0176 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0088    0.0173    0.0349 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0088    0.0004    0.0354 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0143    0.0208    0.0178    0.0532 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0212    0.0017    0.0548 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0548


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0549
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0061    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0057    0.0075    0.0167    0.0172 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0075    0.0004    0.0176 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0088    0.0173    0.0349 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0088    0.0004    0.0354 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0143    0.0208    0.0178    0.0532 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0211    0.0017    0.0549 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0549


1
