#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 12 15:20:28 2019
# Process ID: 22740
# Current directory: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20816 C:\Users\ECE\Desktop\LSTM_IOT_SEC\ctxt_convert_test\ctxt_convert_test.xpr
# Log file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/vivado.log
# Journal file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 731.898 ; gain = 144.348
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 741.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_ctxt_convert_behav -key {Behavioral:sim_1:Functional:lstm_tb_ctxt_convert} -tclbatch {lstm_tb_ctxt_convert.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg
