$date
	Sun Jun 14 21:42:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$scope module u_randomgen $end
$var wire 1 ! clk $end
$var wire 56 " data [55:0] $end
$var reg 64 # random_data [63:0] $end
$scope function xorshift64 $end
$var reg 64 $ x [63:0] $end
$var reg 64 % xorshift64 [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b111100101101001000010010111010111111011110111100001010110110000 $
bx #
bx "
1!
$end
#5000
0!
#10000
bx $
1!
#15000
0!
#20000
1!
#25000
0!
#30000
1!
#35000
0!
#40000
1!
#45000
0!
#50000
1!
#55000
0!
#60000
1!
#65000
0!
#70000
1!
#75000
0!
#80000
1!
#85000
0!
#90000
1!
#95000
0!
#100000
1!
