-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:13:18 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_2_0/design_1_noc_tg_pmon_2_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4544)
`protect data_block
CsGlPl9H2iS/CTKKCpTHpvo8ucHdhue958/W86VVNFs980XKTjrxmoGWRWy/zHR7L6Lf3KPbhkcN
UFbCrmbx8Oc1/vWrQltn62LYfwv5Pm7ZQQPwkOyqf2hHSdkWO3cU/nG8XzkuYV/u3+LyJN4zSRLg
JoREazNnMI9qj1oapTj6eAw7f+c0D5nKPuA0f/j14dL4ChI9JDqQtZlMi/x/EQEMdm6ZuzQn04eX
wWtpmB0zd0kO8vf1haiaPVIpBXq6KFI8m540FaY7+XJCpsOlahBQuOixpCPeRuWR1hhrAhc56TZF
l0bkayg2Cxogzu6cNj6EWUG8BcBohraSA+eEpZqR9BwQjgaydSNTz9jZ1FJJHB2GC/KLxgOpcOds
MLB0xHC3cbqdO4v0Rn3mBeL7NIxAm4eofFMVk4Lm9zsr6FTQy1JyVd/UVqB8xOUlkrByhDcrNQ6t
FaZgc2NKm9e1uHhzUQbVleiTyZqJ4Jq9J6GLtnjrij5HdxzV1fXNL5oo5/R47T+XdKEXXRkJin7d
8HxOdjH88ZkFoibplKDf8YbEKY6oc+NM8Qk+JDoHVq6cGMscNdBPWrQWLU+zNGR4NQ18dnj3iGgA
EbcTIvmWcM/4J4K3bx87UVf+ubf5vE0EsrnPX//yW25/3NPQ9sXoLBuLv2yNnuwWWqgkDE4baQyr
X64QBbiJn+lnKUgUapJ3UpGqmhQiSQ0SPXxRIoZhp8ML1AiFPNprXG5QsLe8Z1m/E9BQ7PHaTWnk
ImHV4ybzXN4L0GsHsfL+JiIkFmEljwzsgph5PzOj9PPC+bw1hPHc3nKc7yz+5H15Jk3O2NRX6IBR
hwy3BvR90HUjJSjKsFR8yyDktxvYC+/rE3nr49kf6vzcJzcRO3hIi25FI8XasSjRhL8nKMCSYCJZ
O/rhRW2WqTTt4/RYgHWHUFsw0zZKb9tyq9DysV+eK1EtIwQnPoEgVeHnLSCnYAW3Kr88uo8VYIRv
YUoRx0tahbgoOQL6DciOvl0+trlZRpZlNUC7CeAkCxnJjPHeOALhbz68KCa0kQvBcNusukwm9/PI
uchQ6rIT6x2stq5cRsYrjp3vLxEozj9O7YLUb0d0U2q82rajS33OgK7lCqrC4ZTNfmyYk+4JgVW3
4/0Mn+L9Jv5JDhKk6l1luZBckGaqrYkvQjDhbxKkY10W/LTR07e4RGaiD2C9kiPnFvbL5zILZMsQ
UEvYUdZ6FFM5qRa0BfifHidYhYEEyOn+02mNi9INRfNJ1QlPtCplg6oAmElHcetgPpHr0jHJR373
a40zWFatbcNEEjf7VbgwRRPDiSSy2M6C4Q2pmgI4Wgq/FczFV4yo5OlAT8H8YX7pm6mqNg3sS91C
qamv7ZAoQGszjwrVC3Mls1J0qH+GcYFFhGUrERudundpYnFIyEydZqjyYS6cZsE8UsXn5ZOhqD6e
ON78roVK/pI9yF1zXm+8Bgt/dcE77UJTOGDafjqYfOmFRDVI8AavT/7ThwDBgldB/B7j9MAq2RB5
quOuZCeY8JNdkOjL+4a5ptZdodUcw2N3I/xE/zgNSEnPQrrAiR/Amk6puDkvfoUhitWPd1S8sicQ
9q6Rzjn+BRZiek5hXtv1r3BeI4eJNvBGHv8FZuQFsq36zBDKqvyJ8ibbSWkeESfEiv9CUCxiXn9d
txcUFf/kKHGbWcRnnekmUobOlWq2ZbiJJH+ir6CW9gRWXp3MKWeEvGHB4QSSgOD+3qA/uzHS6F/9
c+8NGLdMMWgDlCikdTjjE2Dzg0OML4N/eBO22W3hIFsBlXcWFAGpXVwy0GKS+He3CVnqw19n7WIl
Qz9I7pdGgATjT9sN3t7JWg2x+joqkiLVQ6LQYOQItuTAkbPGoSxP5RvuGKvw7sqLr8DZVZkzaV+x
Z/hhobhK9uG8dtrB7fiDI4OfcwFr3TOwjX4JorUU/5BcTBEuhII2TaRHkj+wq9nfUoopwRN0oxRe
Jvk70aEbyX1vXxHHtm/HTGLJ52iX+TOKdj/TH5DL1/Pc+L265Oz3nwrsN2sPYbXCupbBVL0mcpFh
URGzl6PmwmDytya94E56M7VgPUfueSp8ifbf8/BpelMhqxK3+uc923bUSMr+TDkKDCY/QZ8MIWSZ
Clk7UnjQMIu6QZl8jjspVIBCLCTPWwI7zKjtEz85QfO8wiLdz3I3Xp42umqNC48AO5vfdRNP3daT
GrnDHWzwbTLo+bNRWFJ7zskihRC/ZpKLa9fY5KKq2/XCvnhMYNDJUCY7+VQqcw0E61Li9SIcp/Pb
P6HqZFoPhI6hWy9z08o87FpbAZnFKznEq644yfVAQ4J0pBdLicW9S0Lq+FciTfyXvpZd2UcGajQK
dSX0SAiOFWCgU8VAXRQAIyGKO531mXO1vbTK+Pw6kCb/UgjIIHA+tb6hdjfk3hgXO+0H5pr8k8Yg
CnXBrpSItrANwQyJ8BCGPxBvH+jKgoqBT9XRj9e1yYkhX/RiPLq4/7CPjlvALeiW6QMKMv3oXwup
BeH9VqsWfY0yehNOFYEy01Kn1XFesxfq5dIjDkskL4uT8CP9lyFVe7n2LxauNdz3WWdgQpAyzl0X
/AkhvgILXqLFJ2ghXxRlWMFHiAGmilOWnucLkbUYV84hrGI6NptCw+WaHNnTYLMliKNkIRQtFXKd
hSR3EyQVU4+02sJ5ZcYjwFUK930eKXAfzmDDWmmJDphn3bXHQwe4BfXs8T3iPwPPTZQjcoZLt9Z8
ClPwrdcIFy68XDxZfunBJpc7DUl56q+xNqHPK9rUtFMSDw5Bnpr7G46WS4LoBemiGuSLxxL/PW0S
8Lz+BRHmxwbpsVJEUDMA19XkiO5i3lDyMjMzpAX2xCYTWjfdxvbWSt4lE/oefqvol5cEllhCyB4E
N1AjPcRiT6jPRpoOplOP2+dhJoLgknuMtnr6iTcq/rAo2AVYA8qhuYeGdhW1lnQsBKC7+o8Lwm3K
6aA/5ZZjCV3SrklaYDCMyh7MlsfvGfVcAkV0jRJyMsTI31RYJpYJG7PKwxczy4/4DRB1/Sl/MhNV
TK6vbhHmUwz0+HqEXjxElZp8OXp/sa1POlJQu9dIjEtJWIQxRyqNlTL7Gr7FY9/S9NHnmJ4HyNzm
MxqW5y/7bqS6kGFDclqZQRp6Wk48rUn8DM/RSf8F4arhAlBjSlEOgX2xMRj0nW+EJ5bQhwuo6mAB
WaYSbuYkGvbFrF/YHY1d4CwPwBvO6dvk0a9nmlWLj56IldUxV8ARIY9HfLgg3hltr7mq5O+WaMf3
LsAN3t898gcz6sxP4pyIlSj8+4N2Gv1S7y4QCkWF0S9vmHuxnj3YlZpSa440sQUrspxPYNIR38jH
fTVKI/KGaCtK+s/RQYCv0m7C116pZeWfOznAVXiM7aEjcumioWrlOOUUHwKOG3DED3Jy/q/3F+i2
IylNmjBNPbjUzVropmUK47V/ISMOd/+1Tj+qpqRSkdI7HQ6jUyoWm8mE1OiK57RyfQahUDIe0oWM
GD7oMXCrEgjAtk4nKReZx87IxaziYubhvKPBg3q66zGFOrpUAGYAM2MyaShDuYU5uGM5qfXk4gF5
3pa2QI+gF6NzaTvvRnVuER3oQTRda+dJtQaPh08juYKKe+1O5XljGUjmHve+sDt7a7O/p/e/5DbR
G+zO4wQW/sAjPyD4Tn+pq2P6WodBDqYshX70wT1AIuQHTpgRyKP2fm1/JCJi91ev8zwbmkKGffVR
WebAEGfH6ADLkEXp5ZyCIZlC27OAFmSXdXLvLoJTFeqCgYL8XUuIKOuXE3QVD7jRxrOnyB1EDtEG
sTUPNCHFZNuAAW5HjcmseGKxKNnZADhdUBD07T1v6fMzkfTK06413111DhYNKaBpW/D66DuZOpAh
hlrIYQ+kHkxdm4mWlitglZE8Y4svsAGKQXNXBD9mF7omENygckXwEwyg4q2PTVmHzsYvHy5pima2
jUvsvvhZnGhf62lYikSL8dyxF6avpggazLiCe5e0rVlbMeiQCXTCCski5EYmhcbnL28rJJbTF6Pt
m6tXMi09/7LOKMGkmCD29o7XaXxPlPAVkZkAFfIjNfn7WUNBJy6VegOYTqC8fpA21HZEevSIfldC
fAvdqFC44BDUpgPcWqlM1YLDf4GmfMVfS2EHP4E8UOwdCQI44RzFemdFBH9ShrybNZzFSjNzaTVm
C3ZcWmu7RfKDiKPcgVq1hhPkMmzYnWoAl4Jkqe47Y2C3kHQroSwtk9uO2FXfSXr5CHlHubwKyaUQ
ZfDVJifcyrxSzgBtRHNnNU+14wvEWSVTB/VjA6+uffzzbv2i09ZO+yXXC2tzyhLkQUylExWB/AyZ
TtlASgvR85lrX9AkdgcXD6fxLW4tSPdTl2aKRAuBcXbAr6+SBmIlL/uirHVtHxojHXtxGlMqNOsh
I1My5MkxRSI/e7rvkcT3J0Ni9SBeB3CRhqlMrPybi7XPC6REeGBa4C7BPb8RivX1Q/Zeqefr8rGm
bnCK6bwBW0phTIVjVaB+lKK2w8JiFGA127COolBU62PxOtqkO/DOpBBcm5tgQ8eG3NOJO1epPGtk
G57InFwO7FcRsgWBWPE5QFHBZP67pCchOmbadd3JLHYVapwR0DERUegemJBqc9cjPN1Mi2rIcSvp
9pa1NUwL9QPK8WJB66e/GhkNhFHjzeijZixr32hItKsw624TTXKe8NHJt/PRVNYbDD1p3r07y8xo
lYlevTj+SKC8mz8vpsOx58tyMkSkfRKEtS7aazp1qheVYsJjjVTB4P0kwi1IMVH4NU9Pf0vUnW8Y
21bxm1LFgWKfVUfRv7Vw/46xJfgClai0OatCuAyVMBzXFvbMfmTqnJqTSs9RIvLD+CF/lRbho2CL
xSkoIhlqrhyZmW2PZe6u3hYqBG8zv0ddlG8WnOseOOn2OJ0zhbNQqwWKcOr1t3KHSZ7gq/DBX8oV
rmBAwKuuKuw0OggK2TmKvuKjUomMIB+i1A0WKtWH1BBhOa0ID0T8STzTwECimAiZYmbzcIZDQTuI
+DEck9ojYYXC06pdA+asQ2Tj196uMUSwHtuv6ju9pSTML4wE0FdpBp7OLj0+ie1pb0saeKKFocvU
HVN0iqzyU4FOstDJOMNqhih0ggrQgXJWcXHr/zRXYYCxfkL1Ncjd7rRIcwpuNznztgc8Yizht04n
pu3H2ieNTiscXeiq0l1oir+x98S5p3/6Zrfs5oETQF/R49C4292AySVvuvr/xByI9UDyAfqYOArZ
h58dPC5ePs5czwuwcpQQJQ5ojWTzqJIlQYD8kkxCLTEw51WArfQFn0RKe0NeE93fEy3ZvvmpqI4w
lXwfQEhw0bcm9UP3JWF5CmupMqyHysq8xnFYjVUYKxlnjqG6nKxFJLaRJJxobISwN9RU6fSUqaIJ
EbYuaAZbqTQJJVkNn7PhRlTgAR9HHWZxBxdvJrsABhs67lz8tA2rE7njvaG4HyEWyBzmsG6waHd7
GZe36vcIIf/G5tQLx3VxU7CjPApqhE0oewbkRxrgKI7KalwxZkuLjdcO5dKF0sQpdCunqI5q5iUN
tOVtaYavSTS9qR8TRlfWtUiLxm98lhnSUqLXgGdIdz/z7j+BNAf3YI/Zs14PD0M9o87GyAO42/0t
LGHIZFZUspWWe6GSKXjVOw7s/MiBOY9X+GO/mLA1vI9AURHsprokI3h4gPfizzt3sbRoAchjs8Vn
fwYbDsB2ymQKMc+PIPZ6OzVV6wG5Ivr18aRJ+JyJ48fpY1Z2BpYipqTS+V8oVTb8SipJjq0YRTpy
m7Cta9Bw3vdvHIomo4RgMIX7nirKR9AF9pMA90QQ2zqJnCw53yC78tsgimCeECqPQfA0p/tgOwfi
H81L8LO0nlbh2M0q6ee4Gc0a9jM/N/90v0HwTsqyRb9aOfrRFxB9JajhdkkJe/H52gdLRLDvy56G
MTj/aOrTcNxWF4RUVPHyQ38j0WZ9UF6YYAKNKqLY15YJ9F/7nxiPBYaTXpwPm/qMwYX85xE6xdHz
r1v+F7NiCxSboR5ZQ6GDdrJ1oku/pN/iulqsGBGwveq3LugafrQ4SkM=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_noc_tg_pmon_2_0 is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_noc_tg_pmon_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_noc_tg_pmon_2_0 : entity is "design_1_noc_tg_pmon_2_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_noc_tg_pmon_2_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_noc_tg_pmon_2_0 : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end design_1_noc_tg_pmon_2_0;

architecture STRUCTURE of design_1_noc_tg_pmon_2_0 is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 2;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_noc_tg_pmon_2_0_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
