
Sensor_Capturing_via_Microcontrollers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c55c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800c6f0  0800c6f0  0000d6f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc2c  0800cc2c  0000e1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cc2c  0800cc2c  0000dc2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc34  0800cc34  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc34  0800cc34  0000dc34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cc38  0800cc38  0000dc38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800cc3c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1dc  2**0
                  CONTENTS
 10 .bss          0000461c  200001e0  200001e0  0000e1e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200047fc  200047fc  0000e1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001709d  00000000  00000000  0000e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033ba  00000000  00000000  000252a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b8  00000000  00000000  00028668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001045  00000000  00000000  00029b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bb2  00000000  00000000  0002ab65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a0c7  00000000  00000000  00050717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4b83  00000000  00000000  0006a7de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014f361  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ca8  00000000  00000000  0014f3a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a2  00000000  00000000  0015604c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c6d4 	.word	0x0800c6d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c6d4 	.word	0x0800c6d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4a07      	ldr	r2, [pc, #28]	@ (800104c <vApplicationGetIdleTaskMemory+0x2c>)
 8001030:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	4a06      	ldr	r2, [pc, #24]	@ (8001050 <vApplicationGetIdleTaskMemory+0x30>)
 8001036:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800103e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	200001fc 	.word	0x200001fc
 8001050:	2000029c 	.word	0x2000029c

08001054 <TIM1_UP_TIM10_IRQHandler>:
extern UART_HandleTypeDef usart1;
extern TIM_HandleTypeDef timer, htim1;
extern TaskHandle_t xTaskHeatSensor, xTaskPotensiometerValue;

void TIM1_UP_TIM10_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim1);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800105a:	f003 fa99 	bl	8004590 <HAL_TIM_IRQHandler>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2000090c 	.word	0x2000090c

08001068 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&usart1);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <USART1_IRQHandler+0x10>)
 800106e:	f003 fd3d 	bl	8004aec <HAL_UART_IRQHandler>
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	2000074c 	.word	0x2000074c

0800107c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&timer);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <TIM2_IRQHandler+0x10>)
 8001082:	f003 fa85 	bl	8004590 <HAL_TIM_IRQHandler>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000848 	.word	0x20000848

08001090 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	// Halt execution, when HardFault error occurs.
	for(;;);
 8001094:	bf00      	nop
 8001096:	e7fd      	b.n	8001094 <HardFault_Handler+0x4>

08001098 <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	// Halt execution, when MemManage error occurs.
	for(;;);
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <MemManage_Handler+0x4>

080010a0 <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
	// Halt execution, when BusFault error occurs.
	for(;;);
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <BusFault_Handler+0x4>

080010a8 <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	// Halt execution, when UsageFault error occurs.
	for(;;);
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <UsageFault_Handler+0x4>

080010b0 <main>:
uint8_t slave_i2c_addr = 0x3A;
uint8_t HEAT_SENSOR_ID = 0;
uint8_t POTENSIOMETER_ID = 1;

int main(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af02      	add	r7, sp, #8
	/* Initializes low level hardware at the processor level */
	HAL_Init();
 80010b6:	f000 ff91 	bl	8001fdc <HAL_Init>

	// Sets other clock sources besides HSI
	if( SystemClock_Config(HSI_8) != Execution_Succesfull)
 80010ba:	2001      	movs	r0, #1
 80010bc:	f000 f912 	bl	80012e4 <SystemClock_Config>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <main+0x1a>
		return Execution_Failed;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e0ce      	b.n	8001268 <main+0x1b8>

	// Configure the ADCs
	if( ADC_Config(&adc1_potensiometer, ADC1, &potensiometer_channel, ADC_CHANNEL_0) != Execution_Succesfull)
 80010ca:	2300      	movs	r3, #0
 80010cc:	4a68      	ldr	r2, [pc, #416]	@ (8001270 <main+0x1c0>)
 80010ce:	4969      	ldr	r1, [pc, #420]	@ (8001274 <main+0x1c4>)
 80010d0:	4869      	ldr	r0, [pc, #420]	@ (8001278 <main+0x1c8>)
 80010d2:	f000 f9a9 	bl	8001428 <ADC_Config>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <main+0x30>
		return Execution_Failed;
 80010dc:	2301      	movs	r3, #1
 80010de:	e0c3      	b.n	8001268 <main+0x1b8>

	if( ADC_Config(&adc2_heat_sensor, ADC2, &heat_sensor_channel, ADC_CHANNEL_1) != Execution_Succesfull)
 80010e0:	2301      	movs	r3, #1
 80010e2:	4a66      	ldr	r2, [pc, #408]	@ (800127c <main+0x1cc>)
 80010e4:	4966      	ldr	r1, [pc, #408]	@ (8001280 <main+0x1d0>)
 80010e6:	4867      	ldr	r0, [pc, #412]	@ (8001284 <main+0x1d4>)
 80010e8:	f000 f99e 	bl	8001428 <ADC_Config>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <main+0x46>
		return Execution_Failed;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e0b8      	b.n	8001268 <main+0x1b8>

	// Configure the DMA for I2C usage.
	if ( DMA_Config(&dma_i2c, DMA1_Stream7) != Execution_Succesfull )
 80010f6:	4964      	ldr	r1, [pc, #400]	@ (8001288 <main+0x1d8>)
 80010f8:	4864      	ldr	r0, [pc, #400]	@ (800128c <main+0x1dc>)
 80010fa:	f000 f9da 	bl	80014b2 <DMA_Config>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <main+0x58>
		return Execution_Failed;
 8001104:	2301      	movs	r3, #1
 8001106:	e0af      	b.n	8001268 <main+0x1b8>

	// Configure the I2C module.
	if ( I2C_Config(&i2c, I2C2) != Execution_Succesfull )
 8001108:	4961      	ldr	r1, [pc, #388]	@ (8001290 <main+0x1e0>)
 800110a:	4862      	ldr	r0, [pc, #392]	@ (8001294 <main+0x1e4>)
 800110c:	f000 fa0e 	bl	800152c <I2C_Config>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <main+0x6a>
		return Execution_Failed;
 8001116:	2301      	movs	r3, #1
 8001118:	e0a6      	b.n	8001268 <main+0x1b8>

	// Configure the USART1 module
	if( USART1_Config(&usart1) != Execution_Succesfull )
 800111a:	485f      	ldr	r0, [pc, #380]	@ (8001298 <main+0x1e8>)
 800111c:	f000 fa38 	bl	8001590 <USART1_Config>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <main+0x7a>
		return Execution_Failed;
 8001126:	2301      	movs	r3, #1
 8001128:	e09e      	b.n	8001268 <main+0x1b8>

	// Configure the PWM timer.
	if( TIM2_Config(&timer) != Execution_Succesfull )
 800112a:	485c      	ldr	r0, [pc, #368]	@ (800129c <main+0x1ec>)
 800112c:	f000 fa62 	bl	80015f4 <TIM2_Config>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <main+0x8a>
		return Execution_Failed;
 8001136:	2301      	movs	r3, #1
 8001138:	e096      	b.n	8001268 <main+0x1b8>

	// Create the Tasks.
	taskStatus = xTaskCreate( Capture_Temp_Sensor_Value_Task,
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <main+0x1f0>)
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	2300      	movs	r3, #0
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2300      	movs	r3, #0
 8001144:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001148:	4956      	ldr	r1, [pc, #344]	@ (80012a4 <main+0x1f4>)
 800114a:	4857      	ldr	r0, [pc, #348]	@ (80012a8 <main+0x1f8>)
 800114c:	f005 f91e 	bl	800638c <xTaskCreate>
 8001150:	4603      	mov	r3, r0
 8001152:	4a56      	ldr	r2, [pc, #344]	@ (80012ac <main+0x1fc>)
 8001154:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskHeatSensor
	                        );
	configASSERT(taskStatus);
 8001156:	4b55      	ldr	r3, [pc, #340]	@ (80012ac <main+0x1fc>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d10b      	bne.n	8001176 <main+0xc6>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800115e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001162:	f383 8811 	msr	BASEPRI, r3
 8001166:	f3bf 8f6f 	isb	sy
 800116a:	f3bf 8f4f 	dsb	sy
 800116e:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001170:	bf00      	nop
 8001172:	bf00      	nop
 8001174:	e7fd      	b.n	8001172 <main+0xc2>

	taskStatus = xTaskCreate( Capture_Potensiometer_Value_Task,
 8001176:	4b4e      	ldr	r3, [pc, #312]	@ (80012b0 <main+0x200>)
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	2300      	movs	r3, #0
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2300      	movs	r3, #0
 8001180:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001184:	494b      	ldr	r1, [pc, #300]	@ (80012b4 <main+0x204>)
 8001186:	484c      	ldr	r0, [pc, #304]	@ (80012b8 <main+0x208>)
 8001188:	f005 f900 	bl	800638c <xTaskCreate>
 800118c:	4603      	mov	r3, r0
 800118e:	4a47      	ldr	r2, [pc, #284]	@ (80012ac <main+0x1fc>)
 8001190:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskPotensiometerValue
							);
	configASSERT(taskStatus);
 8001192:	4b46      	ldr	r3, [pc, #280]	@ (80012ac <main+0x1fc>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d10b      	bne.n	80011b2 <main+0x102>
	__asm volatile
 800119a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800119e:	f383 8811 	msr	BASEPRI, r3
 80011a2:	f3bf 8f6f 	isb	sy
 80011a6:	f3bf 8f4f 	dsb	sy
 80011aa:	60bb      	str	r3, [r7, #8]
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	e7fd      	b.n	80011ae <main+0xfe>

	taskStatus = xTaskCreate( Transmit_Temp_Sensor_Value_Task,
 80011b2:	4b42      	ldr	r3, [pc, #264]	@ (80012bc <main+0x20c>)
 80011b4:	9301      	str	r3, [sp, #4]
 80011b6:	2300      	movs	r3, #0
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2300      	movs	r3, #0
 80011bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011c0:	493f      	ldr	r1, [pc, #252]	@ (80012c0 <main+0x210>)
 80011c2:	4840      	ldr	r0, [pc, #256]	@ (80012c4 <main+0x214>)
 80011c4:	f005 f8e2 	bl	800638c <xTaskCreate>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4a38      	ldr	r2, [pc, #224]	@ (80012ac <main+0x1fc>)
 80011cc:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskTransmitHeatSensor
							);
	configASSERT(taskStatus);
 80011ce:	4b37      	ldr	r3, [pc, #220]	@ (80012ac <main+0x1fc>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d10b      	bne.n	80011ee <main+0x13e>
	__asm volatile
 80011d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011da:	f383 8811 	msr	BASEPRI, r3
 80011de:	f3bf 8f6f 	isb	sy
 80011e2:	f3bf 8f4f 	dsb	sy
 80011e6:	607b      	str	r3, [r7, #4]
}
 80011e8:	bf00      	nop
 80011ea:	bf00      	nop
 80011ec:	e7fd      	b.n	80011ea <main+0x13a>

	taskStatus = xTaskCreate( Transmit_Potensiometer_Value_Task,
 80011ee:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <main+0x218>)
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	2300      	movs	r3, #0
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2300      	movs	r3, #0
 80011f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011fc:	4933      	ldr	r1, [pc, #204]	@ (80012cc <main+0x21c>)
 80011fe:	4834      	ldr	r0, [pc, #208]	@ (80012d0 <main+0x220>)
 8001200:	f005 f8c4 	bl	800638c <xTaskCreate>
 8001204:	4603      	mov	r3, r0
 8001206:	4a29      	ldr	r2, [pc, #164]	@ (80012ac <main+0x1fc>)
 8001208:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskTransmitPotensiometerValue
							);
	configASSERT(taskStatus);
 800120a:	4b28      	ldr	r3, [pc, #160]	@ (80012ac <main+0x1fc>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10b      	bne.n	800122a <main+0x17a>
	__asm volatile
 8001212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001216:	f383 8811 	msr	BASEPRI, r3
 800121a:	f3bf 8f6f 	isb	sy
 800121e:	f3bf 8f4f 	dsb	sy
 8001222:	603b      	str	r3, [r7, #0]
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	e7fd      	b.n	8001226 <main+0x176>

	// Create the Semaphores.
	xTransmitSemaphore = xSemaphoreCreateMutex();
 800122a:	2001      	movs	r0, #1
 800122c:	f004 fd22 	bl	8005c74 <xQueueCreateMutex>
 8001230:	4603      	mov	r3, r0
 8001232:	4a28      	ldr	r2, [pc, #160]	@ (80012d4 <main+0x224>)
 8001234:	6013      	str	r3, [r2, #0]
	xUARTSemaphore = xSemaphoreCreateMutex();
 8001236:	2001      	movs	r0, #1
 8001238:	f004 fd1c 	bl	8005c74 <xQueueCreateMutex>
 800123c:	4603      	mov	r3, r0
 800123e:	4a26      	ldr	r2, [pc, #152]	@ (80012d8 <main+0x228>)
 8001240:	6013      	str	r3, [r2, #0]
	xPotensiometer_i2c = xSemaphoreCreateMutex();
 8001242:	2001      	movs	r0, #1
 8001244:	f004 fd16 	bl	8005c74 <xQueueCreateMutex>
 8001248:	4603      	mov	r3, r0
 800124a:	4a24      	ldr	r2, [pc, #144]	@ (80012dc <main+0x22c>)
 800124c:	6013      	str	r3, [r2, #0]
	xTemp_sensor_i2c = xSemaphoreCreateMutex();
 800124e:	2001      	movs	r0, #1
 8001250:	f004 fd10 	bl	8005c74 <xQueueCreateMutex>
 8001254:	4603      	mov	r3, r0
 8001256:	4a22      	ldr	r2, [pc, #136]	@ (80012e0 <main+0x230>)
 8001258:	6013      	str	r3, [r2, #0]

	// Start Timer 2 in Interrupt Mode.
	HAL_TIM_Base_Start_IT(&timer);
 800125a:	4810      	ldr	r0, [pc, #64]	@ (800129c <main+0x1ec>)
 800125c:	f003 f928 	bl	80044b0 <HAL_TIM_Base_Start_IT>

	// Start the Scheduler.
	vTaskStartScheduler();
 8001260:	f005 f9e4 	bl	800662c <vTaskStartScheduler>

	// Infinite loop.
	for(;;);
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <main+0x1b4>

	// Stop Timer 2.
	HAL_TIM_Base_Stop_IT(&timer);

	return Execution_Succesfull;
}
 8001268:	4618      	mov	r0, r3
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	2000072c 	.word	0x2000072c
 8001274:	40012000 	.word	0x40012000
 8001278:	2000069c 	.word	0x2000069c
 800127c:	2000073c 	.word	0x2000073c
 8001280:	40012100 	.word	0x40012100
 8001284:	200006e4 	.word	0x200006e4
 8001288:	400260b8 	.word	0x400260b8
 800128c:	20000794 	.word	0x20000794
 8001290:	40005800 	.word	0x40005800
 8001294:	200007f4 	.word	0x200007f4
 8001298:	2000074c 	.word	0x2000074c
 800129c:	20000848 	.word	0x20000848
 80012a0:	20000890 	.word	0x20000890
 80012a4:	0800c6f0 	.word	0x0800c6f0
 80012a8:	080016c1 	.word	0x080016c1
 80012ac:	200008a0 	.word	0x200008a0
 80012b0:	20000894 	.word	0x20000894
 80012b4:	0800c710 	.word	0x0800c710
 80012b8:	08001801 	.word	0x08001801
 80012bc:	20000898 	.word	0x20000898
 80012c0:	0800c734 	.word	0x0800c734
 80012c4:	0800192d 	.word	0x0800192d
 80012c8:	2000089c 	.word	0x2000089c
 80012cc:	0800c754 	.word	0x0800c754
 80012d0:	080019ed 	.word	0x080019ed
 80012d4:	200008a4 	.word	0x200008a4
 80012d8:	200008a8 	.word	0x200008a8
 80012dc:	200008ac 	.word	0x200008ac
 80012e0:	200008b0 	.word	0x200008b0

080012e4 <SystemClock_Config>:

ReturnStatus SystemClock_Config(Clock_Source_t clk)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b094      	sub	sp, #80	@ 0x50
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	memset(&osc_init, 0, sizeof(osc_init));
 80012ee:	f107 0320 	add.w	r3, r7, #32
 80012f2:	2230      	movs	r2, #48	@ 0x30
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f007 fdb1 	bl	8008e5e <memset>
	memset(&clk_init, 0, sizeof(clk_init));
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	2214      	movs	r2, #20
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f007 fdaa 	bl	8008e5e <memset>

	switch (clk)
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	2b03      	cmp	r3, #3
 800130e:	f200 8084 	bhi.w	800141a <SystemClock_Config+0x136>
 8001312:	a201      	add	r2, pc, #4	@ (adr r2, 8001318 <SystemClock_Config+0x34>)
 8001314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001318:	0800141b 	.word	0x0800141b
 800131c:	08001329 	.word	0x08001329
 8001320:	08001371 	.word	0x08001371
 8001324:	080013c5 	.word	0x080013c5
	{
		case HSI_16:
			break;
		case HSI_8:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001328:	2302      	movs	r3, #2
 800132a:	623b      	str	r3, [r7, #32]
			osc_init.HSIState = RCC_HSI_ON;
 800132c:	2301      	movs	r3, #1
 800132e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 8001330:	f107 0320 	add.w	r3, r7, #32
 8001334:	4618      	mov	r0, r3
 8001336:	f002 fba1 	bl	8003a7c <HAL_RCC_OscConfig>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <SystemClock_Config+0x60>
				return Execution_Failed;
 8001340:	2301      	movs	r3, #1
 8001342:	e06b      	b.n	800141c <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001344:	230f      	movs	r3, #15
 8001346:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001348:	2300      	movs	r3, #0
 800134a:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800134c:	2380      	movs	r3, #128	@ 0x80
 800134e:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001350:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001354:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 8001356:	2300      	movs	r3, #0
 8001358:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 800135a:	f107 030c 	add.w	r3, r7, #12
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f002 fe03 	bl	8003f6c <HAL_RCC_ClockConfig>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d055      	beq.n	8001418 <SystemClock_Config+0x134>
				return Execution_Failed;
 800136c:	2301      	movs	r3, #1
 800136e:	e055      	b.n	800141c <SystemClock_Config+0x138>
			break;

		case HSE_4:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001370:	2301      	movs	r3, #1
 8001372:	623b      	str	r3, [r7, #32]
			osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 8001374:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001378:	627b      	str	r3, [r7, #36]	@ 0x24
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 800137a:	f107 0320 	add.w	r3, r7, #32
 800137e:	4618      	mov	r0, r3
 8001380:	f002 fb7c 	bl	8003a7c <HAL_RCC_OscConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0xaa>
				return Execution_Failed;
 800138a:	2301      	movs	r3, #1
 800138c:	e046      	b.n	800141c <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800138e:	230f      	movs	r3, #15
 8001390:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001392:	2301      	movs	r3, #1
 8001394:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001396:	2380      	movs	r3, #128	@ 0x80
 8001398:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800139a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800139e:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80013a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013a4:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f002 fddd 	bl	8003f6c <HAL_RCC_ClockConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <SystemClock_Config+0xd8>
				return Execution_Failed;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e02f      	b.n	800141c <SystemClock_Config+0x138>

			__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 80013bc:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <SystemClock_Config+0x140>)
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]

			break;
 80013c2:	e02a      	b.n	800141a <SystemClock_Config+0x136>

		case HSE_2:
				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013c4:	2301      	movs	r3, #1
 80013c6:	623b      	str	r3, [r7, #32]
				osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 80013c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
				if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 80013ce:	f107 0320 	add.w	r3, r7, #32
 80013d2:	4618      	mov	r0, r3
 80013d4:	f002 fb52 	bl	8003a7c <HAL_RCC_OscConfig>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <SystemClock_Config+0xfe>
					return Execution_Failed;
 80013de:	2301      	movs	r3, #1
 80013e0:	e01c      	b.n	800141c <SystemClock_Config+0x138>

				clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013e2:	230f      	movs	r3, #15
 80013e4:	60fb      	str	r3, [r7, #12]
				clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80013e6:	2301      	movs	r3, #1
 80013e8:	613b      	str	r3, [r7, #16]
				clk_init.AHBCLKDivider = RCC_SYSCLK_DIV4;
 80013ea:	2390      	movs	r3, #144	@ 0x90
 80013ec:	617b      	str	r3, [r7, #20]
				clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80013ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f2:	61bb      	str	r3, [r7, #24]
				clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80013f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f8:	61fb      	str	r3, [r7, #28]

				if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 80013fa:	f107 030c 	add.w	r3, r7, #12
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f002 fdb3 	bl	8003f6c <HAL_RCC_ClockConfig>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <SystemClock_Config+0x12c>
					return Execution_Failed;
 800140c:	2301      	movs	r3, #1
 800140e:	e005      	b.n	800141c <SystemClock_Config+0x138>

				__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <SystemClock_Config+0x140>)
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]

				break;
 8001416:	e000      	b.n	800141a <SystemClock_Config+0x136>
			break;
 8001418:	bf00      	nop
				break;
#endif
		default:
	}

	return Execution_Succesfull;
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	3750      	adds	r7, #80	@ 0x50
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	42470000 	.word	0x42470000

08001428 <ADC_Config>:

ReturnStatus ADC_Config(ADC_HandleTypeDef *adc_handle, ADC_TypeDef *adc_instance, ADC_ChannelConfTypeDef *channel, uint32_t channel_num)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
	memset(adc_handle, 0, sizeof(*adc_handle));
 8001436:	2248      	movs	r2, #72	@ 0x48
 8001438:	2100      	movs	r1, #0
 800143a:	68f8      	ldr	r0, [r7, #12]
 800143c:	f007 fd0f 	bl	8008e5e <memset>
	memset(adc_instance, 0, sizeof(*adc_instance));
 8001440:	2250      	movs	r2, #80	@ 0x50
 8001442:	2100      	movs	r1, #0
 8001444:	68b8      	ldr	r0, [r7, #8]
 8001446:	f007 fd0a 	bl	8008e5e <memset>
	memset(channel, 0, sizeof(*channel));
 800144a:	2210      	movs	r2, #16
 800144c:	2100      	movs	r1, #0
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f007 fd05 	bl	8008e5e <memset>

	adc_handle->Instance = adc_instance;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	601a      	str	r2, [r3, #0]
	adc_handle->Init.Resolution = ADC_RESOLUTION_12B;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
	adc_handle->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2201      	movs	r2, #1
 8001464:	615a      	str	r2, [r3, #20]
	adc_handle->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
	adc_handle->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001472:	605a      	str	r2, [r3, #4]

	if( HAL_ADC_Init(adc_handle) != HAL_OK)
 8001474:	68f8      	ldr	r0, [r7, #12]
 8001476:	f000 fdf3 	bl	8002060 <HAL_ADC_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <ADC_Config+0x5c>
		return Execution_Failed;
 8001480:	2301      	movs	r3, #1
 8001482:	e012      	b.n	80014aa <ADC_Config+0x82>


	channel->Channel = channel_num;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	601a      	str	r2, [r3, #0]
	channel->Rank = channel_num;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	605a      	str	r2, [r3, #4]
	channel->SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2203      	movs	r2, #3
 8001494:	609a      	str	r2, [r3, #8]

	if( HAL_ADC_ConfigChannel(adc_handle, channel) != HAL_OK)
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f000 ffc3 	bl	8002424 <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <ADC_Config+0x80>
		return Execution_Failed;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <ADC_Config+0x82>


	return Execution_Succesfull;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <DMA_Config>:

ReturnStatus DMA_Config(DMA_HandleTypeDef *dma, DMA_Stream_TypeDef *Instance)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
 80014ba:	6039      	str	r1, [r7, #0]
	memset(dma, 0, sizeof(*dma));
 80014bc:	2260      	movs	r2, #96	@ 0x60
 80014be:	2100      	movs	r1, #0
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f007 fccc 	bl	8008e5e <memset>
	dma->Instance = Instance;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	683a      	ldr	r2, [r7, #0]
 80014ca:	601a      	str	r2, [r3, #0]
	dma->Init.Channel = DMA_CHANNEL_7;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80014d2:	605a      	str	r2, [r3, #4]
	dma->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2240      	movs	r2, #64	@ 0x40
 80014d8:	609a      	str	r2, [r3, #8]
	dma->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	625a      	str	r2, [r3, #36]	@ 0x24
	dma->Init.MemBurst = DMA_MBURST_SINGLE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	62da      	str	r2, [r3, #44]	@ 0x2c
	dma->Init.PeriphBurst = DMA_PBURST_SINGLE;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	631a      	str	r2, [r3, #48]	@ 0x30
	dma->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
	dma->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	615a      	str	r2, [r3, #20]
	dma->Init.Mode = DMA_NORMAL;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
	dma->Init.Priority = DMA_PRIORITY_HIGH;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001504:	621a      	str	r2, [r3, #32]
	dma->Init.PeriphInc = DMA_PINC_DISABLE;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	60da      	str	r2, [r3, #12]
	dma->Init.MemInc = DMA_MINC_DISABLE;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	611a      	str	r2, [r3, #16]

	if( HAL_DMA_Init(dma) != HAL_OK )
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f001 fa86 	bl	8002a24 <HAL_DMA_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <DMA_Config+0x70>
		return Execution_Failed;
 800151e:	2301      	movs	r3, #1
 8001520:	e000      	b.n	8001524 <DMA_Config+0x72>

	return Execution_Succesfull;
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <I2C_Config>:

ReturnStatus I2C_Config(I2C_HandleTypeDef *i2c, I2C_TypeDef *Instance)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]

	memset(i2c, 0, sizeof(*i2c));
 8001536:	2254      	movs	r2, #84	@ 0x54
 8001538:	2100      	movs	r1, #0
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f007 fc8f 	bl	8008e5e <memset>
	i2c->Instance = Instance;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	683a      	ldr	r2, [r7, #0]
 8001544:	601a      	str	r2, [r3, #0]
	i2c->Init.ClockSpeed = 100000;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a10      	ldr	r2, [pc, #64]	@ (800158c <I2C_Config+0x60>)
 800154a:	605a      	str	r2, [r3, #4]
	i2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
	i2c->Init.OwnAddress1 = 0x2A;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	222a      	movs	r2, #42	@ 0x2a
 8001556:	60da      	str	r2, [r3, #12]
	i2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800155e:	611a      	str	r2, [r3, #16]
	i2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	615a      	str	r2, [r3, #20]
	i2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	61da      	str	r2, [r3, #28]
	i2c->Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2280      	movs	r2, #128	@ 0x80
 8001570:	621a      	str	r2, [r3, #32]

	// DMA setup for I2C communication.
	//i2c->hdmatx = &dma_i2c;

	if( HAL_I2C_Init(i2c) != HAL_OK)
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f001 fde4 	bl	8003140 <HAL_I2C_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <I2C_Config+0x56>
		return Execution_Failed;
 800157e:	2301      	movs	r3, #1
 8001580:	e000      	b.n	8001584 <I2C_Config+0x58>

	return Execution_Succesfull;
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	000186a0 	.word	0x000186a0

08001590 <USART1_Config>:

ReturnStatus USART1_Config(UART_HandleTypeDef *uart_handle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	memset(uart_handle, 0, sizeof(*uart_handle));
 8001598:	2248      	movs	r2, #72	@ 0x48
 800159a:	2100      	movs	r1, #0
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f007 fc5e 	bl	8008e5e <memset>

	uart_handle->Instance = USART1;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a12      	ldr	r2, [pc, #72]	@ (80015f0 <USART1_Config+0x60>)
 80015a6:	601a      	str	r2, [r3, #0]
	uart_handle->Init.BaudRate = 115200;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015ae:	605a      	str	r2, [r3, #4]
	uart_handle->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	619a      	str	r2, [r3, #24]
	uart_handle->Init.Mode = UART_MODE_TX;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2208      	movs	r2, #8
 80015ba:	615a      	str	r2, [r3, #20]
	uart_handle->Init.OverSampling = UART_OVERSAMPLING_16;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	61da      	str	r2, [r3, #28]
	uart_handle->Init.Parity = UART_PARITY_NONE;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
	uart_handle->Init.StopBits = UART_STOPBITS_1;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	60da      	str	r2, [r3, #12]
	uart_handle->Init.WordLength = UART_WORDLENGTH_8B;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]

	if( HAL_UART_Init(uart_handle) != HAL_OK )
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f003 f9ad 	bl	8004934 <HAL_UART_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <USART1_Config+0x54>
		return Execution_Failed;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <USART1_Config+0x56>

	return Execution_Succesfull;
 80015e4:	2300      	movs	r3, #0

}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40011000 	.word	0x40011000

080015f4 <TIM2_Config>:

ReturnStatus TIM2_Config(TIM_HandleTypeDef *timer)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	memset(timer, 0, sizeof(*timer));
 80015fc:	2248      	movs	r2, #72	@ 0x48
 80015fe:	2100      	movs	r1, #0
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f007 fc2c 	bl	8008e5e <memset>

	timer->Instance = TIM2;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800160c:	601a      	str	r2, [r3, #0]
	timer->Init.Prescaler = 7999;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001614:	605a      	str	r2, [r3, #4]
	timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
	timer->Init.Period = 5000;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001622:	60da      	str	r2, [r3, #12]
	timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	619a      	str	r2, [r3, #24]
	timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	611a      	str	r2, [r3, #16]
	timer->Init.RepetitionCounter = 0;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	615a      	str	r2, [r3, #20]

	if( HAL_TIM_Base_Init(timer) != HAL_OK)
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f002 feea 	bl	8004410 <HAL_TIM_Base_Init>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <TIM2_Config+0x52>
		return Execution_Failed;
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <TIM2_Config+0x54>

	return Execution_Succesfull;
 8001646:	2300      	movs	r3, #0

}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <HAL_TIM_PeriodElapsedCallback>:

	while ((DWT->CYCCNT - start) < ticks);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af02      	add	r7, sp, #8
 8001656:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a0f      	ldr	r2, [pc, #60]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d101      	bne.n	8001666 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001662:	f000 fcdd 	bl	8002020 <HAL_IncTick>

	if (htim->Instance == TIM2)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800166e:	d111      	bne.n	8001694 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		// 5 seconds passed ... time to capture from the sensors.
		xTaskNotifyFromISR(xTaskHeatSensor, 0, eNoAction, NULL);
 8001670:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001672:	6818      	ldr	r0, [r3, #0]
 8001674:	2300      	movs	r3, #0
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2300      	movs	r3, #0
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	f005 fed7 	bl	8007430 <xTaskGenericNotifyFromISR>
		xTaskNotifyFromISR(xTaskPotensiometerValue, 0, eNoAction, NULL);
 8001682:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001684:	6818      	ldr	r0, [r3, #0]
 8001686:	2300      	movs	r3, #0
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	2300      	movs	r3, #0
 800168c:	2200      	movs	r2, #0
 800168e:	2100      	movs	r1, #0
 8001690:	f005 fece 	bl	8007430 <xTaskGenericNotifyFromISR>
	}
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40010000 	.word	0x40010000
 80016a0:	20000890 	.word	0x20000890
 80016a4:	20000894 	.word	0x20000894

080016a8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	// Indicates a UART transfer completed.
	UNUSED(huart);
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	0000      	movs	r0, r0
	...

080016c0 <Capture_Temp_Sensor_Value_Task>:

void Capture_Temp_Sensor_Value_Task(void * pvParameters)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	BaseType_t status;

	for(;;)
	{
		// Wait for the TIM2 to complete a period before capturing again.
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80016c8:	f04f 33ff 	mov.w	r3, #4294967295
 80016cc:	2200      	movs	r2, #0
 80016ce:	2100      	movs	r1, #0
 80016d0:	2000      	movs	r0, #0
 80016d2:	f005 fd8b 	bl	80071ec <xTaskNotifyWait>
 80016d6:	60f8      	str	r0, [r7, #12]

		// Start heat sensor reading.
		HAL_ADC_Start(&adc2_heat_sensor);
 80016d8:	483d      	ldr	r0, [pc, #244]	@ (80017d0 <Capture_Temp_Sensor_Value_Task+0x110>)
 80016da:	f000 fd05 	bl	80020e8 <HAL_ADC_Start>
		if(HAL_ADC_PollForConversion(&adc2_heat_sensor, 5) == HAL_OK){
 80016de:	2105      	movs	r1, #5
 80016e0:	483b      	ldr	r0, [pc, #236]	@ (80017d0 <Capture_Temp_Sensor_Value_Task+0x110>)
 80016e2:	f000 fe06 	bl	80022f2 <HAL_ADC_PollForConversion>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d15f      	bne.n	80017ac <Capture_Temp_Sensor_Value_Task+0xec>
			heat_sensor_value = HAL_ADC_GetValue(&adc2_heat_sensor);
 80016ec:	4838      	ldr	r0, [pc, #224]	@ (80017d0 <Capture_Temp_Sensor_Value_Task+0x110>)
 80016ee:	f000 fe8b 	bl	8002408 <HAL_ADC_GetValue>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4a37      	ldr	r2, [pc, #220]	@ (80017d4 <Capture_Temp_Sensor_Value_Task+0x114>)
 80016f6:	6013      	str	r3, [r2, #0]
			temp_sensor = (heat_sensor_value * 0.07324) - 50;
 80016f8:	4b36      	ldr	r3, [pc, #216]	@ (80017d4 <Capture_Temp_Sensor_Value_Task+0x114>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe ff01 	bl	8000504 <__aeabi_ui2d>
 8001702:	a331      	add	r3, pc, #196	@ (adr r3, 80017c8 <Capture_Temp_Sensor_Value_Task+0x108>)
 8001704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001708:	f7fe ff76 	bl	80005f8 <__aeabi_dmul>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4610      	mov	r0, r2
 8001712:	4619      	mov	r1, r3
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b2f      	ldr	r3, [pc, #188]	@ (80017d8 <Capture_Temp_Sensor_Value_Task+0x118>)
 800171a:	f7fe fdb5 	bl	8000288 <__aeabi_dsub>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	492e      	ldr	r1, [pc, #184]	@ (80017dc <Capture_Temp_Sensor_Value_Task+0x11c>)
 8001724:	e9c1 2300 	strd	r2, r3, [r1]

			if( xSemaphoreTake( xTemp_sensor_i2c, portMAX_DELAY ) == pdTRUE ){
 8001728:	4b2d      	ldr	r3, [pc, #180]	@ (80017e0 <Capture_Temp_Sensor_Value_Task+0x120>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f04f 31ff 	mov.w	r1, #4294967295
 8001730:	4618      	mov	r0, r3
 8001732:	f004 fbb9 	bl	8005ea8 <xQueueSemaphoreTake>
 8001736:	4603      	mov	r3, r0
 8001738:	2b01      	cmp	r3, #1
 800173a:	d118      	bne.n	800176e <Capture_Temp_Sensor_Value_Task+0xae>
				temp_sensor_i2c = temp_sensor * 100;
 800173c:	4b27      	ldr	r3, [pc, #156]	@ (80017dc <Capture_Temp_Sensor_Value_Task+0x11c>)
 800173e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <Capture_Temp_Sensor_Value_Task+0x124>)
 8001748:	f7fe ff56 	bl	80005f8 <__aeabi_dmul>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	f7ff fa28 	bl	8000ba8 <__aeabi_d2uiz>
 8001758:	4603      	mov	r3, r0
 800175a:	b29a      	uxth	r2, r3
 800175c:	4b22      	ldr	r3, [pc, #136]	@ (80017e8 <Capture_Temp_Sensor_Value_Task+0x128>)
 800175e:	801a      	strh	r2, [r3, #0]
				xSemaphoreGive( xTemp_sensor_i2c );
 8001760:	4b1f      	ldr	r3, [pc, #124]	@ (80017e0 <Capture_Temp_Sensor_Value_Task+0x120>)
 8001762:	6818      	ldr	r0, [r3, #0]
 8001764:	2300      	movs	r3, #0
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	f004 fa9b 	bl	8005ca4 <xQueueGenericSend>
			}

			if( xSemaphoreTake( xUARTSemaphore, portMAX_DELAY ) == pdTRUE ){
 800176e:	4b1f      	ldr	r3, [pc, #124]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x12c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f04f 31ff 	mov.w	r1, #4294967295
 8001776:	4618      	mov	r0, r3
 8001778:	f004 fb96 	bl	8005ea8 <xQueueSemaphoreTake>
 800177c:	4603      	mov	r3, r0
 800177e:	2b01      	cmp	r3, #1
 8001780:	d114      	bne.n	80017ac <Capture_Temp_Sensor_Value_Task+0xec>
				sprintf(uart_buffer, "The Temp Sensor has a value of: %1.2f Celsius.\n\r", temp_sensor);
 8001782:	4b16      	ldr	r3, [pc, #88]	@ (80017dc <Capture_Temp_Sensor_Value_Task+0x11c>)
 8001784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001788:	4919      	ldr	r1, [pc, #100]	@ (80017f0 <Capture_Temp_Sensor_Value_Task+0x130>)
 800178a:	481a      	ldr	r0, [pc, #104]	@ (80017f4 <Capture_Temp_Sensor_Value_Task+0x134>)
 800178c:	f007 fb02 	bl	8008d94 <siprintf>
				HAL_UART_Transmit(&usart1, (const uint8_t* )uart_buffer, 50, 0xFFFFFFFF);
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
 8001794:	2232      	movs	r2, #50	@ 0x32
 8001796:	4917      	ldr	r1, [pc, #92]	@ (80017f4 <Capture_Temp_Sensor_Value_Task+0x134>)
 8001798:	4817      	ldr	r0, [pc, #92]	@ (80017f8 <Capture_Temp_Sensor_Value_Task+0x138>)
 800179a:	f003 f91b 	bl	80049d4 <HAL_UART_Transmit>

				xSemaphoreGive( xUARTSemaphore );
 800179e:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x12c>)
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	2300      	movs	r3, #0
 80017a4:	2200      	movs	r2, #0
 80017a6:	2100      	movs	r1, #0
 80017a8:	f004 fa7c 	bl	8005ca4 <xQueueGenericSend>
			}
		}
		HAL_ADC_Stop(&adc2_heat_sensor);
 80017ac:	4808      	ldr	r0, [pc, #32]	@ (80017d0 <Capture_Temp_Sensor_Value_Task+0x110>)
 80017ae:	f000 fd6d 	bl	800228c <HAL_ADC_Stop>

		// xTskNotify --> To transmit the next Temperature Sensor's value.
		status = xTaskNotify(xTaskTransmitHeatSensor, 0, eNoAction);
 80017b2:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <Capture_Temp_Sensor_Value_Task+0x13c>)
 80017b4:	6818      	ldr	r0, [r3, #0]
 80017b6:	2300      	movs	r3, #0
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	f005 fd76 	bl	80072ac <xTaskGenericNotify>
 80017c0:	60f8      	str	r0, [r7, #12]
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80017c2:	e781      	b.n	80016c8 <Capture_Temp_Sensor_Value_Task+0x8>
 80017c4:	f3af 8000 	nop.w
 80017c8:	4cc25072 	.word	0x4cc25072
 80017cc:	3fb2bfdb 	.word	0x3fb2bfdb
 80017d0:	200006e4 	.word	0x200006e4
 80017d4:	200008ec 	.word	0x200008ec
 80017d8:	40490000 	.word	0x40490000
 80017dc:	20000900 	.word	0x20000900
 80017e0:	200008b0 	.word	0x200008b0
 80017e4:	40590000 	.word	0x40590000
 80017e8:	200008f2 	.word	0x200008f2
 80017ec:	200008a8 	.word	0x200008a8
 80017f0:	0800c778 	.word	0x0800c778
 80017f4:	200008b4 	.word	0x200008b4
 80017f8:	2000074c 	.word	0x2000074c
 80017fc:	20000898 	.word	0x20000898

08001800 <Capture_Potensiometer_Value_Task>:

	}
}

void Capture_Potensiometer_Value_Task(void * pvParameters)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	BaseType_t status;

	for(;;)
	{
		// Wait for the TIM2 to complete a period before capturing again.
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001808:	f04f 33ff 	mov.w	r3, #4294967295
 800180c:	2200      	movs	r2, #0
 800180e:	2100      	movs	r1, #0
 8001810:	2000      	movs	r0, #0
 8001812:	f005 fceb 	bl	80071ec <xTaskNotifyWait>
 8001816:	60f8      	str	r0, [r7, #12]

		// Start potensiometer's reading.
		HAL_ADC_Start(&adc1_potensiometer);
 8001818:	4839      	ldr	r0, [pc, #228]	@ (8001900 <Capture_Potensiometer_Value_Task+0x100>)
 800181a:	f000 fc65 	bl	80020e8 <HAL_ADC_Start>
		if(HAL_ADC_PollForConversion(&adc1_potensiometer, 5) == HAL_OK){
 800181e:	2105      	movs	r1, #5
 8001820:	4837      	ldr	r0, [pc, #220]	@ (8001900 <Capture_Potensiometer_Value_Task+0x100>)
 8001822:	f000 fd66 	bl	80022f2 <HAL_ADC_PollForConversion>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d156      	bne.n	80018da <Capture_Potensiometer_Value_Task+0xda>
			potensiometer_value = HAL_ADC_GetValue(&adc1_potensiometer);
 800182c:	4834      	ldr	r0, [pc, #208]	@ (8001900 <Capture_Potensiometer_Value_Task+0x100>)
 800182e:	f000 fdeb 	bl	8002408 <HAL_ADC_GetValue>
 8001832:	4603      	mov	r3, r0
 8001834:	4a33      	ldr	r2, [pc, #204]	@ (8001904 <Capture_Potensiometer_Value_Task+0x104>)
 8001836:	6013      	str	r3, [r2, #0]
			potensiometer = potensiometer_value * 0.0008057;
 8001838:	4b32      	ldr	r3, [pc, #200]	@ (8001904 <Capture_Potensiometer_Value_Task+0x104>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fe61 	bl	8000504 <__aeabi_ui2d>
 8001842:	a32d      	add	r3, pc, #180	@ (adr r3, 80018f8 <Capture_Potensiometer_Value_Task+0xf8>)
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7fe fed6 	bl	80005f8 <__aeabi_dmul>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	492d      	ldr	r1, [pc, #180]	@ (8001908 <Capture_Potensiometer_Value_Task+0x108>)
 8001852:	e9c1 2300 	strd	r2, r3, [r1]

			if( xSemaphoreTake( xPotensiometer_i2c, portMAX_DELAY ) == pdTRUE ){
 8001856:	4b2d      	ldr	r3, [pc, #180]	@ (800190c <Capture_Potensiometer_Value_Task+0x10c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f04f 31ff 	mov.w	r1, #4294967295
 800185e:	4618      	mov	r0, r3
 8001860:	f004 fb22 	bl	8005ea8 <xQueueSemaphoreTake>
 8001864:	4603      	mov	r3, r0
 8001866:	2b01      	cmp	r3, #1
 8001868:	d118      	bne.n	800189c <Capture_Potensiometer_Value_Task+0x9c>
				potensiometer_i2c = potensiometer * 100;
 800186a:	4b27      	ldr	r3, [pc, #156]	@ (8001908 <Capture_Potensiometer_Value_Task+0x108>)
 800186c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	4b26      	ldr	r3, [pc, #152]	@ (8001910 <Capture_Potensiometer_Value_Task+0x110>)
 8001876:	f7fe febf 	bl	80005f8 <__aeabi_dmul>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4610      	mov	r0, r2
 8001880:	4619      	mov	r1, r3
 8001882:	f7ff f991 	bl	8000ba8 <__aeabi_d2uiz>
 8001886:	4603      	mov	r3, r0
 8001888:	b29a      	uxth	r2, r3
 800188a:	4b22      	ldr	r3, [pc, #136]	@ (8001914 <Capture_Potensiometer_Value_Task+0x114>)
 800188c:	801a      	strh	r2, [r3, #0]
				xSemaphoreGive( xPotensiometer_i2c );
 800188e:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <Capture_Potensiometer_Value_Task+0x10c>)
 8001890:	6818      	ldr	r0, [r3, #0]
 8001892:	2300      	movs	r3, #0
 8001894:	2200      	movs	r2, #0
 8001896:	2100      	movs	r1, #0
 8001898:	f004 fa04 	bl	8005ca4 <xQueueGenericSend>
			}

			if( xSemaphoreTake( xUARTSemaphore, portMAX_DELAY ) == pdTRUE ){
 800189c:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <Capture_Potensiometer_Value_Task+0x118>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	4618      	mov	r0, r3
 80018a6:	f004 faff 	bl	8005ea8 <xQueueSemaphoreTake>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d114      	bne.n	80018da <Capture_Potensiometer_Value_Task+0xda>
				sprintf(uart_buffer, "The Potensiometer has a value of: %1.2f Volt.\n\r", potensiometer);
 80018b0:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <Capture_Potensiometer_Value_Task+0x108>)
 80018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b6:	4919      	ldr	r1, [pc, #100]	@ (800191c <Capture_Potensiometer_Value_Task+0x11c>)
 80018b8:	4819      	ldr	r0, [pc, #100]	@ (8001920 <Capture_Potensiometer_Value_Task+0x120>)
 80018ba:	f007 fa6b 	bl	8008d94 <siprintf>
				HAL_UART_Transmit(&usart1, (const uint8_t* )uart_buffer, 50, 0xFFFFFFFF);
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
 80018c2:	2232      	movs	r2, #50	@ 0x32
 80018c4:	4916      	ldr	r1, [pc, #88]	@ (8001920 <Capture_Potensiometer_Value_Task+0x120>)
 80018c6:	4817      	ldr	r0, [pc, #92]	@ (8001924 <Capture_Potensiometer_Value_Task+0x124>)
 80018c8:	f003 f884 	bl	80049d4 <HAL_UART_Transmit>

				xSemaphoreGive( xUARTSemaphore );
 80018cc:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <Capture_Potensiometer_Value_Task+0x118>)
 80018ce:	6818      	ldr	r0, [r3, #0]
 80018d0:	2300      	movs	r3, #0
 80018d2:	2200      	movs	r2, #0
 80018d4:	2100      	movs	r1, #0
 80018d6:	f004 f9e5 	bl	8005ca4 <xQueueGenericSend>
			}
		}
		HAL_ADC_Stop(&adc1_potensiometer);
 80018da:	4809      	ldr	r0, [pc, #36]	@ (8001900 <Capture_Potensiometer_Value_Task+0x100>)
 80018dc:	f000 fcd6 	bl	800228c <HAL_ADC_Stop>

		// xTaskNotify --> To transmit the new  Potensiometer's value.
		status = xTaskNotify(xTaskTransmitPotensiometerValue, 0, eNoAction);
 80018e0:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <Capture_Potensiometer_Value_Task+0x128>)
 80018e2:	6818      	ldr	r0, [r3, #0]
 80018e4:	2300      	movs	r3, #0
 80018e6:	2200      	movs	r2, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	f005 fcdf 	bl	80072ac <xTaskGenericNotify>
 80018ee:	60f8      	str	r0, [r7, #12]
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80018f0:	e78a      	b.n	8001808 <Capture_Potensiometer_Value_Task+0x8>
 80018f2:	bf00      	nop
 80018f4:	f3af 8000 	nop.w
 80018f8:	933fe345 	.word	0x933fe345
 80018fc:	3f4a66b3 	.word	0x3f4a66b3
 8001900:	2000069c 	.word	0x2000069c
 8001904:	200008e8 	.word	0x200008e8
 8001908:	200008f8 	.word	0x200008f8
 800190c:	200008ac 	.word	0x200008ac
 8001910:	40590000 	.word	0x40590000
 8001914:	200008f0 	.word	0x200008f0
 8001918:	200008a8 	.word	0x200008a8
 800191c:	0800c7ac 	.word	0x0800c7ac
 8001920:	200008b4 	.word	0x200008b4
 8001924:	2000074c 	.word	0x2000074c
 8001928:	2000089c 	.word	0x2000089c

0800192c <Transmit_Temp_Sensor_Value_Task>:

	}
}

void Transmit_Temp_Sensor_Value_Task(void * pvParameters)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af02      	add	r7, sp, #8
 8001932:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef r_status;

	for(;;)
	{
		// Wait for Capture_Temp_Sensor_Value_task to capture a new value and notify.
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001934:	f04f 33ff 	mov.w	r3, #4294967295
 8001938:	2200      	movs	r2, #0
 800193a:	2100      	movs	r1, #0
 800193c:	2000      	movs	r0, #0
 800193e:	f005 fc55 	bl	80071ec <xTaskNotifyWait>
 8001942:	60f8      	str	r0, [r7, #12]

		if( xTransmitSemaphore != NULL && xTemp_sensor_i2c != NULL)
 8001944:	4b23      	ldr	r3, [pc, #140]	@ (80019d4 <Transmit_Temp_Sensor_Value_Task+0xa8>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d0f3      	beq.n	8001934 <Transmit_Temp_Sensor_Value_Task+0x8>
 800194c:	4b22      	ldr	r3, [pc, #136]	@ (80019d8 <Transmit_Temp_Sensor_Value_Task+0xac>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d0ef      	beq.n	8001934 <Transmit_Temp_Sensor_Value_Task+0x8>
			{
				// See if we can obtain the semaphore.  If the semaphore is not available
				if( xSemaphoreTake( xTransmitSemaphore, portMAX_DELAY ) == pdTRUE )
 8001954:	4b1f      	ldr	r3, [pc, #124]	@ (80019d4 <Transmit_Temp_Sensor_Value_Task+0xa8>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	4618      	mov	r0, r3
 800195e:	f004 faa3 	bl	8005ea8 <xQueueSemaphoreTake>
 8001962:	4603      	mov	r3, r0
 8001964:	2b01      	cmp	r3, #1
 8001966:	d1e5      	bne.n	8001934 <Transmit_Temp_Sensor_Value_Task+0x8>
				{
					if( xSemaphoreTake( xTemp_sensor_i2c, portMAX_DELAY ) == pdTRUE )
 8001968:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <Transmit_Temp_Sensor_Value_Task+0xac>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f04f 31ff 	mov.w	r1, #4294967295
 8001970:	4618      	mov	r0, r3
 8001972:	f004 fa99 	bl	8005ea8 <xQueueSemaphoreTake>
 8001976:	4603      	mov	r3, r0
 8001978:	2b01      	cmp	r3, #1
 800197a:	d122      	bne.n	80019c2 <Transmit_Temp_Sensor_Value_Task+0x96>
					{
						// We were able to obtain the semaphore and can now access the
						// shared resource.

						r_status = HAL_I2C_Master_Transmit(&i2c, slave_i2c_addr << 1, &HEAT_SENSOR_ID, 1, 0xffffffff);
 800197c:	4b17      	ldr	r3, [pc, #92]	@ (80019dc <Transmit_Temp_Sensor_Value_Task+0xb0>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	b299      	uxth	r1, r3
 8001984:	f04f 33ff 	mov.w	r3, #4294967295
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	2301      	movs	r3, #1
 800198c:	4a14      	ldr	r2, [pc, #80]	@ (80019e0 <Transmit_Temp_Sensor_Value_Task+0xb4>)
 800198e:	4815      	ldr	r0, [pc, #84]	@ (80019e4 <Transmit_Temp_Sensor_Value_Task+0xb8>)
 8001990:	f001 fd1a 	bl	80033c8 <HAL_I2C_Master_Transmit>
 8001994:	4603      	mov	r3, r0
 8001996:	72fb      	strb	r3, [r7, #11]
						r_status = HAL_I2C_Master_Transmit(&i2c, slave_i2c_addr << 1, (uint8_t *)&temp_sensor_i2c, sizeof(temp_sensor_i2c), 0xffffffff);
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <Transmit_Temp_Sensor_Value_Task+0xb0>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	b299      	uxth	r1, r3
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	2302      	movs	r3, #2
 80019a8:	4a0f      	ldr	r2, [pc, #60]	@ (80019e8 <Transmit_Temp_Sensor_Value_Task+0xbc>)
 80019aa:	480e      	ldr	r0, [pc, #56]	@ (80019e4 <Transmit_Temp_Sensor_Value_Task+0xb8>)
 80019ac:	f001 fd0c 	bl	80033c8 <HAL_I2C_Master_Transmit>
 80019b0:	4603      	mov	r3, r0
 80019b2:	72fb      	strb	r3, [r7, #11]

						// We have finished accessing the shared resource.  Release the
						// semaphore.
						xSemaphoreGive( xTemp_sensor_i2c );
 80019b4:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <Transmit_Temp_Sensor_Value_Task+0xac>)
 80019b6:	6818      	ldr	r0, [r3, #0]
 80019b8:	2300      	movs	r3, #0
 80019ba:	2200      	movs	r2, #0
 80019bc:	2100      	movs	r1, #0
 80019be:	f004 f971 	bl	8005ca4 <xQueueGenericSend>
					}
					xSemaphoreGive( xTransmitSemaphore );
 80019c2:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <Transmit_Temp_Sensor_Value_Task+0xa8>)
 80019c4:	6818      	ldr	r0, [r3, #0]
 80019c6:	2300      	movs	r3, #0
 80019c8:	2200      	movs	r2, #0
 80019ca:	2100      	movs	r1, #0
 80019cc:	f004 f96a 	bl	8005ca4 <xQueueGenericSend>
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80019d0:	e7b0      	b.n	8001934 <Transmit_Temp_Sensor_Value_Task+0x8>
 80019d2:	bf00      	nop
 80019d4:	200008a4 	.word	0x200008a4
 80019d8:	200008b0 	.word	0x200008b0
 80019dc:	20000000 	.word	0x20000000
 80019e0:	20000908 	.word	0x20000908
 80019e4:	200007f4 	.word	0x200007f4
 80019e8:	200008f2 	.word	0x200008f2

080019ec <Transmit_Potensiometer_Value_Task>:
			}
	}
}

void Transmit_Potensiometer_Value_Task(void * pvParameters)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af02      	add	r7, sp, #8
 80019f2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef r_status;

	for(;;)
	{
		// Wait for Capture_Potensiometer_Value_task to capture a new value and notify.
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80019f4:	f04f 33ff 	mov.w	r3, #4294967295
 80019f8:	2200      	movs	r2, #0
 80019fa:	2100      	movs	r1, #0
 80019fc:	2000      	movs	r0, #0
 80019fe:	f005 fbf5 	bl	80071ec <xTaskNotifyWait>
 8001a02:	60f8      	str	r0, [r7, #12]

		if( xTransmitSemaphore != NULL && xPotensiometer_i2c != NULL)
 8001a04:	4b23      	ldr	r3, [pc, #140]	@ (8001a94 <Transmit_Potensiometer_Value_Task+0xa8>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d0f3      	beq.n	80019f4 <Transmit_Potensiometer_Value_Task+0x8>
 8001a0c:	4b22      	ldr	r3, [pc, #136]	@ (8001a98 <Transmit_Potensiometer_Value_Task+0xac>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d0ef      	beq.n	80019f4 <Transmit_Potensiometer_Value_Task+0x8>
			{
				// See if we can obtain the semaphore.  If the semaphore is not available
				// wait 10 ticks to see if it becomes free.
				if( xSemaphoreTake( xTransmitSemaphore, portMAX_DELAY ) == pdTRUE )
 8001a14:	4b1f      	ldr	r3, [pc, #124]	@ (8001a94 <Transmit_Potensiometer_Value_Task+0xa8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f04f 31ff 	mov.w	r1, #4294967295
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f004 fa43 	bl	8005ea8 <xQueueSemaphoreTake>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d1e5      	bne.n	80019f4 <Transmit_Potensiometer_Value_Task+0x8>
				{
					if( xSemaphoreTake( xPotensiometer_i2c, portMAX_DELAY ) == pdTRUE )
 8001a28:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <Transmit_Potensiometer_Value_Task+0xac>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a30:	4618      	mov	r0, r3
 8001a32:	f004 fa39 	bl	8005ea8 <xQueueSemaphoreTake>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d122      	bne.n	8001a82 <Transmit_Potensiometer_Value_Task+0x96>
					{
						// We were able to obtain the semaphore and can now access the
						// shared resource.

						r_status = HAL_I2C_Master_Transmit(&i2c, slave_i2c_addr << 1, &POTENSIOMETER_ID, 1, 0xffffffff);
 8001a3c:	4b17      	ldr	r3, [pc, #92]	@ (8001a9c <Transmit_Potensiometer_Value_Task+0xb0>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	b299      	uxth	r1, r3
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	4a14      	ldr	r2, [pc, #80]	@ (8001aa0 <Transmit_Potensiometer_Value_Task+0xb4>)
 8001a4e:	4815      	ldr	r0, [pc, #84]	@ (8001aa4 <Transmit_Potensiometer_Value_Task+0xb8>)
 8001a50:	f001 fcba 	bl	80033c8 <HAL_I2C_Master_Transmit>
 8001a54:	4603      	mov	r3, r0
 8001a56:	72fb      	strb	r3, [r7, #11]
						r_status = HAL_I2C_Master_Transmit(&i2c, slave_i2c_addr << 1, (uint8_t *)&potensiometer_i2c, sizeof(potensiometer_i2c), 0xffffffff);
 8001a58:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <Transmit_Potensiometer_Value_Task+0xb0>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	b299      	uxth	r1, r3
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	2302      	movs	r3, #2
 8001a68:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa8 <Transmit_Potensiometer_Value_Task+0xbc>)
 8001a6a:	480e      	ldr	r0, [pc, #56]	@ (8001aa4 <Transmit_Potensiometer_Value_Task+0xb8>)
 8001a6c:	f001 fcac 	bl	80033c8 <HAL_I2C_Master_Transmit>
 8001a70:	4603      	mov	r3, r0
 8001a72:	72fb      	strb	r3, [r7, #11]

						// We have finished accessing the shared resource.  Release the
						// semaphore.
						xSemaphoreGive( xPotensiometer_i2c );
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <Transmit_Potensiometer_Value_Task+0xac>)
 8001a76:	6818      	ldr	r0, [r3, #0]
 8001a78:	2300      	movs	r3, #0
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	f004 f911 	bl	8005ca4 <xQueueGenericSend>
					}
					xSemaphoreGive( xTransmitSemaphore );
 8001a82:	4b04      	ldr	r3, [pc, #16]	@ (8001a94 <Transmit_Potensiometer_Value_Task+0xa8>)
 8001a84:	6818      	ldr	r0, [r3, #0]
 8001a86:	2300      	movs	r3, #0
 8001a88:	2200      	movs	r2, #0
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	f004 f90a 	bl	8005ca4 <xQueueGenericSend>
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001a90:	e7b0      	b.n	80019f4 <Transmit_Potensiometer_Value_Task+0x8>
 8001a92:	bf00      	nop
 8001a94:	200008a4 	.word	0x200008a4
 8001a98:	200008ac 	.word	0x200008ac
 8001a9c:	20000000 	.word	0x20000000
 8001aa0:	20000001 	.word	0x20000001
 8001aa4:	200007f4 	.word	0x200007f4
 8001aa8:	200008f0 	.word	0x200008f0

08001aac <HAL_MspInit>:
 *      Author: gigio
 */
#include "main_custom.h"

void HAL_MspInit(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ab0:	2003      	movs	r0, #3
 8001ab2:	f000 ff82 	bl	80029ba <HAL_NVIC_SetPriorityGrouping>

	// Enable necessary IRQs
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2100      	movs	r1, #0
 8001aba:	f06f 000b 	mvn.w	r0, #11
 8001abe:	f000 ff87 	bl	80029d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	f06f 000a 	mvn.w	r0, #10
 8001aca:	f000 ff81 	bl	80029d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	f06f 0009 	mvn.w	r0, #9
 8001ad6:	f000 ff7b 	bl	80029d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2103      	movs	r1, #3
 8001ade:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae2:	f000 ff75 	bl	80029d0 <HAL_NVIC_SetPriority>

	HAL_NVIC_EnableIRQ(MemoryManagement_IRQn);
 8001ae6:	f06f 000b 	mvn.w	r0, #11
 8001aea:	f000 ff8d 	bl	8002a08 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(BusFault_IRQn);
 8001aee:	f06f 000a 	mvn.w	r0, #10
 8001af2:	f000 ff89 	bl	8002a08 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(UsageFault_IRQn);
 8001af6:	f06f 0009 	mvn.w	r0, #9
 8001afa:	f000 ff85 	bl	8002a08 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(SysTick_IRQn);
 8001afe:	f04f 30ff 	mov.w	r0, #4294967295
 8001b02:	f000 ff81 	bl	8002a08 <HAL_NVIC_EnableIRQ>

}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	@ 0x28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);
	GPIO_InitTypeDef gpio_analog;

	memset(&gpio_analog, 0, sizeof(gpio_analog));
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	2214      	movs	r2, #20
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f007 f99e 	bl	8008e5e <memset>

	// Enable the clocks.
	__HAL_RCC_ADC1_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	613b      	str	r3, [r7, #16]
 8001b26:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b32:	4b1a      	ldr	r3, [pc, #104]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_ADC2_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b46:	4a15      	ldr	r2, [pc, #84]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b48:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b4e:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	4a0e      	ldr	r2, [pc, #56]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <HAL_ADC_MspInit+0x90>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	68bb      	ldr	r3, [r7, #8]

	gpio_analog.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001b76:	2303      	movs	r3, #3
 8001b78:	617b      	str	r3, [r7, #20]
	gpio_analog.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	623b      	str	r3, [r7, #32]
	gpio_analog.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
	gpio_analog.Mode = GPIO_MODE_ANALOG;
 8001b82:	2303      	movs	r3, #3
 8001b84:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &gpio_analog);
 8001b86:	f107 0314 	add.w	r3, r7, #20
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4804      	ldr	r0, [pc, #16]	@ (8001ba0 <HAL_ADC_MspInit+0x94>)
 8001b8e:	f001 f93b 	bl	8002e08 <HAL_GPIO_Init>

}
 8001b92:	bf00      	nop
 8001b94:	3728      	adds	r7, #40	@ 0x28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	40020000 	.word	0x40020000

08001ba4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	@ 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	UNUSED(hi2c);
	GPIO_InitTypeDef gpio_i2c;

	memset(&gpio_i2c, 0, sizeof(gpio_i2c));
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2214      	movs	r2, #20
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f007 f952 	bl	8008e5e <memset>

	// Enable the I2C and GPIO PORT B clock.
	__HAL_RCC_I2C2_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	4b17      	ldr	r3, [pc, #92]	@ (8001c1c <HAL_I2C_MspInit+0x78>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	4a16      	ldr	r2, [pc, #88]	@ (8001c1c <HAL_I2C_MspInit+0x78>)
 8001bc4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bca:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <HAL_I2C_MspInit+0x78>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	4b10      	ldr	r3, [pc, #64]	@ (8001c1c <HAL_I2C_MspInit+0x78>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	4a0f      	ldr	r2, [pc, #60]	@ (8001c1c <HAL_I2C_MspInit+0x78>)
 8001be0:	f043 0302 	orr.w	r3, r3, #2
 8001be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c1c <HAL_I2C_MspInit+0x78>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]

	gpio_i2c.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8001bf2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001bf6:	617b      	str	r3, [r7, #20]
	gpio_i2c.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	623b      	str	r3, [r7, #32]
	gpio_i2c.Mode = GPIO_MODE_AF_OD;
 8001bfc:	2312      	movs	r3, #18
 8001bfe:	61bb      	str	r3, [r7, #24]
	gpio_i2c.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61fb      	str	r3, [r7, #28]
	gpio_i2c.Alternate = GPIO_AF4_I2C2;
 8001c04:	2304      	movs	r3, #4
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_GPIO_Init(GPIOB,  &gpio_i2c);
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4804      	ldr	r0, [pc, #16]	@ (8001c20 <HAL_I2C_MspInit+0x7c>)
 8001c10:	f001 f8fa 	bl	8002e08 <HAL_GPIO_Init>

}
 8001c14:	bf00      	nop
 8001c16:	3728      	adds	r7, #40	@ 0x28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40020400 	.word	0x40020400

08001c24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08a      	sub	sp, #40	@ 0x28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	GPIO_InitTypeDef gpio_uart;

	memset(&gpio_uart, 0, sizeof(gpio_uart));
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	2214      	movs	r2, #20
 8001c32:	2100      	movs	r1, #0
 8001c34:	4618      	mov	r0, r3
 8001c36:	f007 f912 	bl	8008e5e <memset>

	// Enable the UART and GPIO PORTB clock.
	__HAL_RCC_USART1_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	613b      	str	r3, [r7, #16]
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <HAL_UART_MspInit+0x88>)
 8001c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c42:	4a1a      	ldr	r2, [pc, #104]	@ (8001cac <HAL_UART_MspInit+0x88>)
 8001c44:	f043 0310 	orr.w	r3, r3, #16
 8001c48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c4a:	4b18      	ldr	r3, [pc, #96]	@ (8001cac <HAL_UART_MspInit+0x88>)
 8001c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4e:	f003 0310 	and.w	r3, r3, #16
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <HAL_UART_MspInit+0x88>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	4a13      	ldr	r2, [pc, #76]	@ (8001cac <HAL_UART_MspInit+0x88>)
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c66:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <HAL_UART_MspInit+0x88>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]

	gpio_uart.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001c72:	23c0      	movs	r3, #192	@ 0xc0
 8001c74:	617b      	str	r3, [r7, #20]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	61bb      	str	r3, [r7, #24]
	gpio_uart.Alternate = GPIO_AF7_USART1;
 8001c7e:	2307      	movs	r3, #7
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_uart.Pull = GPIO_PULLUP;
 8001c82:	2301      	movs	r3, #1
 8001c84:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(GPIOB, &gpio_uart);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4808      	ldr	r0, [pc, #32]	@ (8001cb0 <HAL_UART_MspInit+0x8c>)
 8001c8e:	f001 f8bb 	bl	8002e08 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	210f      	movs	r1, #15
 8001c96:	2025      	movs	r0, #37	@ 0x25
 8001c98:	f000 fe9a 	bl	80029d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c9c:	2025      	movs	r0, #37	@ 0x25
 8001c9e:	f000 feb3 	bl	8002a08 <HAL_NVIC_EnableIRQ>

}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	@ 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40020400 	.word	0x40020400

08001cb4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	// Enable clock in TIM2.
	__HAL_RCC_TIM2_CLK_ENABLE();
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf0 <HAL_TIM_Base_MspInit+0x3c>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc4:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf0 <HAL_TIM_Base_MspInit+0x3c>)
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ccc:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <HAL_TIM_Base_MspInit+0x3c>)
 8001cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]

	HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	210f      	movs	r1, #15
 8001cdc:	201c      	movs	r0, #28
 8001cde:	f000 fe77 	bl	80029d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ce2:	201c      	movs	r0, #28
 8001ce4:	f000 fe90 	bl	8002a08 <HAL_NVIC_EnableIRQ>
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40023800 	.word	0x40023800

08001cf4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08c      	sub	sp, #48	@ 0x30
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d04:	2300      	movs	r3, #0
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc4 <HAL_InitTick+0xd0>)
 8001d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001dc4 <HAL_InitTick+0xd0>)
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d14:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc4 <HAL_InitTick+0xd0>)
 8001d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	60bb      	str	r3, [r7, #8]
 8001d1e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d20:	f107 020c 	add.w	r2, r7, #12
 8001d24:	f107 0310 	add.w	r3, r7, #16
 8001d28:	4611      	mov	r1, r2
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f002 fb3e 	bl	80043ac <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d30:	f002 fb28 	bl	8004384 <HAL_RCC_GetPCLK2Freq>
 8001d34:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d38:	4a23      	ldr	r2, [pc, #140]	@ (8001dc8 <HAL_InitTick+0xd4>)
 8001d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3e:	0c9b      	lsrs	r3, r3, #18
 8001d40:	3b01      	subs	r3, #1
 8001d42:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d44:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d46:	4a22      	ldr	r2, [pc, #136]	@ (8001dd0 <HAL_InitTick+0xdc>)
 8001d48:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d4a:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d4c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d50:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d52:	4a1e      	ldr	r2, [pc, #120]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d56:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d58:	4b1c      	ldr	r3, [pc, #112]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d64:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001d6a:	4818      	ldr	r0, [pc, #96]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d6c:	f002 fb50 	bl	8004410 <HAL_TIM_Base_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001d76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d11b      	bne.n	8001db6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001d7e:	4813      	ldr	r0, [pc, #76]	@ (8001dcc <HAL_InitTick+0xd8>)
 8001d80:	f002 fb96 	bl	80044b0 <HAL_TIM_Base_Start_IT>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001d8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d111      	bne.n	8001db6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001d92:	2019      	movs	r0, #25
 8001d94:	f000 fe38 	bl	8002a08 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2b0f      	cmp	r3, #15
 8001d9c:	d808      	bhi.n	8001db0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	6879      	ldr	r1, [r7, #4]
 8001da2:	2019      	movs	r0, #25
 8001da4:	f000 fe14 	bl	80029d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001da8:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd4 <HAL_InitTick+0xe0>)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	e002      	b.n	8001db6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001db6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3730      	adds	r7, #48	@ 0x30
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	431bde83 	.word	0x431bde83
 8001dcc:	2000090c 	.word	0x2000090c
 8001dd0:	40010000 	.word	0x40010000
 8001dd4:	20000008 	.word	0x20000008

08001dd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return 1;
 8001ddc:	2301      	movs	r3, #1
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <_kill>:

int _kill(int pid, int sig)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001df2:	f007 f8e5 	bl	8008fc0 <__errno>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2216      	movs	r2, #22
 8001dfa:	601a      	str	r2, [r3, #0]
  return -1;
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <_exit>:

void _exit (int status)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e10:	f04f 31ff 	mov.w	r1, #4294967295
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7ff ffe7 	bl	8001de8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e1a:	bf00      	nop
 8001e1c:	e7fd      	b.n	8001e1a <_exit+0x12>

08001e1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b086      	sub	sp, #24
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	60f8      	str	r0, [r7, #12]
 8001e26:	60b9      	str	r1, [r7, #8]
 8001e28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
 8001e2e:	e00a      	b.n	8001e46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e30:	f3af 8000 	nop.w
 8001e34:	4601      	mov	r1, r0
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	1c5a      	adds	r2, r3, #1
 8001e3a:	60ba      	str	r2, [r7, #8]
 8001e3c:	b2ca      	uxtb	r2, r1
 8001e3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	3301      	adds	r3, #1
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	dbf0      	blt.n	8001e30 <_read+0x12>
  }

  return len;
 8001e4e:	687b      	ldr	r3, [r7, #4]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3718      	adds	r7, #24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
 8001e68:	e009      	b.n	8001e7e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	60ba      	str	r2, [r7, #8]
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	697a      	ldr	r2, [r7, #20]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	dbf1      	blt.n	8001e6a <_write+0x12>
  }
  return len;
 8001e86:	687b      	ldr	r3, [r7, #4]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3718      	adds	r7, #24
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <_close>:

int _close(int file)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001eb8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <_isatty>:

int _isatty(int file)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ed0:	2301      	movs	r3, #1
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b085      	sub	sp, #20
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	60f8      	str	r0, [r7, #12]
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f00:	4a14      	ldr	r2, [pc, #80]	@ (8001f54 <_sbrk+0x5c>)
 8001f02:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <_sbrk+0x60>)
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f0c:	4b13      	ldr	r3, [pc, #76]	@ (8001f5c <_sbrk+0x64>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d102      	bne.n	8001f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f14:	4b11      	ldr	r3, [pc, #68]	@ (8001f5c <_sbrk+0x64>)
 8001f16:	4a12      	ldr	r2, [pc, #72]	@ (8001f60 <_sbrk+0x68>)
 8001f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f1a:	4b10      	ldr	r3, [pc, #64]	@ (8001f5c <_sbrk+0x64>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4413      	add	r3, r2
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d207      	bcs.n	8001f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f28:	f007 f84a 	bl	8008fc0 <__errno>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	220c      	movs	r2, #12
 8001f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
 8001f36:	e009      	b.n	8001f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f38:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <_sbrk+0x64>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f3e:	4b07      	ldr	r3, [pc, #28]	@ (8001f5c <_sbrk+0x64>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	4a05      	ldr	r2, [pc, #20]	@ (8001f5c <_sbrk+0x64>)
 8001f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3718      	adds	r7, #24
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20020000 	.word	0x20020000
 8001f58:	00000400 	.word	0x00000400
 8001f5c:	20000954 	.word	0x20000954
 8001f60:	20004800 	.word	0x20004800

08001f64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f68:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <SystemInit+0x20>)
 8001f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f6e:	4a05      	ldr	r2, [pc, #20]	@ (8001f84 <SystemInit+0x20>)
 8001f70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f8c:	f7ff ffea 	bl	8001f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f90:	480c      	ldr	r0, [pc, #48]	@ (8001fc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f92:	490d      	ldr	r1, [pc, #52]	@ (8001fc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f94:	4a0d      	ldr	r2, [pc, #52]	@ (8001fcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f98:	e002      	b.n	8001fa0 <LoopCopyDataInit>

08001f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f9e:	3304      	adds	r3, #4

08001fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa4:	d3f9      	bcc.n	8001f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fa8:	4c0a      	ldr	r4, [pc, #40]	@ (8001fd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fac:	e001      	b.n	8001fb2 <LoopFillZerobss>

08001fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb0:	3204      	adds	r2, #4

08001fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb4:	d3fb      	bcc.n	8001fae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fb6:	f007 f809 	bl	8008fcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fba:	f7ff f879 	bl	80010b0 <main>
  bx  lr    
 8001fbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001fcc:	0800cc3c 	.word	0x0800cc3c
  ldr r2, =_sbss
 8001fd0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fd4:	200047fc 	.word	0x200047fc

08001fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fd8:	e7fe      	b.n	8001fd8 <ADC_IRQHandler>
	...

08001fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800201c <HAL_Init+0x40>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800201c <HAL_Init+0x40>)
 8001fe6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fec:	4b0b      	ldr	r3, [pc, #44]	@ (800201c <HAL_Init+0x40>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800201c <HAL_Init+0x40>)
 8001ff2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ff8:	4b08      	ldr	r3, [pc, #32]	@ (800201c <HAL_Init+0x40>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a07      	ldr	r2, [pc, #28]	@ (800201c <HAL_Init+0x40>)
 8001ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002004:	2003      	movs	r0, #3
 8002006:	f000 fcd8 	bl	80029ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800200a:	200f      	movs	r0, #15
 800200c:	f7ff fe72 	bl	8001cf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002010:	f7ff fd4c 	bl	8001aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40023c00 	.word	0x40023c00

08002020 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002024:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <HAL_IncTick+0x20>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	461a      	mov	r2, r3
 800202a:	4b06      	ldr	r3, [pc, #24]	@ (8002044 <HAL_IncTick+0x24>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4413      	add	r3, r2
 8002030:	4a04      	ldr	r2, [pc, #16]	@ (8002044 <HAL_IncTick+0x24>)
 8002032:	6013      	str	r3, [r2, #0]
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	2000000c 	.word	0x2000000c
 8002044:	20000958 	.word	0x20000958

08002048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return uwTick;
 800204c:	4b03      	ldr	r3, [pc, #12]	@ (800205c <HAL_GetTick+0x14>)
 800204e:	681b      	ldr	r3, [r3, #0]
}
 8002050:	4618      	mov	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	20000958 	.word	0x20000958

08002060 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002068:	2300      	movs	r3, #0
 800206a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e033      	b.n	80020de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	2b00      	cmp	r3, #0
 800207c:	d109      	bne.n	8002092 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff fd44 	bl	8001b0c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f003 0310 	and.w	r3, r3, #16
 800209a:	2b00      	cmp	r3, #0
 800209c:	d118      	bne.n	80020d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020a6:	f023 0302 	bic.w	r3, r3, #2
 80020aa:	f043 0202 	orr.w	r2, r3, #2
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 fad8 	bl	8002668 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c2:	f023 0303 	bic.w	r3, r3, #3
 80020c6:	f043 0201 	orr.w	r2, r3, #1
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80020ce:	e001      	b.n	80020d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
	...

080020e8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d101      	bne.n	8002102 <HAL_ADC_Start+0x1a>
 80020fe:	2302      	movs	r3, #2
 8002100:	e0b2      	b.n	8002268 <HAL_ADC_Start+0x180>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2201      	movs	r2, #1
 8002106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	2b01      	cmp	r3, #1
 8002116:	d018      	beq.n	800214a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f042 0201 	orr.w	r2, r2, #1
 8002126:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002128:	4b52      	ldr	r3, [pc, #328]	@ (8002274 <HAL_ADC_Start+0x18c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a52      	ldr	r2, [pc, #328]	@ (8002278 <HAL_ADC_Start+0x190>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0c9a      	lsrs	r2, r3, #18
 8002134:	4613      	mov	r3, r2
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4413      	add	r3, r2
 800213a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800213c:	e002      	b.n	8002144 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	3b01      	subs	r3, #1
 8002142:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f9      	bne.n	800213e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b01      	cmp	r3, #1
 8002156:	d17a      	bne.n	800224e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002160:	f023 0301 	bic.w	r3, r3, #1
 8002164:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002176:	2b00      	cmp	r3, #0
 8002178:	d007      	beq.n	800218a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002182:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002196:	d106      	bne.n	80021a6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219c:	f023 0206 	bic.w	r2, r3, #6
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	645a      	str	r2, [r3, #68]	@ 0x44
 80021a4:	e002      	b.n	80021ac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021b4:	4b31      	ldr	r3, [pc, #196]	@ (800227c <HAL_ADC_Start+0x194>)
 80021b6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80021c0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f003 031f 	and.w	r3, r3, #31
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d12a      	bne.n	8002224 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a2b      	ldr	r2, [pc, #172]	@ (8002280 <HAL_ADC_Start+0x198>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d015      	beq.n	8002204 <HAL_ADC_Start+0x11c>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a29      	ldr	r2, [pc, #164]	@ (8002284 <HAL_ADC_Start+0x19c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d105      	bne.n	80021ee <HAL_ADC_Start+0x106>
 80021e2:	4b26      	ldr	r3, [pc, #152]	@ (800227c <HAL_ADC_Start+0x194>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 031f 	and.w	r3, r3, #31
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a25      	ldr	r2, [pc, #148]	@ (8002288 <HAL_ADC_Start+0x1a0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d136      	bne.n	8002266 <HAL_ADC_Start+0x17e>
 80021f8:	4b20      	ldr	r3, [pc, #128]	@ (800227c <HAL_ADC_Start+0x194>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 0310 	and.w	r3, r3, #16
 8002200:	2b00      	cmp	r3, #0
 8002202:	d130      	bne.n	8002266 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d129      	bne.n	8002266 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002220:	609a      	str	r2, [r3, #8]
 8002222:	e020      	b.n	8002266 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a15      	ldr	r2, [pc, #84]	@ (8002280 <HAL_ADC_Start+0x198>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d11b      	bne.n	8002266 <HAL_ADC_Start+0x17e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d114      	bne.n	8002266 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	e00b      	b.n	8002266 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	f043 0210 	orr.w	r2, r3, #16
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225e:	f043 0201 	orr.w	r2, r3, #1
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	20000004 	.word	0x20000004
 8002278:	431bde83 	.word	0x431bde83
 800227c:	40012300 	.word	0x40012300
 8002280:	40012000 	.word	0x40012000
 8002284:	40012100 	.word	0x40012100
 8002288:	40012200 	.word	0x40012200

0800228c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <HAL_ADC_Stop+0x16>
 800229e:	2302      	movs	r3, #2
 80022a0:	e021      	b.n	80022e6 <HAL_ADC_Stop+0x5a>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0201 	bic.w	r2, r2, #1
 80022b8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d109      	bne.n	80022dc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022d0:	f023 0301 	bic.w	r3, r3, #1
 80022d4:	f043 0201 	orr.w	r2, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b084      	sub	sp, #16
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
 80022fa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230e:	d113      	bne.n	8002338 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800231a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800231e:	d10b      	bne.n	8002338 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002324:	f043 0220 	orr.w	r2, r3, #32
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e063      	b.n	8002400 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002338:	f7ff fe86 	bl	8002048 <HAL_GetTick>
 800233c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800233e:	e021      	b.n	8002384 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002346:	d01d      	beq.n	8002384 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d007      	beq.n	800235e <HAL_ADC_PollForConversion+0x6c>
 800234e:	f7ff fe7b 	bl	8002048 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	429a      	cmp	r2, r3
 800235c:	d212      	bcs.n	8002384 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b02      	cmp	r3, #2
 800236a:	d00b      	beq.n	8002384 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002370:	f043 0204 	orr.w	r2, r3, #4
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e03d      	b.n	8002400 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b02      	cmp	r3, #2
 8002390:	d1d6      	bne.n	8002340 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f06f 0212 	mvn.w	r2, #18
 800239a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d123      	bne.n	80023fe <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d11f      	bne.n	80023fe <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d006      	beq.n	80023da <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d111      	bne.n	80023fe <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d105      	bne.n	80023fe <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f043 0201 	orr.w	r2, r3, #1
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002416:	4618      	mov	r0, r3
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
	...

08002424 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002438:	2b01      	cmp	r3, #1
 800243a:	d101      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x1c>
 800243c:	2302      	movs	r3, #2
 800243e:	e105      	b.n	800264c <HAL_ADC_ConfigChannel+0x228>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b09      	cmp	r3, #9
 800244e:	d925      	bls.n	800249c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68d9      	ldr	r1, [r3, #12]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	b29b      	uxth	r3, r3
 800245c:	461a      	mov	r2, r3
 800245e:	4613      	mov	r3, r2
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	4413      	add	r3, r2
 8002464:	3b1e      	subs	r3, #30
 8002466:	2207      	movs	r2, #7
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43da      	mvns	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	400a      	ands	r2, r1
 8002474:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68d9      	ldr	r1, [r3, #12]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	b29b      	uxth	r3, r3
 8002486:	4618      	mov	r0, r3
 8002488:	4603      	mov	r3, r0
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	4403      	add	r3, r0
 800248e:	3b1e      	subs	r3, #30
 8002490:	409a      	lsls	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	430a      	orrs	r2, r1
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	e022      	b.n	80024e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6919      	ldr	r1, [r3, #16]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	2207      	movs	r2, #7
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	43da      	mvns	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	400a      	ands	r2, r1
 80024be:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6919      	ldr	r1, [r3, #16]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	4618      	mov	r0, r3
 80024d2:	4603      	mov	r3, r0
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	4403      	add	r3, r0
 80024d8:	409a      	lsls	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b06      	cmp	r3, #6
 80024e8:	d824      	bhi.n	8002534 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	4613      	mov	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	3b05      	subs	r3, #5
 80024fc:	221f      	movs	r2, #31
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	400a      	ands	r2, r1
 800250a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	b29b      	uxth	r3, r3
 8002518:	4618      	mov	r0, r3
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	4613      	mov	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4413      	add	r3, r2
 8002524:	3b05      	subs	r3, #5
 8002526:	fa00 f203 	lsl.w	r2, r0, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	430a      	orrs	r2, r1
 8002530:	635a      	str	r2, [r3, #52]	@ 0x34
 8002532:	e04c      	b.n	80025ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b0c      	cmp	r3, #12
 800253a:	d824      	bhi.n	8002586 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	3b23      	subs	r3, #35	@ 0x23
 800254e:	221f      	movs	r2, #31
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43da      	mvns	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	400a      	ands	r2, r1
 800255c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	b29b      	uxth	r3, r3
 800256a:	4618      	mov	r0, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	4613      	mov	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	3b23      	subs	r3, #35	@ 0x23
 8002578:	fa00 f203 	lsl.w	r2, r0, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	631a      	str	r2, [r3, #48]	@ 0x30
 8002584:	e023      	b.n	80025ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	3b41      	subs	r3, #65	@ 0x41
 8002598:	221f      	movs	r2, #31
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43da      	mvns	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	400a      	ands	r2, r1
 80025a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	4618      	mov	r0, r3
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685a      	ldr	r2, [r3, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	3b41      	subs	r3, #65	@ 0x41
 80025c2:	fa00 f203 	lsl.w	r2, r0, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025ce:	4b22      	ldr	r3, [pc, #136]	@ (8002658 <HAL_ADC_ConfigChannel+0x234>)
 80025d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a21      	ldr	r2, [pc, #132]	@ (800265c <HAL_ADC_ConfigChannel+0x238>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d109      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x1cc>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b12      	cmp	r3, #18
 80025e2:	d105      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a19      	ldr	r2, [pc, #100]	@ (800265c <HAL_ADC_ConfigChannel+0x238>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d123      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x21e>
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2b10      	cmp	r3, #16
 8002600:	d003      	beq.n	800260a <HAL_ADC_ConfigChannel+0x1e6>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b11      	cmp	r3, #17
 8002608:	d11b      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2b10      	cmp	r3, #16
 800261c:	d111      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800261e:	4b10      	ldr	r3, [pc, #64]	@ (8002660 <HAL_ADC_ConfigChannel+0x23c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a10      	ldr	r2, [pc, #64]	@ (8002664 <HAL_ADC_ConfigChannel+0x240>)
 8002624:	fba2 2303 	umull	r2, r3, r2, r3
 8002628:	0c9a      	lsrs	r2, r3, #18
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002634:	e002      	b.n	800263c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	3b01      	subs	r3, #1
 800263a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f9      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	40012300 	.word	0x40012300
 800265c:	40012000 	.word	0x40012000
 8002660:	20000004 	.word	0x20000004
 8002664:	431bde83 	.word	0x431bde83

08002668 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002670:	4b79      	ldr	r3, [pc, #484]	@ (8002858 <ADC_Init+0x1f0>)
 8002672:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	431a      	orrs	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800269c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	021a      	lsls	r2, r3, #8
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80026c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6859      	ldr	r1, [r3, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689a      	ldr	r2, [r3, #8]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6899      	ldr	r1, [r3, #8]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	430a      	orrs	r2, r1
 80026f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fa:	4a58      	ldr	r2, [pc, #352]	@ (800285c <ADC_Init+0x1f4>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d022      	beq.n	8002746 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800270e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6899      	ldr	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002730:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6899      	ldr	r1, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	e00f      	b.n	8002766 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002754:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002764:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0202 	bic.w	r2, r2, #2
 8002774:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6899      	ldr	r1, [r3, #8]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	7e1b      	ldrb	r3, [r3, #24]
 8002780:	005a      	lsls	r2, r3, #1
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d01b      	beq.n	80027cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027a2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80027b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6859      	ldr	r1, [r3, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027be:	3b01      	subs	r3, #1
 80027c0:	035a      	lsls	r2, r3, #13
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	e007      	b.n	80027dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027da:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80027ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	051a      	lsls	r2, r3, #20
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002810:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6899      	ldr	r1, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800281e:	025a      	lsls	r2, r3, #9
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002836:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6899      	ldr	r1, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	029a      	lsls	r2, r3, #10
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	609a      	str	r2, [r3, #8]
}
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	40012300 	.word	0x40012300
 800285c:	0f000001 	.word	0x0f000001

08002860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002870:	4b0c      	ldr	r3, [pc, #48]	@ (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800287c:	4013      	ands	r3, r2
 800287e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800288c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002892:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	60d3      	str	r3, [r2, #12]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ac:	4b04      	ldr	r3, [pc, #16]	@ (80028c0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	f003 0307 	and.w	r3, r3, #7
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	db0b      	blt.n	80028ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	f003 021f 	and.w	r2, r3, #31
 80028dc:	4907      	ldr	r1, [pc, #28]	@ (80028fc <__NVIC_EnableIRQ+0x38>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	2001      	movs	r0, #1
 80028e6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	e000e100 	.word	0xe000e100

08002900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	6039      	str	r1, [r7, #0]
 800290a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002910:	2b00      	cmp	r3, #0
 8002912:	db0a      	blt.n	800292a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	b2da      	uxtb	r2, r3
 8002918:	490c      	ldr	r1, [pc, #48]	@ (800294c <__NVIC_SetPriority+0x4c>)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	0112      	lsls	r2, r2, #4
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	440b      	add	r3, r1
 8002924:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002928:	e00a      	b.n	8002940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	b2da      	uxtb	r2, r3
 800292e:	4908      	ldr	r1, [pc, #32]	@ (8002950 <__NVIC_SetPriority+0x50>)
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	3b04      	subs	r3, #4
 8002938:	0112      	lsls	r2, r2, #4
 800293a:	b2d2      	uxtb	r2, r2
 800293c:	440b      	add	r3, r1
 800293e:	761a      	strb	r2, [r3, #24]
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000e100 	.word	0xe000e100
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	@ 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f1c3 0307 	rsb	r3, r3, #7
 800296e:	2b04      	cmp	r3, #4
 8002970:	bf28      	it	cs
 8002972:	2304      	movcs	r3, #4
 8002974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	3304      	adds	r3, #4
 800297a:	2b06      	cmp	r3, #6
 800297c:	d902      	bls.n	8002984 <NVIC_EncodePriority+0x30>
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	3b03      	subs	r3, #3
 8002982:	e000      	b.n	8002986 <NVIC_EncodePriority+0x32>
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	f04f 32ff 	mov.w	r2, #4294967295
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	43da      	mvns	r2, r3
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	401a      	ands	r2, r3
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800299c:	f04f 31ff 	mov.w	r1, #4294967295
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	fa01 f303 	lsl.w	r3, r1, r3
 80029a6:	43d9      	mvns	r1, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ac:	4313      	orrs	r3, r2
         );
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3724      	adds	r7, #36	@ 0x24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b082      	sub	sp, #8
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7ff ff4c 	bl	8002860 <__NVIC_SetPriorityGrouping>
}
 80029c8:	bf00      	nop
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
 80029dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029de:	2300      	movs	r3, #0
 80029e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029e2:	f7ff ff61 	bl	80028a8 <__NVIC_GetPriorityGrouping>
 80029e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	68b9      	ldr	r1, [r7, #8]
 80029ec:	6978      	ldr	r0, [r7, #20]
 80029ee:	f7ff ffb1 	bl	8002954 <NVIC_EncodePriority>
 80029f2:	4602      	mov	r2, r0
 80029f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029f8:	4611      	mov	r1, r2
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff ff80 	bl	8002900 <__NVIC_SetPriority>
}
 8002a00:	bf00      	nop
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff ff54 	bl	80028c4 <__NVIC_EnableIRQ>
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a30:	f7ff fb0a 	bl	8002048 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e099      	b.n	8002b74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2202      	movs	r2, #2
 8002a44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0201 	bic.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a60:	e00f      	b.n	8002a82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a62:	f7ff faf1 	bl	8002048 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b05      	cmp	r3, #5
 8002a6e:	d908      	bls.n	8002a82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2220      	movs	r2, #32
 8002a74:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2203      	movs	r2, #3
 8002a7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e078      	b.n	8002b74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1e8      	bne.n	8002a62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a98:	697a      	ldr	r2, [r7, #20]
 8002a9a:	4b38      	ldr	r3, [pc, #224]	@ (8002b7c <HAL_DMA_Init+0x158>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ac6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a1b      	ldr	r3, [r3, #32]
 8002acc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	d107      	bne.n	8002aec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	f023 0307 	bic.w	r3, r3, #7
 8002b02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d117      	bne.n	8002b46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00e      	beq.n	8002b46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f000 f8f1 	bl	8002d10 <DMA_CheckFifoParam>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d008      	beq.n	8002b46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2240      	movs	r2, #64	@ 0x40
 8002b38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b42:	2301      	movs	r3, #1
 8002b44:	e016      	b.n	8002b74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f8a8 	bl	8002ca4 <DMA_CalcBaseAndBitshift>
 8002b54:	4603      	mov	r3, r0
 8002b56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5c:	223f      	movs	r2, #63	@ 0x3f
 8002b5e:	409a      	lsls	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	f010803f 	.word	0xf010803f

08002b80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b8e:	f7ff fa5b 	bl	8002048 <HAL_GetTick>
 8002b92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d008      	beq.n	8002bb2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2280      	movs	r2, #128	@ 0x80
 8002ba4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e052      	b.n	8002c58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 0216 	bic.w	r2, r2, #22
 8002bc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695a      	ldr	r2, [r3, #20]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d103      	bne.n	8002be2 <HAL_DMA_Abort+0x62>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 0208 	bic.w	r2, r2, #8
 8002bf0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0201 	bic.w	r2, r2, #1
 8002c00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c02:	e013      	b.n	8002c2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c04:	f7ff fa20 	bl	8002048 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b05      	cmp	r3, #5
 8002c10:	d90c      	bls.n	8002c2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2220      	movs	r2, #32
 8002c16:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e015      	b.n	8002c58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1e4      	bne.n	8002c04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c3e:	223f      	movs	r2, #63	@ 0x3f
 8002c40:	409a      	lsls	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d004      	beq.n	8002c7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2280      	movs	r2, #128	@ 0x80
 8002c78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e00c      	b.n	8002c98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2205      	movs	r2, #5
 8002c82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0201 	bic.w	r2, r2, #1
 8002c94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	3b10      	subs	r3, #16
 8002cb4:	4a14      	ldr	r2, [pc, #80]	@ (8002d08 <DMA_CalcBaseAndBitshift+0x64>)
 8002cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cba:	091b      	lsrs	r3, r3, #4
 8002cbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cbe:	4a13      	ldr	r2, [pc, #76]	@ (8002d0c <DMA_CalcBaseAndBitshift+0x68>)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d909      	bls.n	8002ce6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cda:	f023 0303 	bic.w	r3, r3, #3
 8002cde:	1d1a      	adds	r2, r3, #4
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ce4:	e007      	b.n	8002cf6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cee:	f023 0303 	bic.w	r3, r3, #3
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	aaaaaaab 	.word	0xaaaaaaab
 8002d0c:	0800c7fc 	.word	0x0800c7fc

08002d10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d11f      	bne.n	8002d6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	2b03      	cmp	r3, #3
 8002d2e:	d856      	bhi.n	8002dde <DMA_CheckFifoParam+0xce>
 8002d30:	a201      	add	r2, pc, #4	@ (adr r2, 8002d38 <DMA_CheckFifoParam+0x28>)
 8002d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d36:	bf00      	nop
 8002d38:	08002d49 	.word	0x08002d49
 8002d3c:	08002d5b 	.word	0x08002d5b
 8002d40:	08002d49 	.word	0x08002d49
 8002d44:	08002ddf 	.word	0x08002ddf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d046      	beq.n	8002de2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d58:	e043      	b.n	8002de2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d62:	d140      	bne.n	8002de6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d68:	e03d      	b.n	8002de6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d72:	d121      	bne.n	8002db8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b03      	cmp	r3, #3
 8002d78:	d837      	bhi.n	8002dea <DMA_CheckFifoParam+0xda>
 8002d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d80 <DMA_CheckFifoParam+0x70>)
 8002d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d80:	08002d91 	.word	0x08002d91
 8002d84:	08002d97 	.word	0x08002d97
 8002d88:	08002d91 	.word	0x08002d91
 8002d8c:	08002da9 	.word	0x08002da9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
      break;
 8002d94:	e030      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d025      	beq.n	8002dee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da6:	e022      	b.n	8002dee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002db0:	d11f      	bne.n	8002df2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002db6:	e01c      	b.n	8002df2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d903      	bls.n	8002dc6 <DMA_CheckFifoParam+0xb6>
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b03      	cmp	r3, #3
 8002dc2:	d003      	beq.n	8002dcc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dc4:	e018      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	73fb      	strb	r3, [r7, #15]
      break;
 8002dca:	e015      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00e      	beq.n	8002df6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
      break;
 8002ddc:	e00b      	b.n	8002df6 <DMA_CheckFifoParam+0xe6>
      break;
 8002dde:	bf00      	nop
 8002de0:	e00a      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      break;
 8002de2:	bf00      	nop
 8002de4:	e008      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      break;
 8002de6:	bf00      	nop
 8002de8:	e006      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dea:	bf00      	nop
 8002dec:	e004      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dee:	bf00      	nop
 8002df0:	e002      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002df2:	bf00      	nop
 8002df4:	e000      	b.n	8002df8 <DMA_CheckFifoParam+0xe8>
      break;
 8002df6:	bf00      	nop
    }
  } 
  
  return status; 
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop

08002e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b089      	sub	sp, #36	@ 0x24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
 8002e22:	e16b      	b.n	80030fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e24:	2201      	movs	r2, #1
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	4013      	ands	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	f040 815a 	bne.w	80030f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f003 0303 	and.w	r3, r3, #3
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d005      	beq.n	8002e5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d130      	bne.n	8002ebc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	2203      	movs	r2, #3
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	68da      	ldr	r2, [r3, #12]
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e90:	2201      	movs	r2, #1
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	091b      	lsrs	r3, r3, #4
 8002ea6:	f003 0201 	and.w	r2, r3, #1
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	2b03      	cmp	r3, #3
 8002ec6:	d017      	beq.n	8002ef8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4013      	ands	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f003 0303 	and.w	r3, r3, #3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d123      	bne.n	8002f4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	08da      	lsrs	r2, r3, #3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	3208      	adds	r2, #8
 8002f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	220f      	movs	r2, #15
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	4013      	ands	r3, r2
 8002f26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	691a      	ldr	r2, [r3, #16]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	08da      	lsrs	r2, r3, #3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	3208      	adds	r2, #8
 8002f46:	69b9      	ldr	r1, [r7, #24]
 8002f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	2203      	movs	r2, #3
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	4013      	ands	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f003 0203 	and.w	r2, r3, #3
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 80b4 	beq.w	80030f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	4b60      	ldr	r3, [pc, #384]	@ (8003114 <HAL_GPIO_Init+0x30c>)
 8002f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f96:	4a5f      	ldr	r2, [pc, #380]	@ (8003114 <HAL_GPIO_Init+0x30c>)
 8002f98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f9e:	4b5d      	ldr	r3, [pc, #372]	@ (8003114 <HAL_GPIO_Init+0x30c>)
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002faa:	4a5b      	ldr	r2, [pc, #364]	@ (8003118 <HAL_GPIO_Init+0x310>)
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	089b      	lsrs	r3, r3, #2
 8002fb0:	3302      	adds	r3, #2
 8002fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	f003 0303 	and.w	r3, r3, #3
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	220f      	movs	r2, #15
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a52      	ldr	r2, [pc, #328]	@ (800311c <HAL_GPIO_Init+0x314>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d02b      	beq.n	800302e <HAL_GPIO_Init+0x226>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a51      	ldr	r2, [pc, #324]	@ (8003120 <HAL_GPIO_Init+0x318>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d025      	beq.n	800302a <HAL_GPIO_Init+0x222>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a50      	ldr	r2, [pc, #320]	@ (8003124 <HAL_GPIO_Init+0x31c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d01f      	beq.n	8003026 <HAL_GPIO_Init+0x21e>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a4f      	ldr	r2, [pc, #316]	@ (8003128 <HAL_GPIO_Init+0x320>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d019      	beq.n	8003022 <HAL_GPIO_Init+0x21a>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a4e      	ldr	r2, [pc, #312]	@ (800312c <HAL_GPIO_Init+0x324>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d013      	beq.n	800301e <HAL_GPIO_Init+0x216>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a4d      	ldr	r2, [pc, #308]	@ (8003130 <HAL_GPIO_Init+0x328>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d00d      	beq.n	800301a <HAL_GPIO_Init+0x212>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a4c      	ldr	r2, [pc, #304]	@ (8003134 <HAL_GPIO_Init+0x32c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d007      	beq.n	8003016 <HAL_GPIO_Init+0x20e>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a4b      	ldr	r2, [pc, #300]	@ (8003138 <HAL_GPIO_Init+0x330>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d101      	bne.n	8003012 <HAL_GPIO_Init+0x20a>
 800300e:	2307      	movs	r3, #7
 8003010:	e00e      	b.n	8003030 <HAL_GPIO_Init+0x228>
 8003012:	2308      	movs	r3, #8
 8003014:	e00c      	b.n	8003030 <HAL_GPIO_Init+0x228>
 8003016:	2306      	movs	r3, #6
 8003018:	e00a      	b.n	8003030 <HAL_GPIO_Init+0x228>
 800301a:	2305      	movs	r3, #5
 800301c:	e008      	b.n	8003030 <HAL_GPIO_Init+0x228>
 800301e:	2304      	movs	r3, #4
 8003020:	e006      	b.n	8003030 <HAL_GPIO_Init+0x228>
 8003022:	2303      	movs	r3, #3
 8003024:	e004      	b.n	8003030 <HAL_GPIO_Init+0x228>
 8003026:	2302      	movs	r3, #2
 8003028:	e002      	b.n	8003030 <HAL_GPIO_Init+0x228>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <HAL_GPIO_Init+0x228>
 800302e:	2300      	movs	r3, #0
 8003030:	69fa      	ldr	r2, [r7, #28]
 8003032:	f002 0203 	and.w	r2, r2, #3
 8003036:	0092      	lsls	r2, r2, #2
 8003038:	4093      	lsls	r3, r2
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4313      	orrs	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003040:	4935      	ldr	r1, [pc, #212]	@ (8003118 <HAL_GPIO_Init+0x310>)
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	089b      	lsrs	r3, r3, #2
 8003046:	3302      	adds	r3, #2
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800304e:	4b3b      	ldr	r3, [pc, #236]	@ (800313c <HAL_GPIO_Init+0x334>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	43db      	mvns	r3, r3
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	4013      	ands	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	4313      	orrs	r3, r2
 8003070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003072:	4a32      	ldr	r2, [pc, #200]	@ (800313c <HAL_GPIO_Init+0x334>)
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003078:	4b30      	ldr	r3, [pc, #192]	@ (800313c <HAL_GPIO_Init+0x334>)
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	43db      	mvns	r3, r3
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4013      	ands	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d003      	beq.n	800309c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800309c:	4a27      	ldr	r2, [pc, #156]	@ (800313c <HAL_GPIO_Init+0x334>)
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030a2:	4b26      	ldr	r3, [pc, #152]	@ (800313c <HAL_GPIO_Init+0x334>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	43db      	mvns	r3, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4013      	ands	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d003      	beq.n	80030c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030c6:	4a1d      	ldr	r2, [pc, #116]	@ (800313c <HAL_GPIO_Init+0x334>)
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030cc:	4b1b      	ldr	r3, [pc, #108]	@ (800313c <HAL_GPIO_Init+0x334>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	43db      	mvns	r3, r3
 80030d6:	69ba      	ldr	r2, [r7, #24]
 80030d8:	4013      	ands	r3, r2
 80030da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d003      	beq.n	80030f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030f0:	4a12      	ldr	r2, [pc, #72]	@ (800313c <HAL_GPIO_Init+0x334>)
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3301      	adds	r3, #1
 80030fa:	61fb      	str	r3, [r7, #28]
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	2b0f      	cmp	r3, #15
 8003100:	f67f ae90 	bls.w	8002e24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003104:	bf00      	nop
 8003106:	bf00      	nop
 8003108:	3724      	adds	r7, #36	@ 0x24
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	40023800 	.word	0x40023800
 8003118:	40013800 	.word	0x40013800
 800311c:	40020000 	.word	0x40020000
 8003120:	40020400 	.word	0x40020400
 8003124:	40020800 	.word	0x40020800
 8003128:	40020c00 	.word	0x40020c00
 800312c:	40021000 	.word	0x40021000
 8003130:	40021400 	.word	0x40021400
 8003134:	40021800 	.word	0x40021800
 8003138:	40021c00 	.word	0x40021c00
 800313c:	40013c00 	.word	0x40013c00

08003140 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e12b      	b.n	80033aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d106      	bne.n	800316c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7fe fd1c 	bl	8001ba4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2224      	movs	r2, #36	@ 0x24
 8003170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0201 	bic.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003192:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031a4:	f001 f8da 	bl	800435c <HAL_RCC_GetPCLK1Freq>
 80031a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	4a81      	ldr	r2, [pc, #516]	@ (80033b4 <HAL_I2C_Init+0x274>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d807      	bhi.n	80031c4 <HAL_I2C_Init+0x84>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	4a80      	ldr	r2, [pc, #512]	@ (80033b8 <HAL_I2C_Init+0x278>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	bf94      	ite	ls
 80031bc:	2301      	movls	r3, #1
 80031be:	2300      	movhi	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	e006      	b.n	80031d2 <HAL_I2C_Init+0x92>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4a7d      	ldr	r2, [pc, #500]	@ (80033bc <HAL_I2C_Init+0x27c>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	bf94      	ite	ls
 80031cc:	2301      	movls	r3, #1
 80031ce:	2300      	movhi	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e0e7      	b.n	80033aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4a78      	ldr	r2, [pc, #480]	@ (80033c0 <HAL_I2C_Init+0x280>)
 80031de:	fba2 2303 	umull	r2, r3, r2, r3
 80031e2:	0c9b      	lsrs	r3, r3, #18
 80031e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	4a6a      	ldr	r2, [pc, #424]	@ (80033b4 <HAL_I2C_Init+0x274>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d802      	bhi.n	8003214 <HAL_I2C_Init+0xd4>
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	3301      	adds	r3, #1
 8003212:	e009      	b.n	8003228 <HAL_I2C_Init+0xe8>
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800321a:	fb02 f303 	mul.w	r3, r2, r3
 800321e:	4a69      	ldr	r2, [pc, #420]	@ (80033c4 <HAL_I2C_Init+0x284>)
 8003220:	fba2 2303 	umull	r2, r3, r2, r3
 8003224:	099b      	lsrs	r3, r3, #6
 8003226:	3301      	adds	r3, #1
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	430b      	orrs	r3, r1
 800322e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	69db      	ldr	r3, [r3, #28]
 8003236:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800323a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	495c      	ldr	r1, [pc, #368]	@ (80033b4 <HAL_I2C_Init+0x274>)
 8003244:	428b      	cmp	r3, r1
 8003246:	d819      	bhi.n	800327c <HAL_I2C_Init+0x13c>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	1e59      	subs	r1, r3, #1
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	fbb1 f3f3 	udiv	r3, r1, r3
 8003256:	1c59      	adds	r1, r3, #1
 8003258:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800325c:	400b      	ands	r3, r1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00a      	beq.n	8003278 <HAL_I2C_Init+0x138>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	1e59      	subs	r1, r3, #1
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003270:	3301      	adds	r3, #1
 8003272:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003276:	e051      	b.n	800331c <HAL_I2C_Init+0x1dc>
 8003278:	2304      	movs	r3, #4
 800327a:	e04f      	b.n	800331c <HAL_I2C_Init+0x1dc>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d111      	bne.n	80032a8 <HAL_I2C_Init+0x168>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	1e58      	subs	r0, r3, #1
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6859      	ldr	r1, [r3, #4]
 800328c:	460b      	mov	r3, r1
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	440b      	add	r3, r1
 8003292:	fbb0 f3f3 	udiv	r3, r0, r3
 8003296:	3301      	adds	r3, #1
 8003298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800329c:	2b00      	cmp	r3, #0
 800329e:	bf0c      	ite	eq
 80032a0:	2301      	moveq	r3, #1
 80032a2:	2300      	movne	r3, #0
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	e012      	b.n	80032ce <HAL_I2C_Init+0x18e>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	1e58      	subs	r0, r3, #1
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6859      	ldr	r1, [r3, #4]
 80032b0:	460b      	mov	r3, r1
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	440b      	add	r3, r1
 80032b6:	0099      	lsls	r1, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80032be:	3301      	adds	r3, #1
 80032c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	bf0c      	ite	eq
 80032c8:	2301      	moveq	r3, #1
 80032ca:	2300      	movne	r3, #0
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <HAL_I2C_Init+0x196>
 80032d2:	2301      	movs	r3, #1
 80032d4:	e022      	b.n	800331c <HAL_I2C_Init+0x1dc>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10e      	bne.n	80032fc <HAL_I2C_Init+0x1bc>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	1e58      	subs	r0, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6859      	ldr	r1, [r3, #4]
 80032e6:	460b      	mov	r3, r1
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	440b      	add	r3, r1
 80032ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f0:	3301      	adds	r3, #1
 80032f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032fa:	e00f      	b.n	800331c <HAL_I2C_Init+0x1dc>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	1e58      	subs	r0, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6859      	ldr	r1, [r3, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	0099      	lsls	r1, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003312:	3301      	adds	r3, #1
 8003314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003318:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	6809      	ldr	r1, [r1, #0]
 8003320:	4313      	orrs	r3, r2
 8003322:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69da      	ldr	r2, [r3, #28]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	431a      	orrs	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800334a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	6911      	ldr	r1, [r2, #16]
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	68d2      	ldr	r2, [r2, #12]
 8003356:	4311      	orrs	r1, r2
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	430b      	orrs	r3, r1
 800335e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	695a      	ldr	r2, [r3, #20]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f042 0201 	orr.w	r2, r2, #1
 800338a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2220      	movs	r2, #32
 8003396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	000186a0 	.word	0x000186a0
 80033b8:	001e847f 	.word	0x001e847f
 80033bc:	003d08ff 	.word	0x003d08ff
 80033c0:	431bde83 	.word	0x431bde83
 80033c4:	10624dd3 	.word	0x10624dd3

080033c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b088      	sub	sp, #32
 80033cc:	af02      	add	r7, sp, #8
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	607a      	str	r2, [r7, #4]
 80033d2:	461a      	mov	r2, r3
 80033d4:	460b      	mov	r3, r1
 80033d6:	817b      	strh	r3, [r7, #10]
 80033d8:	4613      	mov	r3, r2
 80033da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033dc:	f7fe fe34 	bl	8002048 <HAL_GetTick>
 80033e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b20      	cmp	r3, #32
 80033ec:	f040 80e0 	bne.w	80035b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	2319      	movs	r3, #25
 80033f6:	2201      	movs	r2, #1
 80033f8:	4970      	ldr	r1, [pc, #448]	@ (80035bc <HAL_I2C_Master_Transmit+0x1f4>)
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 f964 	bl	80036c8 <I2C_WaitOnFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003406:	2302      	movs	r3, #2
 8003408:	e0d3      	b.n	80035b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003410:	2b01      	cmp	r3, #1
 8003412:	d101      	bne.n	8003418 <HAL_I2C_Master_Transmit+0x50>
 8003414:	2302      	movs	r3, #2
 8003416:	e0cc      	b.n	80035b2 <HAL_I2C_Master_Transmit+0x1ea>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b01      	cmp	r3, #1
 800342c:	d007      	beq.n	800343e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f042 0201 	orr.w	r2, r2, #1
 800343c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800344c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2221      	movs	r2, #33	@ 0x21
 8003452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2210      	movs	r2, #16
 800345a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	893a      	ldrh	r2, [r7, #8]
 800346e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	4a50      	ldr	r2, [pc, #320]	@ (80035c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800347e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003480:	8979      	ldrh	r1, [r7, #10]
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	6a3a      	ldr	r2, [r7, #32]
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f000 f89c 	bl	80035c4 <I2C_MasterRequestWrite>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e08d      	b.n	80035b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003496:	2300      	movs	r3, #0
 8003498:	613b      	str	r3, [r7, #16]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	613b      	str	r3, [r7, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	613b      	str	r3, [r7, #16]
 80034aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80034ac:	e066      	b.n	800357c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	6a39      	ldr	r1, [r7, #32]
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 fa22 	bl	80038fc <I2C_WaitOnTXEFlagUntilTimeout>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00d      	beq.n	80034da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	d107      	bne.n	80034d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e06b      	b.n	80035b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	781a      	ldrb	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ea:	1c5a      	adds	r2, r3, #1
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003502:	3b01      	subs	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b04      	cmp	r3, #4
 8003516:	d11b      	bne.n	8003550 <HAL_I2C_Master_Transmit+0x188>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351c:	2b00      	cmp	r3, #0
 800351e:	d017      	beq.n	8003550 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003524:	781a      	ldrb	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800353a:	b29b      	uxth	r3, r3
 800353c:	3b01      	subs	r3, #1
 800353e:	b29a      	uxth	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	6a39      	ldr	r1, [r7, #32]
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 fa19 	bl	800398c <I2C_WaitOnBTFFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00d      	beq.n	800357c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	2b04      	cmp	r3, #4
 8003566:	d107      	bne.n	8003578 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003576:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e01a      	b.n	80035b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003580:	2b00      	cmp	r3, #0
 8003582:	d194      	bne.n	80034ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003592:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2220      	movs	r2, #32
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80035ac:	2300      	movs	r3, #0
 80035ae:	e000      	b.n	80035b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80035b0:	2302      	movs	r3, #2
  }
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3718      	adds	r7, #24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	00100002 	.word	0x00100002
 80035c0:	ffff0000 	.word	0xffff0000

080035c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	607a      	str	r2, [r7, #4]
 80035ce:	603b      	str	r3, [r7, #0]
 80035d0:	460b      	mov	r3, r1
 80035d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d006      	beq.n	80035ee <I2C_MasterRequestWrite+0x2a>
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d003      	beq.n	80035ee <I2C_MasterRequestWrite+0x2a>
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80035ec:	d108      	bne.n	8003600 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	e00b      	b.n	8003618 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003604:	2b12      	cmp	r3, #18
 8003606:	d107      	bne.n	8003618 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003616:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f84f 	bl	80036c8 <I2C_WaitOnFlagUntilTimeout>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00d      	beq.n	800364c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800363e:	d103      	bne.n	8003648 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003646:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e035      	b.n	80036b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003654:	d108      	bne.n	8003668 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003656:	897b      	ldrh	r3, [r7, #10]
 8003658:	b2db      	uxtb	r3, r3
 800365a:	461a      	mov	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003664:	611a      	str	r2, [r3, #16]
 8003666:	e01b      	b.n	80036a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003668:	897b      	ldrh	r3, [r7, #10]
 800366a:	11db      	asrs	r3, r3, #7
 800366c:	b2db      	uxtb	r3, r3
 800366e:	f003 0306 	and.w	r3, r3, #6
 8003672:	b2db      	uxtb	r3, r3
 8003674:	f063 030f 	orn	r3, r3, #15
 8003678:	b2da      	uxtb	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	490e      	ldr	r1, [pc, #56]	@ (80036c0 <I2C_MasterRequestWrite+0xfc>)
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 f898 	bl	80037bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e010      	b.n	80036b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003696:	897b      	ldrh	r3, [r7, #10]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	4907      	ldr	r1, [pc, #28]	@ (80036c4 <I2C_MasterRequestWrite+0x100>)
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f000 f888 	bl	80037bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	00010008 	.word	0x00010008
 80036c4:	00010002 	.word	0x00010002

080036c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	603b      	str	r3, [r7, #0]
 80036d4:	4613      	mov	r3, r2
 80036d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036d8:	e048      	b.n	800376c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e0:	d044      	beq.n	800376c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e2:	f7fe fcb1 	bl	8002048 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d302      	bcc.n	80036f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d139      	bne.n	800376c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	0c1b      	lsrs	r3, r3, #16
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d10d      	bne.n	800371e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	43da      	mvns	r2, r3
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	4013      	ands	r3, r2
 800370e:	b29b      	uxth	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	bf0c      	ite	eq
 8003714:	2301      	moveq	r3, #1
 8003716:	2300      	movne	r3, #0
 8003718:	b2db      	uxtb	r3, r3
 800371a:	461a      	mov	r2, r3
 800371c:	e00c      	b.n	8003738 <I2C_WaitOnFlagUntilTimeout+0x70>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	699b      	ldr	r3, [r3, #24]
 8003724:	43da      	mvns	r2, r3
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	4013      	ands	r3, r2
 800372a:	b29b      	uxth	r3, r3
 800372c:	2b00      	cmp	r3, #0
 800372e:	bf0c      	ite	eq
 8003730:	2301      	moveq	r3, #1
 8003732:	2300      	movne	r3, #0
 8003734:	b2db      	uxtb	r3, r3
 8003736:	461a      	mov	r2, r3
 8003738:	79fb      	ldrb	r3, [r7, #7]
 800373a:	429a      	cmp	r2, r3
 800373c:	d116      	bne.n	800376c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2220      	movs	r2, #32
 8003748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003758:	f043 0220 	orr.w	r2, r3, #32
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e023      	b.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	0c1b      	lsrs	r3, r3, #16
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b01      	cmp	r3, #1
 8003774:	d10d      	bne.n	8003792 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	43da      	mvns	r2, r3
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	4013      	ands	r3, r2
 8003782:	b29b      	uxth	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	bf0c      	ite	eq
 8003788:	2301      	moveq	r3, #1
 800378a:	2300      	movne	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	461a      	mov	r2, r3
 8003790:	e00c      	b.n	80037ac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	43da      	mvns	r2, r3
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	4013      	ands	r3, r2
 800379e:	b29b      	uxth	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	bf0c      	ite	eq
 80037a4:	2301      	moveq	r3, #1
 80037a6:	2300      	movne	r3, #0
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	461a      	mov	r2, r3
 80037ac:	79fb      	ldrb	r3, [r7, #7]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d093      	beq.n	80036da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3710      	adds	r7, #16
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037ca:	e071      	b.n	80038b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037da:	d123      	bne.n	8003824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037ea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2220      	movs	r2, #32
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003810:	f043 0204 	orr.w	r2, r3, #4
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e067      	b.n	80038f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800382a:	d041      	beq.n	80038b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800382c:	f7fe fc0c 	bl	8002048 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	429a      	cmp	r2, r3
 800383a:	d302      	bcc.n	8003842 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d136      	bne.n	80038b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	0c1b      	lsrs	r3, r3, #16
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b01      	cmp	r3, #1
 800384a:	d10c      	bne.n	8003866 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	43da      	mvns	r2, r3
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	4013      	ands	r3, r2
 8003858:	b29b      	uxth	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	bf14      	ite	ne
 800385e:	2301      	movne	r3, #1
 8003860:	2300      	moveq	r3, #0
 8003862:	b2db      	uxtb	r3, r3
 8003864:	e00b      	b.n	800387e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	43da      	mvns	r2, r3
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	4013      	ands	r3, r2
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	bf14      	ite	ne
 8003878:	2301      	movne	r3, #1
 800387a:	2300      	moveq	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d016      	beq.n	80038b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389c:	f043 0220 	orr.w	r2, r3, #32
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e021      	b.n	80038f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	0c1b      	lsrs	r3, r3, #16
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d10c      	bne.n	80038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	43da      	mvns	r2, r3
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	4013      	ands	r3, r2
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	bf14      	ite	ne
 80038cc:	2301      	movne	r3, #1
 80038ce:	2300      	moveq	r3, #0
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	e00b      	b.n	80038ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	43da      	mvns	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	4013      	ands	r3, r2
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	bf14      	ite	ne
 80038e6:	2301      	movne	r3, #1
 80038e8:	2300      	moveq	r3, #0
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f47f af6d 	bne.w	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3710      	adds	r7, #16
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003908:	e034      	b.n	8003974 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 f886 	bl	8003a1c <I2C_IsAcknowledgeFailed>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e034      	b.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003920:	d028      	beq.n	8003974 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003922:	f7fe fb91 	bl	8002048 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	429a      	cmp	r2, r3
 8003930:	d302      	bcc.n	8003938 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d11d      	bne.n	8003974 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003942:	2b80      	cmp	r3, #128	@ 0x80
 8003944:	d016      	beq.n	8003974 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	f043 0220 	orr.w	r2, r3, #32
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e007      	b.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397e:	2b80      	cmp	r3, #128	@ 0x80
 8003980:	d1c3      	bne.n	800390a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003998:	e034      	b.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 f83e 	bl	8003a1c <I2C_IsAcknowledgeFailed>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e034      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d028      	beq.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b2:	f7fe fb49 	bl	8002048 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d302      	bcc.n	80039c8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d11d      	bne.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	f003 0304 	and.w	r3, r3, #4
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	d016      	beq.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f0:	f043 0220 	orr.w	r2, r3, #32
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e007      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d1c3      	bne.n	800399a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a32:	d11b      	bne.n	8003a6c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a3c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a58:	f043 0204 	orr.w	r2, r3, #4
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e000      	b.n	8003a6e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
	...

08003a7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e267      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d075      	beq.n	8003b86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a9a:	4b88      	ldr	r3, [pc, #544]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 030c 	and.w	r3, r3, #12
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d00c      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003aa6:	4b85      	ldr	r3, [pc, #532]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d112      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ab2:	4b82      	ldr	r3, [pc, #520]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003aba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003abe:	d10b      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac0:	4b7e      	ldr	r3, [pc, #504]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d05b      	beq.n	8003b84 <HAL_RCC_OscConfig+0x108>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d157      	bne.n	8003b84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e242      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ae0:	d106      	bne.n	8003af0 <HAL_RCC_OscConfig+0x74>
 8003ae2:	4b76      	ldr	r3, [pc, #472]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a75      	ldr	r2, [pc, #468]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003ae8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aec:	6013      	str	r3, [r2, #0]
 8003aee:	e01d      	b.n	8003b2c <HAL_RCC_OscConfig+0xb0>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003af8:	d10c      	bne.n	8003b14 <HAL_RCC_OscConfig+0x98>
 8003afa:	4b70      	ldr	r3, [pc, #448]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a6f      	ldr	r2, [pc, #444]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	4b6d      	ldr	r3, [pc, #436]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a6c      	ldr	r2, [pc, #432]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b10:	6013      	str	r3, [r2, #0]
 8003b12:	e00b      	b.n	8003b2c <HAL_RCC_OscConfig+0xb0>
 8003b14:	4b69      	ldr	r3, [pc, #420]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a68      	ldr	r2, [pc, #416]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b1e:	6013      	str	r3, [r2, #0]
 8003b20:	4b66      	ldr	r3, [pc, #408]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a65      	ldr	r2, [pc, #404]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d013      	beq.n	8003b5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b34:	f7fe fa88 	bl	8002048 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b3c:	f7fe fa84 	bl	8002048 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b64      	cmp	r3, #100	@ 0x64
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e207      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0f0      	beq.n	8003b3c <HAL_RCC_OscConfig+0xc0>
 8003b5a:	e014      	b.n	8003b86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b5c:	f7fe fa74 	bl	8002048 <HAL_GetTick>
 8003b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b62:	e008      	b.n	8003b76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b64:	f7fe fa70 	bl	8002048 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b64      	cmp	r3, #100	@ 0x64
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e1f3      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b76:	4b51      	ldr	r3, [pc, #324]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1f0      	bne.n	8003b64 <HAL_RCC_OscConfig+0xe8>
 8003b82:	e000      	b.n	8003b86 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d063      	beq.n	8003c5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b92:	4b4a      	ldr	r3, [pc, #296]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 030c 	and.w	r3, r3, #12
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00b      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b9e:	4b47      	ldr	r3, [pc, #284]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ba6:	2b08      	cmp	r3, #8
 8003ba8:	d11c      	bne.n	8003be4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003baa:	4b44      	ldr	r3, [pc, #272]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d116      	bne.n	8003be4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bb6:	4b41      	ldr	r3, [pc, #260]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d005      	beq.n	8003bce <HAL_RCC_OscConfig+0x152>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d001      	beq.n	8003bce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e1c7      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bce:	4b3b      	ldr	r3, [pc, #236]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	00db      	lsls	r3, r3, #3
 8003bdc:	4937      	ldr	r1, [pc, #220]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003bde:	4313      	orrs	r3, r2
 8003be0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003be2:	e03a      	b.n	8003c5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d020      	beq.n	8003c2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bec:	4b34      	ldr	r3, [pc, #208]	@ (8003cc0 <HAL_RCC_OscConfig+0x244>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf2:	f7fe fa29 	bl	8002048 <HAL_GetTick>
 8003bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bf8:	e008      	b.n	8003c0c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bfa:	f7fe fa25 	bl	8002048 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e1a8      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d0f0      	beq.n	8003bfa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c18:	4b28      	ldr	r3, [pc, #160]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	4925      	ldr	r1, [pc, #148]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	600b      	str	r3, [r1, #0]
 8003c2c:	e015      	b.n	8003c5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c2e:	4b24      	ldr	r3, [pc, #144]	@ (8003cc0 <HAL_RCC_OscConfig+0x244>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c34:	f7fe fa08 	bl	8002048 <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c3c:	f7fe fa04 	bl	8002048 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e187      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f0      	bne.n	8003c3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0308 	and.w	r3, r3, #8
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d036      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d016      	beq.n	8003c9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c6e:	4b15      	ldr	r3, [pc, #84]	@ (8003cc4 <HAL_RCC_OscConfig+0x248>)
 8003c70:	2201      	movs	r2, #1
 8003c72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c74:	f7fe f9e8 	bl	8002048 <HAL_GetTick>
 8003c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c7a:	e008      	b.n	8003c8e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c7c:	f7fe f9e4 	bl	8002048 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e167      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8003cbc <HAL_RCC_OscConfig+0x240>)
 8003c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c92:	f003 0302 	and.w	r3, r3, #2
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0f0      	beq.n	8003c7c <HAL_RCC_OscConfig+0x200>
 8003c9a:	e01b      	b.n	8003cd4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c9c:	4b09      	ldr	r3, [pc, #36]	@ (8003cc4 <HAL_RCC_OscConfig+0x248>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ca2:	f7fe f9d1 	bl	8002048 <HAL_GetTick>
 8003ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ca8:	e00e      	b.n	8003cc8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003caa:	f7fe f9cd 	bl	8002048 <HAL_GetTick>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d907      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e150      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
 8003cbc:	40023800 	.word	0x40023800
 8003cc0:	42470000 	.word	0x42470000
 8003cc4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cc8:	4b88      	ldr	r3, [pc, #544]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003cca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1ea      	bne.n	8003caa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0304 	and.w	r3, r3, #4
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 8097 	beq.w	8003e10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ce6:	4b81      	ldr	r3, [pc, #516]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10f      	bne.n	8003d12 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60bb      	str	r3, [r7, #8]
 8003cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfa:	4a7c      	ldr	r2, [pc, #496]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d02:	4b7a      	ldr	r3, [pc, #488]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d0a:	60bb      	str	r3, [r7, #8]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d12:	4b77      	ldr	r3, [pc, #476]	@ (8003ef0 <HAL_RCC_OscConfig+0x474>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d118      	bne.n	8003d50 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d1e:	4b74      	ldr	r3, [pc, #464]	@ (8003ef0 <HAL_RCC_OscConfig+0x474>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a73      	ldr	r2, [pc, #460]	@ (8003ef0 <HAL_RCC_OscConfig+0x474>)
 8003d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d2a:	f7fe f98d 	bl	8002048 <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d30:	e008      	b.n	8003d44 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d32:	f7fe f989 	bl	8002048 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e10c      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d44:	4b6a      	ldr	r3, [pc, #424]	@ (8003ef0 <HAL_RCC_OscConfig+0x474>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0f0      	beq.n	8003d32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d106      	bne.n	8003d66 <HAL_RCC_OscConfig+0x2ea>
 8003d58:	4b64      	ldr	r3, [pc, #400]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d5c:	4a63      	ldr	r2, [pc, #396]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d64:	e01c      	b.n	8003da0 <HAL_RCC_OscConfig+0x324>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2b05      	cmp	r3, #5
 8003d6c:	d10c      	bne.n	8003d88 <HAL_RCC_OscConfig+0x30c>
 8003d6e:	4b5f      	ldr	r3, [pc, #380]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d72:	4a5e      	ldr	r2, [pc, #376]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d74:	f043 0304 	orr.w	r3, r3, #4
 8003d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d7a:	4b5c      	ldr	r3, [pc, #368]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d7e:	4a5b      	ldr	r2, [pc, #364]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d80:	f043 0301 	orr.w	r3, r3, #1
 8003d84:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d86:	e00b      	b.n	8003da0 <HAL_RCC_OscConfig+0x324>
 8003d88:	4b58      	ldr	r3, [pc, #352]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d8c:	4a57      	ldr	r2, [pc, #348]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d8e:	f023 0301 	bic.w	r3, r3, #1
 8003d92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d94:	4b55      	ldr	r3, [pc, #340]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d98:	4a54      	ldr	r2, [pc, #336]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003d9a:	f023 0304 	bic.w	r3, r3, #4
 8003d9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d015      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da8:	f7fe f94e 	bl	8002048 <HAL_GetTick>
 8003dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dae:	e00a      	b.n	8003dc6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003db0:	f7fe f94a 	bl	8002048 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e0cb      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dc6:	4b49      	ldr	r3, [pc, #292]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0ee      	beq.n	8003db0 <HAL_RCC_OscConfig+0x334>
 8003dd2:	e014      	b.n	8003dfe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd4:	f7fe f938 	bl	8002048 <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dda:	e00a      	b.n	8003df2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ddc:	f7fe f934 	bl	8002048 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e0b5      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003df2:	4b3e      	ldr	r3, [pc, #248]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1ee      	bne.n	8003ddc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003dfe:	7dfb      	ldrb	r3, [r7, #23]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d105      	bne.n	8003e10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e04:	4b39      	ldr	r3, [pc, #228]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e08:	4a38      	ldr	r2, [pc, #224]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003e0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e0e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f000 80a1 	beq.w	8003f5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e1a:	4b34      	ldr	r3, [pc, #208]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 030c 	and.w	r3, r3, #12
 8003e22:	2b08      	cmp	r3, #8
 8003e24:	d05c      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d141      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2e:	4b31      	ldr	r3, [pc, #196]	@ (8003ef4 <HAL_RCC_OscConfig+0x478>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e34:	f7fe f908 	bl	8002048 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e3c:	f7fe f904 	bl	8002048 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e087      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4e:	4b27      	ldr	r3, [pc, #156]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1f0      	bne.n	8003e3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69da      	ldr	r2, [r3, #28]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e68:	019b      	lsls	r3, r3, #6
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e70:	085b      	lsrs	r3, r3, #1
 8003e72:	3b01      	subs	r3, #1
 8003e74:	041b      	lsls	r3, r3, #16
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7c:	061b      	lsls	r3, r3, #24
 8003e7e:	491b      	ldr	r1, [pc, #108]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <HAL_RCC_OscConfig+0x478>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8a:	f7fe f8dd 	bl	8002048 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e92:	f7fe f8d9 	bl	8002048 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e05c      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea4:	4b11      	ldr	r3, [pc, #68]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x416>
 8003eb0:	e054      	b.n	8003f5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb2:	4b10      	ldr	r3, [pc, #64]	@ (8003ef4 <HAL_RCC_OscConfig+0x478>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb8:	f7fe f8c6 	bl	8002048 <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec0:	f7fe f8c2 	bl	8002048 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e045      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed2:	4b06      	ldr	r3, [pc, #24]	@ (8003eec <HAL_RCC_OscConfig+0x470>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1f0      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x444>
 8003ede:	e03d      	b.n	8003f5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d107      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e038      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	40007000 	.word	0x40007000
 8003ef4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8003f68 <HAL_RCC_OscConfig+0x4ec>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d028      	beq.n	8003f58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d121      	bne.n	8003f58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d11a      	bne.n	8003f58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f28:	4013      	ands	r3, r2
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d111      	bne.n	8003f58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3e:	085b      	lsrs	r3, r3, #1
 8003f40:	3b01      	subs	r3, #1
 8003f42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d107      	bne.n	8003f58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d001      	beq.n	8003f5c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3718      	adds	r7, #24
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40023800 	.word	0x40023800

08003f6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0cc      	b.n	800411a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f80:	4b68      	ldr	r3, [pc, #416]	@ (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d90c      	bls.n	8003fa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f8e:	4b65      	ldr	r3, [pc, #404]	@ (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003f90:	683a      	ldr	r2, [r7, #0]
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f96:	4b63      	ldr	r3, [pc, #396]	@ (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e0b8      	b.n	800411a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d020      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d005      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fc0:	4b59      	ldr	r3, [pc, #356]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	4a58      	ldr	r2, [pc, #352]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003fca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d005      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fd8:	4b53      	ldr	r3, [pc, #332]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	4a52      	ldr	r2, [pc, #328]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8003fde:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003fe2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe4:	4b50      	ldr	r3, [pc, #320]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	494d      	ldr	r1, [pc, #308]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d044      	beq.n	800408c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d107      	bne.n	800401a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	4b47      	ldr	r3, [pc, #284]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d119      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e07f      	b.n	800411a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d003      	beq.n	800402a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004026:	2b03      	cmp	r3, #3
 8004028:	d107      	bne.n	800403a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402a:	4b3f      	ldr	r3, [pc, #252]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d109      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e06f      	b.n	800411a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800403a:	4b3b      	ldr	r3, [pc, #236]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e067      	b.n	800411a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800404a:	4b37      	ldr	r3, [pc, #220]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f023 0203 	bic.w	r2, r3, #3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4934      	ldr	r1, [pc, #208]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8004058:	4313      	orrs	r3, r2
 800405a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800405c:	f7fd fff4 	bl	8002048 <HAL_GetTick>
 8004060:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004062:	e00a      	b.n	800407a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004064:	f7fd fff0 	bl	8002048 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d901      	bls.n	800407a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e04f      	b.n	800411a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800407a:	4b2b      	ldr	r3, [pc, #172]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 020c 	and.w	r2, r3, #12
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	429a      	cmp	r2, r3
 800408a:	d1eb      	bne.n	8004064 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800408c:	4b25      	ldr	r3, [pc, #148]	@ (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d20c      	bcs.n	80040b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409a:	4b22      	ldr	r3, [pc, #136]	@ (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	b2d2      	uxtb	r2, r2
 80040a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a2:	4b20      	ldr	r3, [pc, #128]	@ (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d001      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e032      	b.n	800411a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d008      	beq.n	80040d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c0:	4b19      	ldr	r3, [pc, #100]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4916      	ldr	r1, [pc, #88]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d009      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040de:	4b12      	ldr	r3, [pc, #72]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	490e      	ldr	r1, [pc, #56]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040f2:	f000 f821 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 80040f6:	4602      	mov	r2, r0
 80040f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	490a      	ldr	r1, [pc, #40]	@ (800412c <HAL_RCC_ClockConfig+0x1c0>)
 8004104:	5ccb      	ldrb	r3, [r1, r3]
 8004106:	fa22 f303 	lsr.w	r3, r2, r3
 800410a:	4a09      	ldr	r2, [pc, #36]	@ (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 800410c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800410e:	4b09      	ldr	r3, [pc, #36]	@ (8004134 <HAL_RCC_ClockConfig+0x1c8>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f7fd fdee 	bl	8001cf4 <HAL_InitTick>

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40023c00 	.word	0x40023c00
 8004128:	40023800 	.word	0x40023800
 800412c:	0800c7e4 	.word	0x0800c7e4
 8004130:	20000004 	.word	0x20000004
 8004134:	20000008 	.word	0x20000008

08004138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004138:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800413c:	b094      	sub	sp, #80	@ 0x50
 800413e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004144:	2300      	movs	r3, #0
 8004146:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004148:	2300      	movs	r3, #0
 800414a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004150:	4b79      	ldr	r3, [pc, #484]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x200>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 030c 	and.w	r3, r3, #12
 8004158:	2b08      	cmp	r3, #8
 800415a:	d00d      	beq.n	8004178 <HAL_RCC_GetSysClockFreq+0x40>
 800415c:	2b08      	cmp	r3, #8
 800415e:	f200 80e1 	bhi.w	8004324 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004162:	2b00      	cmp	r3, #0
 8004164:	d002      	beq.n	800416c <HAL_RCC_GetSysClockFreq+0x34>
 8004166:	2b04      	cmp	r3, #4
 8004168:	d003      	beq.n	8004172 <HAL_RCC_GetSysClockFreq+0x3a>
 800416a:	e0db      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800416c:	4b73      	ldr	r3, [pc, #460]	@ (800433c <HAL_RCC_GetSysClockFreq+0x204>)
 800416e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004170:	e0db      	b.n	800432a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004172:	4b73      	ldr	r3, [pc, #460]	@ (8004340 <HAL_RCC_GetSysClockFreq+0x208>)
 8004174:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004176:	e0d8      	b.n	800432a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004178:	4b6f      	ldr	r3, [pc, #444]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x200>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004180:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004182:	4b6d      	ldr	r3, [pc, #436]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x200>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d063      	beq.n	8004256 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800418e:	4b6a      	ldr	r3, [pc, #424]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x200>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	099b      	lsrs	r3, r3, #6
 8004194:	2200      	movs	r2, #0
 8004196:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004198:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800419a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80041a2:	2300      	movs	r3, #0
 80041a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80041a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80041aa:	4622      	mov	r2, r4
 80041ac:	462b      	mov	r3, r5
 80041ae:	f04f 0000 	mov.w	r0, #0
 80041b2:	f04f 0100 	mov.w	r1, #0
 80041b6:	0159      	lsls	r1, r3, #5
 80041b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041bc:	0150      	lsls	r0, r2, #5
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	4621      	mov	r1, r4
 80041c4:	1a51      	subs	r1, r2, r1
 80041c6:	6139      	str	r1, [r7, #16]
 80041c8:	4629      	mov	r1, r5
 80041ca:	eb63 0301 	sbc.w	r3, r3, r1
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	f04f 0200 	mov.w	r2, #0
 80041d4:	f04f 0300 	mov.w	r3, #0
 80041d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041dc:	4659      	mov	r1, fp
 80041de:	018b      	lsls	r3, r1, #6
 80041e0:	4651      	mov	r1, sl
 80041e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80041e6:	4651      	mov	r1, sl
 80041e8:	018a      	lsls	r2, r1, #6
 80041ea:	4651      	mov	r1, sl
 80041ec:	ebb2 0801 	subs.w	r8, r2, r1
 80041f0:	4659      	mov	r1, fp
 80041f2:	eb63 0901 	sbc.w	r9, r3, r1
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004202:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004206:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800420a:	4690      	mov	r8, r2
 800420c:	4699      	mov	r9, r3
 800420e:	4623      	mov	r3, r4
 8004210:	eb18 0303 	adds.w	r3, r8, r3
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	462b      	mov	r3, r5
 8004218:	eb49 0303 	adc.w	r3, r9, r3
 800421c:	60fb      	str	r3, [r7, #12]
 800421e:	f04f 0200 	mov.w	r2, #0
 8004222:	f04f 0300 	mov.w	r3, #0
 8004226:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800422a:	4629      	mov	r1, r5
 800422c:	024b      	lsls	r3, r1, #9
 800422e:	4621      	mov	r1, r4
 8004230:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004234:	4621      	mov	r1, r4
 8004236:	024a      	lsls	r2, r1, #9
 8004238:	4610      	mov	r0, r2
 800423a:	4619      	mov	r1, r3
 800423c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800423e:	2200      	movs	r2, #0
 8004240:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004242:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004244:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004248:	f7fc fd1e 	bl	8000c88 <__aeabi_uldivmod>
 800424c:	4602      	mov	r2, r0
 800424e:	460b      	mov	r3, r1
 8004250:	4613      	mov	r3, r2
 8004252:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004254:	e058      	b.n	8004308 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004256:	4b38      	ldr	r3, [pc, #224]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x200>)
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	099b      	lsrs	r3, r3, #6
 800425c:	2200      	movs	r2, #0
 800425e:	4618      	mov	r0, r3
 8004260:	4611      	mov	r1, r2
 8004262:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004266:	623b      	str	r3, [r7, #32]
 8004268:	2300      	movs	r3, #0
 800426a:	627b      	str	r3, [r7, #36]	@ 0x24
 800426c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004270:	4642      	mov	r2, r8
 8004272:	464b      	mov	r3, r9
 8004274:	f04f 0000 	mov.w	r0, #0
 8004278:	f04f 0100 	mov.w	r1, #0
 800427c:	0159      	lsls	r1, r3, #5
 800427e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004282:	0150      	lsls	r0, r2, #5
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4641      	mov	r1, r8
 800428a:	ebb2 0a01 	subs.w	sl, r2, r1
 800428e:	4649      	mov	r1, r9
 8004290:	eb63 0b01 	sbc.w	fp, r3, r1
 8004294:	f04f 0200 	mov.w	r2, #0
 8004298:	f04f 0300 	mov.w	r3, #0
 800429c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80042a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80042a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80042a8:	ebb2 040a 	subs.w	r4, r2, sl
 80042ac:	eb63 050b 	sbc.w	r5, r3, fp
 80042b0:	f04f 0200 	mov.w	r2, #0
 80042b4:	f04f 0300 	mov.w	r3, #0
 80042b8:	00eb      	lsls	r3, r5, #3
 80042ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042be:	00e2      	lsls	r2, r4, #3
 80042c0:	4614      	mov	r4, r2
 80042c2:	461d      	mov	r5, r3
 80042c4:	4643      	mov	r3, r8
 80042c6:	18e3      	adds	r3, r4, r3
 80042c8:	603b      	str	r3, [r7, #0]
 80042ca:	464b      	mov	r3, r9
 80042cc:	eb45 0303 	adc.w	r3, r5, r3
 80042d0:	607b      	str	r3, [r7, #4]
 80042d2:	f04f 0200 	mov.w	r2, #0
 80042d6:	f04f 0300 	mov.w	r3, #0
 80042da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042de:	4629      	mov	r1, r5
 80042e0:	028b      	lsls	r3, r1, #10
 80042e2:	4621      	mov	r1, r4
 80042e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042e8:	4621      	mov	r1, r4
 80042ea:	028a      	lsls	r2, r1, #10
 80042ec:	4610      	mov	r0, r2
 80042ee:	4619      	mov	r1, r3
 80042f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042f2:	2200      	movs	r2, #0
 80042f4:	61bb      	str	r3, [r7, #24]
 80042f6:	61fa      	str	r2, [r7, #28]
 80042f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042fc:	f7fc fcc4 	bl	8000c88 <__aeabi_uldivmod>
 8004300:	4602      	mov	r2, r0
 8004302:	460b      	mov	r3, r1
 8004304:	4613      	mov	r3, r2
 8004306:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004308:	4b0b      	ldr	r3, [pc, #44]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x200>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	0c1b      	lsrs	r3, r3, #16
 800430e:	f003 0303 	and.w	r3, r3, #3
 8004312:	3301      	adds	r3, #1
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004318:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800431a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800431c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004320:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004322:	e002      	b.n	800432a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004324:	4b05      	ldr	r3, [pc, #20]	@ (800433c <HAL_RCC_GetSysClockFreq+0x204>)
 8004326:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004328:	bf00      	nop
    }
  }
  return sysclockfreq;
 800432a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800432c:	4618      	mov	r0, r3
 800432e:	3750      	adds	r7, #80	@ 0x50
 8004330:	46bd      	mov	sp, r7
 8004332:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004336:	bf00      	nop
 8004338:	40023800 	.word	0x40023800
 800433c:	00f42400 	.word	0x00f42400
 8004340:	007a1200 	.word	0x007a1200

08004344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004348:	4b03      	ldr	r3, [pc, #12]	@ (8004358 <HAL_RCC_GetHCLKFreq+0x14>)
 800434a:	681b      	ldr	r3, [r3, #0]
}
 800434c:	4618      	mov	r0, r3
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000004 	.word	0x20000004

0800435c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004360:	f7ff fff0 	bl	8004344 <HAL_RCC_GetHCLKFreq>
 8004364:	4602      	mov	r2, r0
 8004366:	4b05      	ldr	r3, [pc, #20]	@ (800437c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	0a9b      	lsrs	r3, r3, #10
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	4903      	ldr	r1, [pc, #12]	@ (8004380 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004372:	5ccb      	ldrb	r3, [r1, r3]
 8004374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004378:	4618      	mov	r0, r3
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40023800 	.word	0x40023800
 8004380:	0800c7f4 	.word	0x0800c7f4

08004384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004388:	f7ff ffdc 	bl	8004344 <HAL_RCC_GetHCLKFreq>
 800438c:	4602      	mov	r2, r0
 800438e:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	0b5b      	lsrs	r3, r3, #13
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	4903      	ldr	r1, [pc, #12]	@ (80043a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800439a:	5ccb      	ldrb	r3, [r1, r3]
 800439c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40023800 	.word	0x40023800
 80043a8:	0800c7f4 	.word	0x0800c7f4

080043ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	220f      	movs	r2, #15
 80043ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80043bc:	4b12      	ldr	r3, [pc, #72]	@ (8004408 <HAL_RCC_GetClockConfig+0x5c>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f003 0203 	and.w	r2, r3, #3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80043c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004408 <HAL_RCC_GetClockConfig+0x5c>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80043d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004408 <HAL_RCC_GetClockConfig+0x5c>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80043e0:	4b09      	ldr	r3, [pc, #36]	@ (8004408 <HAL_RCC_GetClockConfig+0x5c>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	08db      	lsrs	r3, r3, #3
 80043e6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80043ee:	4b07      	ldr	r3, [pc, #28]	@ (800440c <HAL_RCC_GetClockConfig+0x60>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0207 	and.w	r2, r3, #7
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	601a      	str	r2, [r3, #0]
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	40023800 	.word	0x40023800
 800440c:	40023c00 	.word	0x40023c00

08004410 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e041      	b.n	80044a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d106      	bne.n	800443c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7fd fc3c 	bl	8001cb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2202      	movs	r2, #2
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3304      	adds	r3, #4
 800444c:	4619      	mov	r1, r3
 800444e:	4610      	mov	r0, r2
 8004450:	f000 f9b6 	bl	80047c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d001      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e04e      	b.n	8004566 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68da      	ldr	r2, [r3, #12]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a23      	ldr	r2, [pc, #140]	@ (8004574 <HAL_TIM_Base_Start_IT+0xc4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d022      	beq.n	8004530 <HAL_TIM_Base_Start_IT+0x80>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044f2:	d01d      	beq.n	8004530 <HAL_TIM_Base_Start_IT+0x80>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004578 <HAL_TIM_Base_Start_IT+0xc8>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d018      	beq.n	8004530 <HAL_TIM_Base_Start_IT+0x80>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a1e      	ldr	r2, [pc, #120]	@ (800457c <HAL_TIM_Base_Start_IT+0xcc>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d013      	beq.n	8004530 <HAL_TIM_Base_Start_IT+0x80>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a1c      	ldr	r2, [pc, #112]	@ (8004580 <HAL_TIM_Base_Start_IT+0xd0>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d00e      	beq.n	8004530 <HAL_TIM_Base_Start_IT+0x80>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1b      	ldr	r2, [pc, #108]	@ (8004584 <HAL_TIM_Base_Start_IT+0xd4>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d009      	beq.n	8004530 <HAL_TIM_Base_Start_IT+0x80>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a19      	ldr	r2, [pc, #100]	@ (8004588 <HAL_TIM_Base_Start_IT+0xd8>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d004      	beq.n	8004530 <HAL_TIM_Base_Start_IT+0x80>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a18      	ldr	r2, [pc, #96]	@ (800458c <HAL_TIM_Base_Start_IT+0xdc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d111      	bne.n	8004554 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2b06      	cmp	r3, #6
 8004540:	d010      	beq.n	8004564 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0201 	orr.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004552:	e007      	b.n	8004564 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0201 	orr.w	r2, r2, #1
 8004562:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40010000 	.word	0x40010000
 8004578:	40000400 	.word	0x40000400
 800457c:	40000800 	.word	0x40000800
 8004580:	40000c00 	.word	0x40000c00
 8004584:	40010400 	.word	0x40010400
 8004588:	40014000 	.word	0x40014000
 800458c:	40001800 	.word	0x40001800

08004590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d020      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01b      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0202 	mvn.w	r2, #2
 80045c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f8d2 	bl	8004784 <HAL_TIM_IC_CaptureCallback>
 80045e0:	e005      	b.n	80045ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f8c4 	bl	8004770 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f8d5 	bl	8004798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 0304 	and.w	r3, r3, #4
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d020      	beq.n	8004640 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	d01b      	beq.n	8004640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f06f 0204 	mvn.w	r2, #4
 8004610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2202      	movs	r2, #2
 8004616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f8ac 	bl	8004784 <HAL_TIM_IC_CaptureCallback>
 800462c:	e005      	b.n	800463a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f89e 	bl	8004770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f8af 	bl	8004798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d020      	beq.n	800468c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b00      	cmp	r3, #0
 8004652:	d01b      	beq.n	800468c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f06f 0208 	mvn.w	r2, #8
 800465c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2204      	movs	r2, #4
 8004662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f003 0303 	and.w	r3, r3, #3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f886 	bl	8004784 <HAL_TIM_IC_CaptureCallback>
 8004678:	e005      	b.n	8004686 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f878 	bl	8004770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 f889 	bl	8004798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b00      	cmp	r3, #0
 8004694:	d020      	beq.n	80046d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 0310 	and.w	r3, r3, #16
 800469c:	2b00      	cmp	r3, #0
 800469e:	d01b      	beq.n	80046d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0210 	mvn.w	r2, #16
 80046a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2208      	movs	r2, #8
 80046ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f860 	bl	8004784 <HAL_TIM_IC_CaptureCallback>
 80046c4:	e005      	b.n	80046d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f852 	bl	8004770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f863 	bl	8004798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00c      	beq.n	80046fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f06f 0201 	mvn.w	r2, #1
 80046f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7fc ffaa 	bl	8001650 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00c      	beq.n	8004720 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800470c:	2b00      	cmp	r3, #0
 800470e:	d007      	beq.n	8004720 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 f900 	bl	8004920 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00c      	beq.n	8004744 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800473c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f834 	bl	80047ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f003 0320 	and.w	r3, r3, #32
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00c      	beq.n	8004768 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f003 0320 	and.w	r3, r3, #32
 8004754:	2b00      	cmp	r3, #0
 8004756:	d007      	beq.n	8004768 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f06f 0220 	mvn.w	r2, #32
 8004760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f8d2 	bl	800490c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004768:	bf00      	nop
 800476a:	3710      	adds	r7, #16
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a43      	ldr	r2, [pc, #268]	@ (80048e0 <TIM_Base_SetConfig+0x120>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d013      	beq.n	8004800 <TIM_Base_SetConfig+0x40>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047de:	d00f      	beq.n	8004800 <TIM_Base_SetConfig+0x40>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a40      	ldr	r2, [pc, #256]	@ (80048e4 <TIM_Base_SetConfig+0x124>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00b      	beq.n	8004800 <TIM_Base_SetConfig+0x40>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a3f      	ldr	r2, [pc, #252]	@ (80048e8 <TIM_Base_SetConfig+0x128>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d007      	beq.n	8004800 <TIM_Base_SetConfig+0x40>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a3e      	ldr	r2, [pc, #248]	@ (80048ec <TIM_Base_SetConfig+0x12c>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d003      	beq.n	8004800 <TIM_Base_SetConfig+0x40>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a3d      	ldr	r2, [pc, #244]	@ (80048f0 <TIM_Base_SetConfig+0x130>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d108      	bne.n	8004812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	4313      	orrs	r3, r2
 8004810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a32      	ldr	r2, [pc, #200]	@ (80048e0 <TIM_Base_SetConfig+0x120>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d02b      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004820:	d027      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a2f      	ldr	r2, [pc, #188]	@ (80048e4 <TIM_Base_SetConfig+0x124>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d023      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a2e      	ldr	r2, [pc, #184]	@ (80048e8 <TIM_Base_SetConfig+0x128>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d01f      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a2d      	ldr	r2, [pc, #180]	@ (80048ec <TIM_Base_SetConfig+0x12c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d01b      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a2c      	ldr	r2, [pc, #176]	@ (80048f0 <TIM_Base_SetConfig+0x130>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d017      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a2b      	ldr	r2, [pc, #172]	@ (80048f4 <TIM_Base_SetConfig+0x134>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d013      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a2a      	ldr	r2, [pc, #168]	@ (80048f8 <TIM_Base_SetConfig+0x138>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d00f      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a29      	ldr	r2, [pc, #164]	@ (80048fc <TIM_Base_SetConfig+0x13c>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d00b      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a28      	ldr	r2, [pc, #160]	@ (8004900 <TIM_Base_SetConfig+0x140>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d007      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a27      	ldr	r2, [pc, #156]	@ (8004904 <TIM_Base_SetConfig+0x144>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d003      	beq.n	8004872 <TIM_Base_SetConfig+0xb2>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a26      	ldr	r2, [pc, #152]	@ (8004908 <TIM_Base_SetConfig+0x148>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d108      	bne.n	8004884 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	4313      	orrs	r3, r2
 8004882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	4313      	orrs	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a0e      	ldr	r2, [pc, #56]	@ (80048e0 <TIM_Base_SetConfig+0x120>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d003      	beq.n	80048b2 <TIM_Base_SetConfig+0xf2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a10      	ldr	r2, [pc, #64]	@ (80048f0 <TIM_Base_SetConfig+0x130>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d103      	bne.n	80048ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	691a      	ldr	r2, [r3, #16]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f043 0204 	orr.w	r2, r3, #4
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	601a      	str	r2, [r3, #0]
}
 80048d2:	bf00      	nop
 80048d4:	3714      	adds	r7, #20
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40010000 	.word	0x40010000
 80048e4:	40000400 	.word	0x40000400
 80048e8:	40000800 	.word	0x40000800
 80048ec:	40000c00 	.word	0x40000c00
 80048f0:	40010400 	.word	0x40010400
 80048f4:	40014000 	.word	0x40014000
 80048f8:	40014400 	.word	0x40014400
 80048fc:	40014800 	.word	0x40014800
 8004900:	40001800 	.word	0x40001800
 8004904:	40001c00 	.word	0x40001c00
 8004908:	40002000 	.word	0x40002000

0800490c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e042      	b.n	80049cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7fd f962 	bl	8001c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2224      	movs	r2, #36	@ 0x24
 8004964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004976:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fd75 	bl	8005468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	691a      	ldr	r2, [r3, #16]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800498c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	695a      	ldr	r2, [r3, #20]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800499c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68da      	ldr	r2, [r3, #12]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2220      	movs	r2, #32
 80049c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b08a      	sub	sp, #40	@ 0x28
 80049d8:	af02      	add	r7, sp, #8
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	603b      	str	r3, [r7, #0]
 80049e0:	4613      	mov	r3, r2
 80049e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	2b20      	cmp	r3, #32
 80049f2:	d175      	bne.n	8004ae0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d002      	beq.n	8004a00 <HAL_UART_Transmit+0x2c>
 80049fa:	88fb      	ldrh	r3, [r7, #6]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d101      	bne.n	8004a04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e06e      	b.n	8004ae2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2221      	movs	r2, #33	@ 0x21
 8004a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a12:	f7fd fb19 	bl	8002048 <HAL_GetTick>
 8004a16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	88fa      	ldrh	r2, [r7, #6]
 8004a1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	88fa      	ldrh	r2, [r7, #6]
 8004a22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a2c:	d108      	bne.n	8004a40 <HAL_UART_Transmit+0x6c>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d104      	bne.n	8004a40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a36:	2300      	movs	r3, #0
 8004a38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	61bb      	str	r3, [r7, #24]
 8004a3e:	e003      	b.n	8004a48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a44:	2300      	movs	r3, #0
 8004a46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a48:	e02e      	b.n	8004aa8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2200      	movs	r2, #0
 8004a52:	2180      	movs	r1, #128	@ 0x80
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 fb13 	bl	8005080 <UART_WaitOnFlagUntilTimeout>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2220      	movs	r2, #32
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e03a      	b.n	8004ae2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10b      	bne.n	8004a8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	881b      	ldrh	r3, [r3, #0]
 8004a76:	461a      	mov	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	3302      	adds	r3, #2
 8004a86:	61bb      	str	r3, [r7, #24]
 8004a88:	e007      	b.n	8004a9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	781a      	ldrb	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	3301      	adds	r3, #1
 8004a98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1cb      	bne.n	8004a4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2140      	movs	r1, #64	@ 0x40
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 fadf 	bl	8005080 <UART_WaitOnFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d005      	beq.n	8004ad4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e006      	b.n	8004ae2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004adc:	2300      	movs	r3, #0
 8004ade:	e000      	b.n	8004ae2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ae0:	2302      	movs	r3, #2
  }
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3720      	adds	r7, #32
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
	...

08004aec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b0ba      	sub	sp, #232	@ 0xe8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b22:	f003 030f 	and.w	r3, r3, #15
 8004b26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004b2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10f      	bne.n	8004b52 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b36:	f003 0320 	and.w	r3, r3, #32
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d009      	beq.n	8004b52 <HAL_UART_IRQHandler+0x66>
 8004b3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d003      	beq.n	8004b52 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 fbcd 	bl	80052ea <UART_Receive_IT>
      return;
 8004b50:	e273      	b.n	800503a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004b52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 80de 	beq.w	8004d18 <HAL_UART_IRQHandler+0x22c>
 8004b5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b60:	f003 0301 	and.w	r3, r3, #1
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d106      	bne.n	8004b76 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b6c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 80d1 	beq.w	8004d18 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00b      	beq.n	8004b9a <HAL_UART_IRQHandler+0xae>
 8004b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d005      	beq.n	8004b9a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b92:	f043 0201 	orr.w	r2, r3, #1
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b9e:	f003 0304 	and.w	r3, r3, #4
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00b      	beq.n	8004bbe <HAL_UART_IRQHandler+0xd2>
 8004ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d005      	beq.n	8004bbe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb6:	f043 0202 	orr.w	r2, r3, #2
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00b      	beq.n	8004be2 <HAL_UART_IRQHandler+0xf6>
 8004bca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d005      	beq.n	8004be2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bda:	f043 0204 	orr.w	r2, r3, #4
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004be6:	f003 0308 	and.w	r3, r3, #8
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d011      	beq.n	8004c12 <HAL_UART_IRQHandler+0x126>
 8004bee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bf2:	f003 0320 	and.w	r3, r3, #32
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d105      	bne.n	8004c06 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004bfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d005      	beq.n	8004c12 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0a:	f043 0208 	orr.w	r2, r3, #8
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 820a 	beq.w	8005030 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <HAL_UART_IRQHandler+0x14e>
 8004c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c2c:	f003 0320 	and.w	r3, r3, #32
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 fb58 	bl	80052ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c44:	2b40      	cmp	r3, #64	@ 0x40
 8004c46:	bf0c      	ite	eq
 8004c48:	2301      	moveq	r3, #1
 8004c4a:	2300      	movne	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d103      	bne.n	8004c66 <HAL_UART_IRQHandler+0x17a>
 8004c5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d04f      	beq.n	8004d06 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 fa63 	bl	8005132 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c76:	2b40      	cmp	r3, #64	@ 0x40
 8004c78:	d141      	bne.n	8004cfe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	3314      	adds	r3, #20
 8004c80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004c88:	e853 3f00 	ldrex	r3, [r3]
 8004c8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004c90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3314      	adds	r3, #20
 8004ca2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004ca6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004caa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004cb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004cb6:	e841 2300 	strex	r3, r2, [r1]
 8004cba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004cbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1d9      	bne.n	8004c7a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d013      	beq.n	8004cf6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd2:	4a8a      	ldr	r2, [pc, #552]	@ (8004efc <HAL_UART_IRQHandler+0x410>)
 8004cd4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fd ffc0 	bl	8002c60 <HAL_DMA_Abort_IT>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d016      	beq.n	8004d14 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004cf0:	4610      	mov	r0, r2
 8004cf2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cf4:	e00e      	b.n	8004d14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 f9ac 	bl	8005054 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cfc:	e00a      	b.n	8004d14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f9a8 	bl	8005054 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d04:	e006      	b.n	8004d14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f9a4 	bl	8005054 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004d12:	e18d      	b.n	8005030 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d14:	bf00      	nop
    return;
 8004d16:	e18b      	b.n	8005030 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	f040 8167 	bne.w	8004ff0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d26:	f003 0310 	and.w	r3, r3, #16
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 8160 	beq.w	8004ff0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d34:	f003 0310 	and.w	r3, r3, #16
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 8159 	beq.w	8004ff0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60bb      	str	r3, [r7, #8]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	60bb      	str	r3, [r7, #8]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	60bb      	str	r3, [r7, #8]
 8004d52:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d5e:	2b40      	cmp	r3, #64	@ 0x40
 8004d60:	f040 80ce 	bne.w	8004f00 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 80a9 	beq.w	8004ecc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d82:	429a      	cmp	r2, r3
 8004d84:	f080 80a2 	bcs.w	8004ecc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d8e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d9a:	f000 8088 	beq.w	8004eae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	330c      	adds	r3, #12
 8004da4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004db4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	330c      	adds	r3, #12
 8004dc6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004dca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004dce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004dd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004dda:	e841 2300 	strex	r3, r2, [r1]
 8004dde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004de2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1d9      	bne.n	8004d9e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	3314      	adds	r3, #20
 8004df0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004df4:	e853 3f00 	ldrex	r3, [r3]
 8004df8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004dfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004dfc:	f023 0301 	bic.w	r3, r3, #1
 8004e00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	3314      	adds	r3, #20
 8004e0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e1a:	e841 2300 	strex	r3, r2, [r1]
 8004e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1e1      	bne.n	8004dea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	3314      	adds	r3, #20
 8004e2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e30:	e853 3f00 	ldrex	r3, [r3]
 8004e34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	3314      	adds	r3, #20
 8004e46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004e50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e52:	e841 2300 	strex	r3, r2, [r1]
 8004e56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004e58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1e3      	bne.n	8004e26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2220      	movs	r2, #32
 8004e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	330c      	adds	r3, #12
 8004e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e76:	e853 3f00 	ldrex	r3, [r3]
 8004e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e7e:	f023 0310 	bic.w	r3, r3, #16
 8004e82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	330c      	adds	r3, #12
 8004e8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004e90:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004e92:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e98:	e841 2300 	strex	r3, r2, [r1]
 8004e9c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004e9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1e3      	bne.n	8004e6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7fd fe69 	bl	8002b80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 f8cf 	bl	8005068 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004eca:	e0b3      	b.n	8005034 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ed0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	f040 80ad 	bne.w	8005034 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ede:	69db      	ldr	r3, [r3, #28]
 8004ee0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ee4:	f040 80a6 	bne.w	8005034 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f8b7 	bl	8005068 <HAL_UARTEx_RxEventCallback>
      return;
 8004efa:	e09b      	b.n	8005034 <HAL_UART_IRQHandler+0x548>
 8004efc:	080051f9 	.word	0x080051f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f000 808e 	beq.w	8005038 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004f1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f000 8089 	beq.w	8005038 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	330c      	adds	r3, #12
 8004f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f30:	e853 3f00 	ldrex	r3, [r3]
 8004f34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	330c      	adds	r3, #12
 8004f46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004f4a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f52:	e841 2300 	strex	r3, r2, [r1]
 8004f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1e3      	bne.n	8004f26 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3314      	adds	r3, #20
 8004f64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	623b      	str	r3, [r7, #32]
   return(result);
 8004f6e:	6a3b      	ldr	r3, [r7, #32]
 8004f70:	f023 0301 	bic.w	r3, r3, #1
 8004f74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3314      	adds	r3, #20
 8004f7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004f82:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f8a:	e841 2300 	strex	r3, r2, [r1]
 8004f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1e3      	bne.n	8004f5e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	330c      	adds	r3, #12
 8004faa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	e853 3f00 	ldrex	r3, [r3]
 8004fb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0310 	bic.w	r3, r3, #16
 8004fba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004fc8:	61fa      	str	r2, [r7, #28]
 8004fca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fcc:	69b9      	ldr	r1, [r7, #24]
 8004fce:	69fa      	ldr	r2, [r7, #28]
 8004fd0:	e841 2300 	strex	r3, r2, [r1]
 8004fd4:	617b      	str	r3, [r7, #20]
   return(result);
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1e3      	bne.n	8004fa4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004fe2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f83d 	bl	8005068 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004fee:	e023      	b.n	8005038 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d009      	beq.n	8005010 <HAL_UART_IRQHandler+0x524>
 8004ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005004:	2b00      	cmp	r3, #0
 8005006:	d003      	beq.n	8005010 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 f906 	bl	800521a <UART_Transmit_IT>
    return;
 800500e:	e014      	b.n	800503a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00e      	beq.n	800503a <HAL_UART_IRQHandler+0x54e>
 800501c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005024:	2b00      	cmp	r3, #0
 8005026:	d008      	beq.n	800503a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 f946 	bl	80052ba <UART_EndTransmit_IT>
    return;
 800502e:	e004      	b.n	800503a <HAL_UART_IRQHandler+0x54e>
    return;
 8005030:	bf00      	nop
 8005032:	e002      	b.n	800503a <HAL_UART_IRQHandler+0x54e>
      return;
 8005034:	bf00      	nop
 8005036:	e000      	b.n	800503a <HAL_UART_IRQHandler+0x54e>
      return;
 8005038:	bf00      	nop
  }
}
 800503a:	37e8      	adds	r7, #232	@ 0xe8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	460b      	mov	r3, r1
 8005072:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	603b      	str	r3, [r7, #0]
 800508c:	4613      	mov	r3, r2
 800508e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005090:	e03b      	b.n	800510a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005092:	6a3b      	ldr	r3, [r7, #32]
 8005094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005098:	d037      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800509a:	f7fc ffd5 	bl	8002048 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	6a3a      	ldr	r2, [r7, #32]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d302      	bcc.n	80050b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e03a      	b.n	800512a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d023      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0x8a>
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2b80      	cmp	r3, #128	@ 0x80
 80050c6:	d020      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0x8a>
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b40      	cmp	r3, #64	@ 0x40
 80050cc:	d01d      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0308 	and.w	r3, r3, #8
 80050d8:	2b08      	cmp	r3, #8
 80050da:	d116      	bne.n	800510a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 f81d 	bl	8005132 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2208      	movs	r2, #8
 80050fc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e00f      	b.n	800512a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4013      	ands	r3, r2
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	429a      	cmp	r2, r3
 8005118:	bf0c      	ite	eq
 800511a:	2301      	moveq	r3, #1
 800511c:	2300      	movne	r3, #0
 800511e:	b2db      	uxtb	r3, r3
 8005120:	461a      	mov	r2, r3
 8005122:	79fb      	ldrb	r3, [r7, #7]
 8005124:	429a      	cmp	r2, r3
 8005126:	d0b4      	beq.n	8005092 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3718      	adds	r7, #24
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}

08005132 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005132:	b480      	push	{r7}
 8005134:	b095      	sub	sp, #84	@ 0x54
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	330c      	adds	r3, #12
 8005140:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005144:	e853 3f00 	ldrex	r3, [r3]
 8005148:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800514a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005150:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	330c      	adds	r3, #12
 8005158:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800515a:	643a      	str	r2, [r7, #64]	@ 0x40
 800515c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005160:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005162:	e841 2300 	strex	r3, r2, [r1]
 8005166:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1e5      	bne.n	800513a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	3314      	adds	r3, #20
 8005174:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	e853 3f00 	ldrex	r3, [r3]
 800517c:	61fb      	str	r3, [r7, #28]
   return(result);
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	f023 0301 	bic.w	r3, r3, #1
 8005184:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	3314      	adds	r3, #20
 800518c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800518e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005190:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005192:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005194:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005196:	e841 2300 	strex	r3, r2, [r1]
 800519a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800519c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1e5      	bne.n	800516e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d119      	bne.n	80051de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	e853 3f00 	ldrex	r3, [r3]
 80051b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f023 0310 	bic.w	r3, r3, #16
 80051c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	330c      	adds	r3, #12
 80051c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051ca:	61ba      	str	r2, [r7, #24]
 80051cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ce:	6979      	ldr	r1, [r7, #20]
 80051d0:	69ba      	ldr	r2, [r7, #24]
 80051d2:	e841 2300 	strex	r3, r2, [r1]
 80051d6:	613b      	str	r3, [r7, #16]
   return(result);
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1e5      	bne.n	80051aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2220      	movs	r2, #32
 80051e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80051ec:	bf00      	nop
 80051ee:	3754      	adds	r7, #84	@ 0x54
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005204:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f7ff ff21 	bl	8005054 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005212:	bf00      	nop
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}

0800521a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800521a:	b480      	push	{r7}
 800521c:	b085      	sub	sp, #20
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b21      	cmp	r3, #33	@ 0x21
 800522c:	d13e      	bne.n	80052ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005236:	d114      	bne.n	8005262 <UART_Transmit_IT+0x48>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	691b      	ldr	r3, [r3, #16]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d110      	bne.n	8005262 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	881b      	ldrh	r3, [r3, #0]
 800524a:	461a      	mov	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005254:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	1c9a      	adds	r2, r3, #2
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	621a      	str	r2, [r3, #32]
 8005260:	e008      	b.n	8005274 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	1c59      	adds	r1, r3, #1
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	6211      	str	r1, [r2, #32]
 800526c:	781a      	ldrb	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005278:	b29b      	uxth	r3, r3
 800527a:	3b01      	subs	r3, #1
 800527c:	b29b      	uxth	r3, r3
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	4619      	mov	r1, r3
 8005282:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10f      	bne.n	80052a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68da      	ldr	r2, [r3, #12]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005296:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68da      	ldr	r2, [r3, #12]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80052a8:	2300      	movs	r3, #0
 80052aa:	e000      	b.n	80052ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80052ac:	2302      	movs	r3, #2
  }
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b082      	sub	sp, #8
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68da      	ldr	r2, [r3, #12]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7fc f9e4 	bl	80016a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b08c      	sub	sp, #48	@ 0x30
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80052f2:	2300      	movs	r3, #0
 80052f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80052f6:	2300      	movs	r3, #0
 80052f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b22      	cmp	r3, #34	@ 0x22
 8005304:	f040 80aa 	bne.w	800545c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005310:	d115      	bne.n	800533e <UART_Receive_IT+0x54>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d111      	bne.n	800533e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	b29b      	uxth	r3, r3
 8005328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800532c:	b29a      	uxth	r2, r3
 800532e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005330:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005336:	1c9a      	adds	r2, r3, #2
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	629a      	str	r2, [r3, #40]	@ 0x28
 800533c:	e024      	b.n	8005388 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005342:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800534c:	d007      	beq.n	800535e <UART_Receive_IT+0x74>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10a      	bne.n	800536c <UART_Receive_IT+0x82>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d106      	bne.n	800536c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	b2da      	uxtb	r2, r3
 8005366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005368:	701a      	strb	r2, [r3, #0]
 800536a:	e008      	b.n	800537e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	b2db      	uxtb	r3, r3
 8005374:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005378:	b2da      	uxtb	r2, r3
 800537a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800537c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800538c:	b29b      	uxth	r3, r3
 800538e:	3b01      	subs	r3, #1
 8005390:	b29b      	uxth	r3, r3
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	4619      	mov	r1, r3
 8005396:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005398:	2b00      	cmp	r3, #0
 800539a:	d15d      	bne.n	8005458 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0220 	bic.w	r2, r2, #32
 80053aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68da      	ldr	r2, [r3, #12]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695a      	ldr	r2, [r3, #20]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f022 0201 	bic.w	r2, r2, #1
 80053ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d135      	bne.n	800544e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	330c      	adds	r3, #12
 80053ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	e853 3f00 	ldrex	r3, [r3]
 80053f6:	613b      	str	r3, [r7, #16]
   return(result);
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	f023 0310 	bic.w	r3, r3, #16
 80053fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	330c      	adds	r3, #12
 8005406:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005408:	623a      	str	r2, [r7, #32]
 800540a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540c:	69f9      	ldr	r1, [r7, #28]
 800540e:	6a3a      	ldr	r2, [r7, #32]
 8005410:	e841 2300 	strex	r3, r2, [r1]
 8005414:	61bb      	str	r3, [r7, #24]
   return(result);
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d1e5      	bne.n	80053e8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0310 	and.w	r3, r3, #16
 8005426:	2b10      	cmp	r3, #16
 8005428:	d10a      	bne.n	8005440 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800542a:	2300      	movs	r3, #0
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	60fb      	str	r3, [r7, #12]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005444:	4619      	mov	r1, r3
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff fe0e 	bl	8005068 <HAL_UARTEx_RxEventCallback>
 800544c:	e002      	b.n	8005454 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7ff fdf6 	bl	8005040 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005454:	2300      	movs	r3, #0
 8005456:	e002      	b.n	800545e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005458:	2300      	movs	r3, #0
 800545a:	e000      	b.n	800545e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800545c:	2302      	movs	r3, #2
  }
}
 800545e:	4618      	mov	r0, r3
 8005460:	3730      	adds	r7, #48	@ 0x30
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
	...

08005468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800546c:	b0c0      	sub	sp, #256	@ 0x100
 800546e:	af00      	add	r7, sp, #0
 8005470:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	691b      	ldr	r3, [r3, #16]
 800547c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005484:	68d9      	ldr	r1, [r3, #12]
 8005486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	ea40 0301 	orr.w	r3, r0, r1
 8005490:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005496:	689a      	ldr	r2, [r3, #8]
 8005498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	431a      	orrs	r2, r3
 80054a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	431a      	orrs	r2, r3
 80054a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80054c0:	f021 010c 	bic.w	r1, r1, #12
 80054c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80054ce:	430b      	orrs	r3, r1
 80054d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80054de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e2:	6999      	ldr	r1, [r3, #24]
 80054e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	ea40 0301 	orr.w	r3, r0, r1
 80054ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	4b8f      	ldr	r3, [pc, #572]	@ (8005734 <UART_SetConfig+0x2cc>)
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d005      	beq.n	8005508 <UART_SetConfig+0xa0>
 80054fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	4b8d      	ldr	r3, [pc, #564]	@ (8005738 <UART_SetConfig+0x2d0>)
 8005504:	429a      	cmp	r2, r3
 8005506:	d104      	bne.n	8005512 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005508:	f7fe ff3c 	bl	8004384 <HAL_RCC_GetPCLK2Freq>
 800550c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005510:	e003      	b.n	800551a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005512:	f7fe ff23 	bl	800435c <HAL_RCC_GetPCLK1Freq>
 8005516:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800551a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800551e:	69db      	ldr	r3, [r3, #28]
 8005520:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005524:	f040 810c 	bne.w	8005740 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005528:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800552c:	2200      	movs	r2, #0
 800552e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005532:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005536:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800553a:	4622      	mov	r2, r4
 800553c:	462b      	mov	r3, r5
 800553e:	1891      	adds	r1, r2, r2
 8005540:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005542:	415b      	adcs	r3, r3
 8005544:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005546:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800554a:	4621      	mov	r1, r4
 800554c:	eb12 0801 	adds.w	r8, r2, r1
 8005550:	4629      	mov	r1, r5
 8005552:	eb43 0901 	adc.w	r9, r3, r1
 8005556:	f04f 0200 	mov.w	r2, #0
 800555a:	f04f 0300 	mov.w	r3, #0
 800555e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005562:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005566:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800556a:	4690      	mov	r8, r2
 800556c:	4699      	mov	r9, r3
 800556e:	4623      	mov	r3, r4
 8005570:	eb18 0303 	adds.w	r3, r8, r3
 8005574:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005578:	462b      	mov	r3, r5
 800557a:	eb49 0303 	adc.w	r3, r9, r3
 800557e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800558e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005592:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005596:	460b      	mov	r3, r1
 8005598:	18db      	adds	r3, r3, r3
 800559a:	653b      	str	r3, [r7, #80]	@ 0x50
 800559c:	4613      	mov	r3, r2
 800559e:	eb42 0303 	adc.w	r3, r2, r3
 80055a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80055a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80055a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80055ac:	f7fb fb6c 	bl	8000c88 <__aeabi_uldivmod>
 80055b0:	4602      	mov	r2, r0
 80055b2:	460b      	mov	r3, r1
 80055b4:	4b61      	ldr	r3, [pc, #388]	@ (800573c <UART_SetConfig+0x2d4>)
 80055b6:	fba3 2302 	umull	r2, r3, r3, r2
 80055ba:	095b      	lsrs	r3, r3, #5
 80055bc:	011c      	lsls	r4, r3, #4
 80055be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055c2:	2200      	movs	r2, #0
 80055c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80055cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80055d0:	4642      	mov	r2, r8
 80055d2:	464b      	mov	r3, r9
 80055d4:	1891      	adds	r1, r2, r2
 80055d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80055d8:	415b      	adcs	r3, r3
 80055da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80055e0:	4641      	mov	r1, r8
 80055e2:	eb12 0a01 	adds.w	sl, r2, r1
 80055e6:	4649      	mov	r1, r9
 80055e8:	eb43 0b01 	adc.w	fp, r3, r1
 80055ec:	f04f 0200 	mov.w	r2, #0
 80055f0:	f04f 0300 	mov.w	r3, #0
 80055f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005600:	4692      	mov	sl, r2
 8005602:	469b      	mov	fp, r3
 8005604:	4643      	mov	r3, r8
 8005606:	eb1a 0303 	adds.w	r3, sl, r3
 800560a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800560e:	464b      	mov	r3, r9
 8005610:	eb4b 0303 	adc.w	r3, fp, r3
 8005614:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005624:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005628:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800562c:	460b      	mov	r3, r1
 800562e:	18db      	adds	r3, r3, r3
 8005630:	643b      	str	r3, [r7, #64]	@ 0x40
 8005632:	4613      	mov	r3, r2
 8005634:	eb42 0303 	adc.w	r3, r2, r3
 8005638:	647b      	str	r3, [r7, #68]	@ 0x44
 800563a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800563e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005642:	f7fb fb21 	bl	8000c88 <__aeabi_uldivmod>
 8005646:	4602      	mov	r2, r0
 8005648:	460b      	mov	r3, r1
 800564a:	4611      	mov	r1, r2
 800564c:	4b3b      	ldr	r3, [pc, #236]	@ (800573c <UART_SetConfig+0x2d4>)
 800564e:	fba3 2301 	umull	r2, r3, r3, r1
 8005652:	095b      	lsrs	r3, r3, #5
 8005654:	2264      	movs	r2, #100	@ 0x64
 8005656:	fb02 f303 	mul.w	r3, r2, r3
 800565a:	1acb      	subs	r3, r1, r3
 800565c:	00db      	lsls	r3, r3, #3
 800565e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005662:	4b36      	ldr	r3, [pc, #216]	@ (800573c <UART_SetConfig+0x2d4>)
 8005664:	fba3 2302 	umull	r2, r3, r3, r2
 8005668:	095b      	lsrs	r3, r3, #5
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005670:	441c      	add	r4, r3
 8005672:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005676:	2200      	movs	r2, #0
 8005678:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800567c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005680:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005684:	4642      	mov	r2, r8
 8005686:	464b      	mov	r3, r9
 8005688:	1891      	adds	r1, r2, r2
 800568a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800568c:	415b      	adcs	r3, r3
 800568e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005690:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005694:	4641      	mov	r1, r8
 8005696:	1851      	adds	r1, r2, r1
 8005698:	6339      	str	r1, [r7, #48]	@ 0x30
 800569a:	4649      	mov	r1, r9
 800569c:	414b      	adcs	r3, r1
 800569e:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a0:	f04f 0200 	mov.w	r2, #0
 80056a4:	f04f 0300 	mov.w	r3, #0
 80056a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80056ac:	4659      	mov	r1, fp
 80056ae:	00cb      	lsls	r3, r1, #3
 80056b0:	4651      	mov	r1, sl
 80056b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056b6:	4651      	mov	r1, sl
 80056b8:	00ca      	lsls	r2, r1, #3
 80056ba:	4610      	mov	r0, r2
 80056bc:	4619      	mov	r1, r3
 80056be:	4603      	mov	r3, r0
 80056c0:	4642      	mov	r2, r8
 80056c2:	189b      	adds	r3, r3, r2
 80056c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056c8:	464b      	mov	r3, r9
 80056ca:	460a      	mov	r2, r1
 80056cc:	eb42 0303 	adc.w	r3, r2, r3
 80056d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80056e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80056e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80056e8:	460b      	mov	r3, r1
 80056ea:	18db      	adds	r3, r3, r3
 80056ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056ee:	4613      	mov	r3, r2
 80056f0:	eb42 0303 	adc.w	r3, r2, r3
 80056f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80056fe:	f7fb fac3 	bl	8000c88 <__aeabi_uldivmod>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	4b0d      	ldr	r3, [pc, #52]	@ (800573c <UART_SetConfig+0x2d4>)
 8005708:	fba3 1302 	umull	r1, r3, r3, r2
 800570c:	095b      	lsrs	r3, r3, #5
 800570e:	2164      	movs	r1, #100	@ 0x64
 8005710:	fb01 f303 	mul.w	r3, r1, r3
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	00db      	lsls	r3, r3, #3
 8005718:	3332      	adds	r3, #50	@ 0x32
 800571a:	4a08      	ldr	r2, [pc, #32]	@ (800573c <UART_SetConfig+0x2d4>)
 800571c:	fba2 2303 	umull	r2, r3, r2, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	f003 0207 	and.w	r2, r3, #7
 8005726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4422      	add	r2, r4
 800572e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005730:	e106      	b.n	8005940 <UART_SetConfig+0x4d8>
 8005732:	bf00      	nop
 8005734:	40011000 	.word	0x40011000
 8005738:	40011400 	.word	0x40011400
 800573c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005744:	2200      	movs	r2, #0
 8005746:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800574a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800574e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005752:	4642      	mov	r2, r8
 8005754:	464b      	mov	r3, r9
 8005756:	1891      	adds	r1, r2, r2
 8005758:	6239      	str	r1, [r7, #32]
 800575a:	415b      	adcs	r3, r3
 800575c:	627b      	str	r3, [r7, #36]	@ 0x24
 800575e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005762:	4641      	mov	r1, r8
 8005764:	1854      	adds	r4, r2, r1
 8005766:	4649      	mov	r1, r9
 8005768:	eb43 0501 	adc.w	r5, r3, r1
 800576c:	f04f 0200 	mov.w	r2, #0
 8005770:	f04f 0300 	mov.w	r3, #0
 8005774:	00eb      	lsls	r3, r5, #3
 8005776:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800577a:	00e2      	lsls	r2, r4, #3
 800577c:	4614      	mov	r4, r2
 800577e:	461d      	mov	r5, r3
 8005780:	4643      	mov	r3, r8
 8005782:	18e3      	adds	r3, r4, r3
 8005784:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005788:	464b      	mov	r3, r9
 800578a:	eb45 0303 	adc.w	r3, r5, r3
 800578e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800579e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057a2:	f04f 0200 	mov.w	r2, #0
 80057a6:	f04f 0300 	mov.w	r3, #0
 80057aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80057ae:	4629      	mov	r1, r5
 80057b0:	008b      	lsls	r3, r1, #2
 80057b2:	4621      	mov	r1, r4
 80057b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057b8:	4621      	mov	r1, r4
 80057ba:	008a      	lsls	r2, r1, #2
 80057bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80057c0:	f7fb fa62 	bl	8000c88 <__aeabi_uldivmod>
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	4b60      	ldr	r3, [pc, #384]	@ (800594c <UART_SetConfig+0x4e4>)
 80057ca:	fba3 2302 	umull	r2, r3, r3, r2
 80057ce:	095b      	lsrs	r3, r3, #5
 80057d0:	011c      	lsls	r4, r3, #4
 80057d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057d6:	2200      	movs	r2, #0
 80057d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80057e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80057e4:	4642      	mov	r2, r8
 80057e6:	464b      	mov	r3, r9
 80057e8:	1891      	adds	r1, r2, r2
 80057ea:	61b9      	str	r1, [r7, #24]
 80057ec:	415b      	adcs	r3, r3
 80057ee:	61fb      	str	r3, [r7, #28]
 80057f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057f4:	4641      	mov	r1, r8
 80057f6:	1851      	adds	r1, r2, r1
 80057f8:	6139      	str	r1, [r7, #16]
 80057fa:	4649      	mov	r1, r9
 80057fc:	414b      	adcs	r3, r1
 80057fe:	617b      	str	r3, [r7, #20]
 8005800:	f04f 0200 	mov.w	r2, #0
 8005804:	f04f 0300 	mov.w	r3, #0
 8005808:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800580c:	4659      	mov	r1, fp
 800580e:	00cb      	lsls	r3, r1, #3
 8005810:	4651      	mov	r1, sl
 8005812:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005816:	4651      	mov	r1, sl
 8005818:	00ca      	lsls	r2, r1, #3
 800581a:	4610      	mov	r0, r2
 800581c:	4619      	mov	r1, r3
 800581e:	4603      	mov	r3, r0
 8005820:	4642      	mov	r2, r8
 8005822:	189b      	adds	r3, r3, r2
 8005824:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005828:	464b      	mov	r3, r9
 800582a:	460a      	mov	r2, r1
 800582c:	eb42 0303 	adc.w	r3, r2, r3
 8005830:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800583e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005840:	f04f 0200 	mov.w	r2, #0
 8005844:	f04f 0300 	mov.w	r3, #0
 8005848:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800584c:	4649      	mov	r1, r9
 800584e:	008b      	lsls	r3, r1, #2
 8005850:	4641      	mov	r1, r8
 8005852:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005856:	4641      	mov	r1, r8
 8005858:	008a      	lsls	r2, r1, #2
 800585a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800585e:	f7fb fa13 	bl	8000c88 <__aeabi_uldivmod>
 8005862:	4602      	mov	r2, r0
 8005864:	460b      	mov	r3, r1
 8005866:	4611      	mov	r1, r2
 8005868:	4b38      	ldr	r3, [pc, #224]	@ (800594c <UART_SetConfig+0x4e4>)
 800586a:	fba3 2301 	umull	r2, r3, r3, r1
 800586e:	095b      	lsrs	r3, r3, #5
 8005870:	2264      	movs	r2, #100	@ 0x64
 8005872:	fb02 f303 	mul.w	r3, r2, r3
 8005876:	1acb      	subs	r3, r1, r3
 8005878:	011b      	lsls	r3, r3, #4
 800587a:	3332      	adds	r3, #50	@ 0x32
 800587c:	4a33      	ldr	r2, [pc, #204]	@ (800594c <UART_SetConfig+0x4e4>)
 800587e:	fba2 2303 	umull	r2, r3, r2, r3
 8005882:	095b      	lsrs	r3, r3, #5
 8005884:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005888:	441c      	add	r4, r3
 800588a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800588e:	2200      	movs	r2, #0
 8005890:	673b      	str	r3, [r7, #112]	@ 0x70
 8005892:	677a      	str	r2, [r7, #116]	@ 0x74
 8005894:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005898:	4642      	mov	r2, r8
 800589a:	464b      	mov	r3, r9
 800589c:	1891      	adds	r1, r2, r2
 800589e:	60b9      	str	r1, [r7, #8]
 80058a0:	415b      	adcs	r3, r3
 80058a2:	60fb      	str	r3, [r7, #12]
 80058a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058a8:	4641      	mov	r1, r8
 80058aa:	1851      	adds	r1, r2, r1
 80058ac:	6039      	str	r1, [r7, #0]
 80058ae:	4649      	mov	r1, r9
 80058b0:	414b      	adcs	r3, r1
 80058b2:	607b      	str	r3, [r7, #4]
 80058b4:	f04f 0200 	mov.w	r2, #0
 80058b8:	f04f 0300 	mov.w	r3, #0
 80058bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058c0:	4659      	mov	r1, fp
 80058c2:	00cb      	lsls	r3, r1, #3
 80058c4:	4651      	mov	r1, sl
 80058c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058ca:	4651      	mov	r1, sl
 80058cc:	00ca      	lsls	r2, r1, #3
 80058ce:	4610      	mov	r0, r2
 80058d0:	4619      	mov	r1, r3
 80058d2:	4603      	mov	r3, r0
 80058d4:	4642      	mov	r2, r8
 80058d6:	189b      	adds	r3, r3, r2
 80058d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058da:	464b      	mov	r3, r9
 80058dc:	460a      	mov	r2, r1
 80058de:	eb42 0303 	adc.w	r3, r2, r3
 80058e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80058ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80058f0:	f04f 0200 	mov.w	r2, #0
 80058f4:	f04f 0300 	mov.w	r3, #0
 80058f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80058fc:	4649      	mov	r1, r9
 80058fe:	008b      	lsls	r3, r1, #2
 8005900:	4641      	mov	r1, r8
 8005902:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005906:	4641      	mov	r1, r8
 8005908:	008a      	lsls	r2, r1, #2
 800590a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800590e:	f7fb f9bb 	bl	8000c88 <__aeabi_uldivmod>
 8005912:	4602      	mov	r2, r0
 8005914:	460b      	mov	r3, r1
 8005916:	4b0d      	ldr	r3, [pc, #52]	@ (800594c <UART_SetConfig+0x4e4>)
 8005918:	fba3 1302 	umull	r1, r3, r3, r2
 800591c:	095b      	lsrs	r3, r3, #5
 800591e:	2164      	movs	r1, #100	@ 0x64
 8005920:	fb01 f303 	mul.w	r3, r1, r3
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	011b      	lsls	r3, r3, #4
 8005928:	3332      	adds	r3, #50	@ 0x32
 800592a:	4a08      	ldr	r2, [pc, #32]	@ (800594c <UART_SetConfig+0x4e4>)
 800592c:	fba2 2303 	umull	r2, r3, r2, r3
 8005930:	095b      	lsrs	r3, r3, #5
 8005932:	f003 020f 	and.w	r2, r3, #15
 8005936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4422      	add	r2, r4
 800593e:	609a      	str	r2, [r3, #8]
}
 8005940:	bf00      	nop
 8005942:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005946:	46bd      	mov	sp, r7
 8005948:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800594c:	51eb851f 	.word	0x51eb851f

08005950 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f103 0208 	add.w	r2, r3, #8
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f04f 32ff 	mov.w	r2, #4294967295
 8005968:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f103 0208 	add.w	r2, r3, #8
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f103 0208 	add.w	r2, r3, #8
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005984:	bf00      	nop
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800599e:	bf00      	nop
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059aa:	b480      	push	{r7}
 80059ac:	b085      	sub	sp, #20
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
 80059b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	68fa      	ldr	r2, [r7, #12]
 80059be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	689a      	ldr	r2, [r3, #8]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	683a      	ldr	r2, [r7, #0]
 80059d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	1c5a      	adds	r2, r3, #1
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	601a      	str	r2, [r3, #0]
}
 80059e6:	bf00      	nop
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr

080059f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059f2:	b480      	push	{r7}
 80059f4:	b085      	sub	sp, #20
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
 80059fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a08:	d103      	bne.n	8005a12 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	e00c      	b.n	8005a2c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	3308      	adds	r3, #8
 8005a16:	60fb      	str	r3, [r7, #12]
 8005a18:	e002      	b.n	8005a20 <vListInsert+0x2e>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	60fb      	str	r3, [r7, #12]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d2f6      	bcs.n	8005a1a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	683a      	ldr	r2, [r7, #0]
 8005a46:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	601a      	str	r2, [r3, #0]
}
 8005a58:	bf00      	nop
 8005a5a:	3714      	adds	r7, #20
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	6892      	ldr	r2, [r2, #8]
 8005a7a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	6852      	ldr	r2, [r2, #4]
 8005a84:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d103      	bne.n	8005a98 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	1e5a      	subs	r2, r3, #1
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3714      	adds	r7, #20
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d10b      	bne.n	8005ae4 <xQueueGenericReset+0x2c>
	__asm volatile
 8005acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad0:	f383 8811 	msr	BASEPRI, r3
 8005ad4:	f3bf 8f6f 	isb	sy
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	60bb      	str	r3, [r7, #8]
}
 8005ade:	bf00      	nop
 8005ae0:	bf00      	nop
 8005ae2:	e7fd      	b.n	8005ae0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ae4:	f001 ff20 	bl	8007928 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af0:	68f9      	ldr	r1, [r7, #12]
 8005af2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005af4:	fb01 f303 	mul.w	r3, r1, r3
 8005af8:	441a      	add	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b14:	3b01      	subs	r3, #1
 8005b16:	68f9      	ldr	r1, [r7, #12]
 8005b18:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b1a:	fb01 f303 	mul.w	r3, r1, r3
 8005b1e:	441a      	add	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	22ff      	movs	r2, #255	@ 0xff
 8005b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	22ff      	movs	r2, #255	@ 0xff
 8005b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d114      	bne.n	8005b64 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d01a      	beq.n	8005b78 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	3310      	adds	r3, #16
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 ffca 	bl	8006ae0 <xTaskRemoveFromEventList>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d012      	beq.n	8005b78 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b52:	4b0d      	ldr	r3, [pc, #52]	@ (8005b88 <xQueueGenericReset+0xd0>)
 8005b54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b58:	601a      	str	r2, [r3, #0]
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	f3bf 8f6f 	isb	sy
 8005b62:	e009      	b.n	8005b78 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	3310      	adds	r3, #16
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff fef1 	bl	8005950 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	3324      	adds	r3, #36	@ 0x24
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7ff feec 	bl	8005950 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b78:	f001 ff08 	bl	800798c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b7c:	2301      	movs	r3, #1
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3710      	adds	r7, #16
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	bf00      	nop
 8005b88:	e000ed04 	.word	0xe000ed04

08005b8c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08a      	sub	sp, #40	@ 0x28
 8005b90:	af02      	add	r7, sp, #8
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	4613      	mov	r3, r2
 8005b98:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10b      	bne.n	8005bb8 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba4:	f383 8811 	msr	BASEPRI, r3
 8005ba8:	f3bf 8f6f 	isb	sy
 8005bac:	f3bf 8f4f 	dsb	sy
 8005bb0:	613b      	str	r3, [r7, #16]
}
 8005bb2:	bf00      	nop
 8005bb4:	bf00      	nop
 8005bb6:	e7fd      	b.n	8005bb4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	fb02 f303 	mul.w	r3, r2, r3
 8005bc0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	3348      	adds	r3, #72	@ 0x48
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f001 ffd0 	bl	8007b6c <pvPortMalloc>
 8005bcc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d011      	beq.n	8005bf8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	3348      	adds	r3, #72	@ 0x48
 8005bdc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005be6:	79fa      	ldrb	r2, [r7, #7]
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	4613      	mov	r3, r2
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 f805 	bl	8005c02 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005bf8:	69bb      	ldr	r3, [r7, #24]
	}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3720      	adds	r7, #32
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b084      	sub	sp, #16
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	60f8      	str	r0, [r7, #12]
 8005c0a:	60b9      	str	r1, [r7, #8]
 8005c0c:	607a      	str	r2, [r7, #4]
 8005c0e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d103      	bne.n	8005c1e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	601a      	str	r2, [r3, #0]
 8005c1c:	e002      	b.n	8005c24 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005c30:	2101      	movs	r1, #1
 8005c32:	69b8      	ldr	r0, [r7, #24]
 8005c34:	f7ff ff40 	bl	8005ab8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005c38:	bf00      	nop
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00e      	beq.n	8005c6c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005c60:	2300      	movs	r3, #0
 8005c62:	2200      	movs	r2, #0
 8005c64:	2100      	movs	r1, #0
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 f81c 	bl	8005ca4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005c6c:	bf00      	nop
 8005c6e:	3708      	adds	r7, #8
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	617b      	str	r3, [r7, #20]
 8005c82:	2300      	movs	r3, #0
 8005c84:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005c86:	79fb      	ldrb	r3, [r7, #7]
 8005c88:	461a      	mov	r2, r3
 8005c8a:	6939      	ldr	r1, [r7, #16]
 8005c8c:	6978      	ldr	r0, [r7, #20]
 8005c8e:	f7ff ff7d 	bl	8005b8c <xQueueGenericCreate>
 8005c92:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f7ff ffd3 	bl	8005c40 <prvInitialiseMutex>

		return xNewQueue;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
	}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3718      	adds	r7, #24
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b08e      	sub	sp, #56	@ 0x38
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
 8005cb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d10b      	bne.n	8005cd8 <xQueueGenericSend+0x34>
	__asm volatile
 8005cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc4:	f383 8811 	msr	BASEPRI, r3
 8005cc8:	f3bf 8f6f 	isb	sy
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005cd2:	bf00      	nop
 8005cd4:	bf00      	nop
 8005cd6:	e7fd      	b.n	8005cd4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d103      	bne.n	8005ce6 <xQueueGenericSend+0x42>
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <xQueueGenericSend+0x46>
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e000      	b.n	8005cec <xQueueGenericSend+0x48>
 8005cea:	2300      	movs	r3, #0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10b      	bne.n	8005d08 <xQueueGenericSend+0x64>
	__asm volatile
 8005cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf4:	f383 8811 	msr	BASEPRI, r3
 8005cf8:	f3bf 8f6f 	isb	sy
 8005cfc:	f3bf 8f4f 	dsb	sy
 8005d00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d02:	bf00      	nop
 8005d04:	bf00      	nop
 8005d06:	e7fd      	b.n	8005d04 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d103      	bne.n	8005d16 <xQueueGenericSend+0x72>
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d101      	bne.n	8005d1a <xQueueGenericSend+0x76>
 8005d16:	2301      	movs	r3, #1
 8005d18:	e000      	b.n	8005d1c <xQueueGenericSend+0x78>
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d10b      	bne.n	8005d38 <xQueueGenericSend+0x94>
	__asm volatile
 8005d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d24:	f383 8811 	msr	BASEPRI, r3
 8005d28:	f3bf 8f6f 	isb	sy
 8005d2c:	f3bf 8f4f 	dsb	sy
 8005d30:	623b      	str	r3, [r7, #32]
}
 8005d32:	bf00      	nop
 8005d34:	bf00      	nop
 8005d36:	e7fd      	b.n	8005d34 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d38:	f001 f898 	bl	8006e6c <xTaskGetSchedulerState>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d102      	bne.n	8005d48 <xQueueGenericSend+0xa4>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <xQueueGenericSend+0xa8>
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e000      	b.n	8005d4e <xQueueGenericSend+0xaa>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d10b      	bne.n	8005d6a <xQueueGenericSend+0xc6>
	__asm volatile
 8005d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d56:	f383 8811 	msr	BASEPRI, r3
 8005d5a:	f3bf 8f6f 	isb	sy
 8005d5e:	f3bf 8f4f 	dsb	sy
 8005d62:	61fb      	str	r3, [r7, #28]
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop
 8005d68:	e7fd      	b.n	8005d66 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d6a:	f001 fddd 	bl	8007928 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d302      	bcc.n	8005d80 <xQueueGenericSend+0xdc>
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d129      	bne.n	8005dd4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	68b9      	ldr	r1, [r7, #8]
 8005d84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d86:	f000 f9b7 	bl	80060f8 <prvCopyDataToQueue>
 8005d8a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d010      	beq.n	8005db6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d96:	3324      	adds	r3, #36	@ 0x24
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f000 fea1 	bl	8006ae0 <xTaskRemoveFromEventList>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d013      	beq.n	8005dcc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005da4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ea4 <xQueueGenericSend+0x200>)
 8005da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	e00a      	b.n	8005dcc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d007      	beq.n	8005dcc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005dbc:	4b39      	ldr	r3, [pc, #228]	@ (8005ea4 <xQueueGenericSend+0x200>)
 8005dbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005dcc:	f001 fdde 	bl	800798c <vPortExitCritical>
				return pdPASS;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e063      	b.n	8005e9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d103      	bne.n	8005de2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005dda:	f001 fdd7 	bl	800798c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005dde:	2300      	movs	r3, #0
 8005de0:	e05c      	b.n	8005e9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d106      	bne.n	8005df6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005de8:	f107 0314 	add.w	r3, r7, #20
 8005dec:	4618      	mov	r0, r3
 8005dee:	f000 fedb 	bl	8006ba8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005df2:	2301      	movs	r3, #1
 8005df4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005df6:	f001 fdc9 	bl	800798c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005dfa:	f000 fc81 	bl	8006700 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005dfe:	f001 fd93 	bl	8007928 <vPortEnterCritical>
 8005e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e08:	b25b      	sxtb	r3, r3
 8005e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e0e:	d103      	bne.n	8005e18 <xQueueGenericSend+0x174>
 8005e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e1e:	b25b      	sxtb	r3, r3
 8005e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e24:	d103      	bne.n	8005e2e <xQueueGenericSend+0x18a>
 8005e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e2e:	f001 fdad 	bl	800798c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e32:	1d3a      	adds	r2, r7, #4
 8005e34:	f107 0314 	add.w	r3, r7, #20
 8005e38:	4611      	mov	r1, r2
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 feca 	bl	8006bd4 <xTaskCheckForTimeOut>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d124      	bne.n	8005e90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005e46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e48:	f000 fa28 	bl	800629c <prvIsQueueFull>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d018      	beq.n	8005e84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e54:	3310      	adds	r3, #16
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	4611      	mov	r1, r2
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 fe1a 	bl	8006a94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e62:	f000 f9b3 	bl	80061cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e66:	f000 fc59 	bl	800671c <xTaskResumeAll>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f47f af7c 	bne.w	8005d6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005e72:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea4 <xQueueGenericSend+0x200>)
 8005e74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e78:	601a      	str	r2, [r3, #0]
 8005e7a:	f3bf 8f4f 	dsb	sy
 8005e7e:	f3bf 8f6f 	isb	sy
 8005e82:	e772      	b.n	8005d6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005e84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e86:	f000 f9a1 	bl	80061cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e8a:	f000 fc47 	bl	800671c <xTaskResumeAll>
 8005e8e:	e76c      	b.n	8005d6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e92:	f000 f99b 	bl	80061cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e96:	f000 fc41 	bl	800671c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3738      	adds	r7, #56	@ 0x38
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	e000ed04 	.word	0xe000ed04

08005ea8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b08e      	sub	sp, #56	@ 0x38
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d10b      	bne.n	8005edc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec8:	f383 8811 	msr	BASEPRI, r3
 8005ecc:	f3bf 8f6f 	isb	sy
 8005ed0:	f3bf 8f4f 	dsb	sy
 8005ed4:	623b      	str	r3, [r7, #32]
}
 8005ed6:	bf00      	nop
 8005ed8:	bf00      	nop
 8005eda:	e7fd      	b.n	8005ed8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00b      	beq.n	8005efc <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee8:	f383 8811 	msr	BASEPRI, r3
 8005eec:	f3bf 8f6f 	isb	sy
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	61fb      	str	r3, [r7, #28]
}
 8005ef6:	bf00      	nop
 8005ef8:	bf00      	nop
 8005efa:	e7fd      	b.n	8005ef8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005efc:	f000 ffb6 	bl	8006e6c <xTaskGetSchedulerState>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d102      	bne.n	8005f0c <xQueueSemaphoreTake+0x64>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d101      	bne.n	8005f10 <xQueueSemaphoreTake+0x68>
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e000      	b.n	8005f12 <xQueueSemaphoreTake+0x6a>
 8005f10:	2300      	movs	r3, #0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10b      	bne.n	8005f2e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	61bb      	str	r3, [r7, #24]
}
 8005f28:	bf00      	nop
 8005f2a:	bf00      	nop
 8005f2c:	e7fd      	b.n	8005f2a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f2e:	f001 fcfb 	bl	8007928 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f36:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d024      	beq.n	8005f88 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f40:	1e5a      	subs	r2, r3, #1
 8005f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f44:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d104      	bne.n	8005f58 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005f4e:	f001 f939 	bl	80071c4 <pvTaskIncrementMutexHeldCount>
 8005f52:	4602      	mov	r2, r0
 8005f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f56:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00f      	beq.n	8005f80 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f62:	3310      	adds	r3, #16
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 fdbb 	bl	8006ae0 <xTaskRemoveFromEventList>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d007      	beq.n	8005f80 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f70:	4b54      	ldr	r3, [pc, #336]	@ (80060c4 <xQueueSemaphoreTake+0x21c>)
 8005f72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f76:	601a      	str	r2, [r3, #0]
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f80:	f001 fd04 	bl	800798c <vPortExitCritical>
				return pdPASS;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e098      	b.n	80060ba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d112      	bne.n	8005fb4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00b      	beq.n	8005fac <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f98:	f383 8811 	msr	BASEPRI, r3
 8005f9c:	f3bf 8f6f 	isb	sy
 8005fa0:	f3bf 8f4f 	dsb	sy
 8005fa4:	617b      	str	r3, [r7, #20]
}
 8005fa6:	bf00      	nop
 8005fa8:	bf00      	nop
 8005faa:	e7fd      	b.n	8005fa8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005fac:	f001 fcee 	bl	800798c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	e082      	b.n	80060ba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d106      	bne.n	8005fc8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fba:	f107 030c 	add.w	r3, r7, #12
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 fdf2 	bl	8006ba8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fc8:	f001 fce0 	bl	800798c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fcc:	f000 fb98 	bl	8006700 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fd0:	f001 fcaa 	bl	8007928 <vPortEnterCritical>
 8005fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fda:	b25b      	sxtb	r3, r3
 8005fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe0:	d103      	bne.n	8005fea <xQueueSemaphoreTake+0x142>
 8005fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ff0:	b25b      	sxtb	r3, r3
 8005ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff6:	d103      	bne.n	8006000 <xQueueSemaphoreTake+0x158>
 8005ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006000:	f001 fcc4 	bl	800798c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006004:	463a      	mov	r2, r7
 8006006:	f107 030c 	add.w	r3, r7, #12
 800600a:	4611      	mov	r1, r2
 800600c:	4618      	mov	r0, r3
 800600e:	f000 fde1 	bl	8006bd4 <xTaskCheckForTimeOut>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d132      	bne.n	800607e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006018:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800601a:	f000 f929 	bl	8006270 <prvIsQueueEmpty>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d026      	beq.n	8006072 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d109      	bne.n	8006040 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800602c:	f001 fc7c 	bl	8007928 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	4618      	mov	r0, r3
 8006036:	f000 ff37 	bl	8006ea8 <xTaskPriorityInherit>
 800603a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800603c:	f001 fca6 	bl	800798c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006042:	3324      	adds	r3, #36	@ 0x24
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	4611      	mov	r1, r2
 8006048:	4618      	mov	r0, r3
 800604a:	f000 fd23 	bl	8006a94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800604e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006050:	f000 f8bc 	bl	80061cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006054:	f000 fb62 	bl	800671c <xTaskResumeAll>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	f47f af67 	bne.w	8005f2e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006060:	4b18      	ldr	r3, [pc, #96]	@ (80060c4 <xQueueSemaphoreTake+0x21c>)
 8006062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006066:	601a      	str	r2, [r3, #0]
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	f3bf 8f6f 	isb	sy
 8006070:	e75d      	b.n	8005f2e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006072:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006074:	f000 f8aa 	bl	80061cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006078:	f000 fb50 	bl	800671c <xTaskResumeAll>
 800607c:	e757      	b.n	8005f2e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800607e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006080:	f000 f8a4 	bl	80061cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006084:	f000 fb4a 	bl	800671c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006088:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800608a:	f000 f8f1 	bl	8006270 <prvIsQueueEmpty>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	f43f af4c 	beq.w	8005f2e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00d      	beq.n	80060b8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800609c:	f001 fc44 	bl	8007928 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80060a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80060a2:	f000 f811 	bl	80060c8 <prvGetDisinheritPriorityAfterTimeout>
 80060a6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80060a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060ae:	4618      	mov	r0, r3
 80060b0:	f000 fff8 	bl	80070a4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80060b4:	f001 fc6a 	bl	800798c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80060b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3738      	adds	r7, #56	@ 0x38
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	e000ed04 	.word	0xe000ed04

080060c8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d006      	beq.n	80060e6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f1c3 0307 	rsb	r3, r3, #7
 80060e2:	60fb      	str	r3, [r7, #12]
 80060e4:	e001      	b.n	80060ea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80060ea:	68fb      	ldr	r3, [r7, #12]
	}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3714      	adds	r7, #20
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006104:	2300      	movs	r3, #0
 8006106:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10d      	bne.n	8006132 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d14d      	bne.n	80061ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	4618      	mov	r0, r3
 8006124:	f000 ff36 	bl	8006f94 <xTaskPriorityDisinherit>
 8006128:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	609a      	str	r2, [r3, #8]
 8006130:	e043      	b.n	80061ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d119      	bne.n	800616c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6858      	ldr	r0, [r3, #4]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006140:	461a      	mov	r2, r3
 8006142:	68b9      	ldr	r1, [r7, #8]
 8006144:	f002 ff69 	bl	800901a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	685a      	ldr	r2, [r3, #4]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006150:	441a      	add	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	685a      	ldr	r2, [r3, #4]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	429a      	cmp	r2, r3
 8006160:	d32b      	bcc.n	80061ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	605a      	str	r2, [r3, #4]
 800616a:	e026      	b.n	80061ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	68d8      	ldr	r0, [r3, #12]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006174:	461a      	mov	r2, r3
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	f002 ff4f 	bl	800901a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006184:	425b      	negs	r3, r3
 8006186:	441a      	add	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	68da      	ldr	r2, [r3, #12]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	429a      	cmp	r2, r3
 8006196:	d207      	bcs.n	80061a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	689a      	ldr	r2, [r3, #8]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a0:	425b      	negs	r3, r3
 80061a2:	441a      	add	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d105      	bne.n	80061ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d002      	beq.n	80061ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	3b01      	subs	r3, #1
 80061b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	1c5a      	adds	r2, r3, #1
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80061c2:	697b      	ldr	r3, [r7, #20]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80061d4:	f001 fba8 	bl	8007928 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80061e0:	e011      	b.n	8006206 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d012      	beq.n	8006210 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	3324      	adds	r3, #36	@ 0x24
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 fc76 	bl	8006ae0 <xTaskRemoveFromEventList>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80061fa:	f000 fd4f 	bl	8006c9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80061fe:	7bfb      	ldrb	r3, [r7, #15]
 8006200:	3b01      	subs	r3, #1
 8006202:	b2db      	uxtb	r3, r3
 8006204:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800620a:	2b00      	cmp	r3, #0
 800620c:	dce9      	bgt.n	80061e2 <prvUnlockQueue+0x16>
 800620e:	e000      	b.n	8006212 <prvUnlockQueue+0x46>
					break;
 8006210:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	22ff      	movs	r2, #255	@ 0xff
 8006216:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800621a:	f001 fbb7 	bl	800798c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800621e:	f001 fb83 	bl	8007928 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006228:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800622a:	e011      	b.n	8006250 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d012      	beq.n	800625a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	3310      	adds	r3, #16
 8006238:	4618      	mov	r0, r3
 800623a:	f000 fc51 	bl	8006ae0 <xTaskRemoveFromEventList>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d001      	beq.n	8006248 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006244:	f000 fd2a 	bl	8006c9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006248:	7bbb      	ldrb	r3, [r7, #14]
 800624a:	3b01      	subs	r3, #1
 800624c:	b2db      	uxtb	r3, r3
 800624e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006250:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006254:	2b00      	cmp	r3, #0
 8006256:	dce9      	bgt.n	800622c <prvUnlockQueue+0x60>
 8006258:	e000      	b.n	800625c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800625a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	22ff      	movs	r2, #255	@ 0xff
 8006260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006264:	f001 fb92 	bl	800798c <vPortExitCritical>
}
 8006268:	bf00      	nop
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006278:	f001 fb56 	bl	8007928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006280:	2b00      	cmp	r3, #0
 8006282:	d102      	bne.n	800628a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006284:	2301      	movs	r3, #1
 8006286:	60fb      	str	r3, [r7, #12]
 8006288:	e001      	b.n	800628e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800628a:	2300      	movs	r3, #0
 800628c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800628e:	f001 fb7d 	bl	800798c <vPortExitCritical>

	return xReturn;
 8006292:	68fb      	ldr	r3, [r7, #12]
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}

0800629c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062a4:	f001 fb40 	bl	8007928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d102      	bne.n	80062ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80062b4:	2301      	movs	r3, #1
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	e001      	b.n	80062be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80062ba:	2300      	movs	r3, #0
 80062bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80062be:	f001 fb65 	bl	800798c <vPortExitCritical>

	return xReturn;
 80062c2:	68fb      	ldr	r3, [r7, #12]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b08e      	sub	sp, #56	@ 0x38
 80062d0:	af04      	add	r7, sp, #16
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80062da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10b      	bne.n	80062f8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e4:	f383 8811 	msr	BASEPRI, r3
 80062e8:	f3bf 8f6f 	isb	sy
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	623b      	str	r3, [r7, #32]
}
 80062f2:	bf00      	nop
 80062f4:	bf00      	nop
 80062f6:	e7fd      	b.n	80062f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80062f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10b      	bne.n	8006316 <xTaskCreateStatic+0x4a>
	__asm volatile
 80062fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006302:	f383 8811 	msr	BASEPRI, r3
 8006306:	f3bf 8f6f 	isb	sy
 800630a:	f3bf 8f4f 	dsb	sy
 800630e:	61fb      	str	r3, [r7, #28]
}
 8006310:	bf00      	nop
 8006312:	bf00      	nop
 8006314:	e7fd      	b.n	8006312 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006316:	23a0      	movs	r3, #160	@ 0xa0
 8006318:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	2ba0      	cmp	r3, #160	@ 0xa0
 800631e:	d00b      	beq.n	8006338 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006324:	f383 8811 	msr	BASEPRI, r3
 8006328:	f3bf 8f6f 	isb	sy
 800632c:	f3bf 8f4f 	dsb	sy
 8006330:	61bb      	str	r3, [r7, #24]
}
 8006332:	bf00      	nop
 8006334:	bf00      	nop
 8006336:	e7fd      	b.n	8006334 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006338:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800633a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800633c:	2b00      	cmp	r3, #0
 800633e:	d01e      	beq.n	800637e <xTaskCreateStatic+0xb2>
 8006340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006342:	2b00      	cmp	r3, #0
 8006344:	d01b      	beq.n	800637e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006348:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800634a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800634e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006352:	2202      	movs	r2, #2
 8006354:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006358:	2300      	movs	r3, #0
 800635a:	9303      	str	r3, [sp, #12]
 800635c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635e:	9302      	str	r3, [sp, #8]
 8006360:	f107 0314 	add.w	r3, r7, #20
 8006364:	9301      	str	r3, [sp, #4]
 8006366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	68b9      	ldr	r1, [r7, #8]
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 f851 	bl	8006418 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006376:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006378:	f000 f8ee 	bl	8006558 <prvAddNewTaskToReadyList>
 800637c:	e001      	b.n	8006382 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800637e:	2300      	movs	r3, #0
 8006380:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006382:	697b      	ldr	r3, [r7, #20]
	}
 8006384:	4618      	mov	r0, r3
 8006386:	3728      	adds	r7, #40	@ 0x28
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08c      	sub	sp, #48	@ 0x30
 8006390:	af04      	add	r7, sp, #16
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	603b      	str	r3, [r7, #0]
 8006398:	4613      	mov	r3, r2
 800639a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800639c:	88fb      	ldrh	r3, [r7, #6]
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4618      	mov	r0, r3
 80063a2:	f001 fbe3 	bl	8007b6c <pvPortMalloc>
 80063a6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00e      	beq.n	80063cc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80063ae:	20a0      	movs	r0, #160	@ 0xa0
 80063b0:	f001 fbdc 	bl	8007b6c <pvPortMalloc>
 80063b4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d003      	beq.n	80063c4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80063c2:	e005      	b.n	80063d0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80063c4:	6978      	ldr	r0, [r7, #20]
 80063c6:	f001 fc9f 	bl	8007d08 <vPortFree>
 80063ca:	e001      	b.n	80063d0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80063cc:	2300      	movs	r3, #0
 80063ce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d017      	beq.n	8006406 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80063de:	88fa      	ldrh	r2, [r7, #6]
 80063e0:	2300      	movs	r3, #0
 80063e2:	9303      	str	r3, [sp, #12]
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	9302      	str	r3, [sp, #8]
 80063e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ea:	9301      	str	r3, [sp, #4]
 80063ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ee:	9300      	str	r3, [sp, #0]
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	68b9      	ldr	r1, [r7, #8]
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f000 f80f 	bl	8006418 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063fa:	69f8      	ldr	r0, [r7, #28]
 80063fc:	f000 f8ac 	bl	8006558 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006400:	2301      	movs	r3, #1
 8006402:	61bb      	str	r3, [r7, #24]
 8006404:	e002      	b.n	800640c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006406:	f04f 33ff 	mov.w	r3, #4294967295
 800640a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800640c:	69bb      	ldr	r3, [r7, #24]
	}
 800640e:	4618      	mov	r0, r3
 8006410:	3720      	adds	r7, #32
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
	...

08006418 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b088      	sub	sp, #32
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
 8006424:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006428:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006430:	3b01      	subs	r3, #1
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4413      	add	r3, r2
 8006436:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006438:	69bb      	ldr	r3, [r7, #24]
 800643a:	f023 0307 	bic.w	r3, r3, #7
 800643e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	f003 0307 	and.w	r3, r3, #7
 8006446:	2b00      	cmp	r3, #0
 8006448:	d00b      	beq.n	8006462 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800644a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644e:	f383 8811 	msr	BASEPRI, r3
 8006452:	f3bf 8f6f 	isb	sy
 8006456:	f3bf 8f4f 	dsb	sy
 800645a:	617b      	str	r3, [r7, #20]
}
 800645c:	bf00      	nop
 800645e:	bf00      	nop
 8006460:	e7fd      	b.n	800645e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d01f      	beq.n	80064a8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006468:	2300      	movs	r3, #0
 800646a:	61fb      	str	r3, [r7, #28]
 800646c:	e012      	b.n	8006494 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800646e:	68ba      	ldr	r2, [r7, #8]
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	4413      	add	r3, r2
 8006474:	7819      	ldrb	r1, [r3, #0]
 8006476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	4413      	add	r3, r2
 800647c:	3334      	adds	r3, #52	@ 0x34
 800647e:	460a      	mov	r2, r1
 8006480:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006482:	68ba      	ldr	r2, [r7, #8]
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	4413      	add	r3, r2
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d006      	beq.n	800649c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	3301      	adds	r3, #1
 8006492:	61fb      	str	r3, [r7, #28]
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	2b0f      	cmp	r3, #15
 8006498:	d9e9      	bls.n	800646e <prvInitialiseNewTask+0x56>
 800649a:	e000      	b.n	800649e <prvInitialiseNewTask+0x86>
			{
				break;
 800649c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800649e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80064a6:	e003      	b.n	80064b0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80064a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80064b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b2:	2b06      	cmp	r3, #6
 80064b4:	d901      	bls.n	80064ba <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80064b6:	2306      	movs	r3, #6
 80064b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80064ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064be:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80064c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064c4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80064c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c8:	2200      	movs	r2, #0
 80064ca:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80064cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ce:	3304      	adds	r3, #4
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7ff fa5d 	bl	8005990 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80064d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d8:	3318      	adds	r3, #24
 80064da:	4618      	mov	r0, r3
 80064dc:	f7ff fa58 	bl	8005990 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80064e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e8:	f1c3 0207 	rsb	r2, r3, #7
 80064ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80064f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80064f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f8:	2200      	movs	r2, #0
 80064fa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006500:	2200      	movs	r2, #0
 8006502:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006508:	334c      	adds	r3, #76	@ 0x4c
 800650a:	224c      	movs	r2, #76	@ 0x4c
 800650c:	2100      	movs	r1, #0
 800650e:	4618      	mov	r0, r3
 8006510:	f002 fca5 	bl	8008e5e <memset>
 8006514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006516:	4a0d      	ldr	r2, [pc, #52]	@ (800654c <prvInitialiseNewTask+0x134>)
 8006518:	651a      	str	r2, [r3, #80]	@ 0x50
 800651a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651c:	4a0c      	ldr	r2, [pc, #48]	@ (8006550 <prvInitialiseNewTask+0x138>)
 800651e:	655a      	str	r2, [r3, #84]	@ 0x54
 8006520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006522:	4a0c      	ldr	r2, [pc, #48]	@ (8006554 <prvInitialiseNewTask+0x13c>)
 8006524:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006526:	683a      	ldr	r2, [r7, #0]
 8006528:	68f9      	ldr	r1, [r7, #12]
 800652a:	69b8      	ldr	r0, [r7, #24]
 800652c:	f001 f8cc 	bl	80076c8 <pxPortInitialiseStack>
 8006530:	4602      	mov	r2, r0
 8006532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006534:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006538:	2b00      	cmp	r3, #0
 800653a:	d002      	beq.n	8006542 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800653c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800653e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006540:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006542:	bf00      	nop
 8006544:	3720      	adds	r7, #32
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	200046b0 	.word	0x200046b0
 8006550:	20004718 	.word	0x20004718
 8006554:	20004780 	.word	0x20004780

08006558 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006560:	f001 f9e2 	bl	8007928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006564:	4b2a      	ldr	r3, [pc, #168]	@ (8006610 <prvAddNewTaskToReadyList+0xb8>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	3301      	adds	r3, #1
 800656a:	4a29      	ldr	r2, [pc, #164]	@ (8006610 <prvAddNewTaskToReadyList+0xb8>)
 800656c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800656e:	4b29      	ldr	r3, [pc, #164]	@ (8006614 <prvAddNewTaskToReadyList+0xbc>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d109      	bne.n	800658a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006576:	4a27      	ldr	r2, [pc, #156]	@ (8006614 <prvAddNewTaskToReadyList+0xbc>)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800657c:	4b24      	ldr	r3, [pc, #144]	@ (8006610 <prvAddNewTaskToReadyList+0xb8>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d110      	bne.n	80065a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006584:	f000 fbae 	bl	8006ce4 <prvInitialiseTaskLists>
 8006588:	e00d      	b.n	80065a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800658a:	4b23      	ldr	r3, [pc, #140]	@ (8006618 <prvAddNewTaskToReadyList+0xc0>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d109      	bne.n	80065a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006592:	4b20      	ldr	r3, [pc, #128]	@ (8006614 <prvAddNewTaskToReadyList+0xbc>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659c:	429a      	cmp	r2, r3
 800659e:	d802      	bhi.n	80065a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80065a0:	4a1c      	ldr	r2, [pc, #112]	@ (8006614 <prvAddNewTaskToReadyList+0xbc>)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80065a6:	4b1d      	ldr	r3, [pc, #116]	@ (800661c <prvAddNewTaskToReadyList+0xc4>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3301      	adds	r3, #1
 80065ac:	4a1b      	ldr	r2, [pc, #108]	@ (800661c <prvAddNewTaskToReadyList+0xc4>)
 80065ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b4:	2201      	movs	r2, #1
 80065b6:	409a      	lsls	r2, r3
 80065b8:	4b19      	ldr	r3, [pc, #100]	@ (8006620 <prvAddNewTaskToReadyList+0xc8>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4313      	orrs	r3, r2
 80065be:	4a18      	ldr	r2, [pc, #96]	@ (8006620 <prvAddNewTaskToReadyList+0xc8>)
 80065c0:	6013      	str	r3, [r2, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c6:	4613      	mov	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	4413      	add	r3, r2
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	4a15      	ldr	r2, [pc, #84]	@ (8006624 <prvAddNewTaskToReadyList+0xcc>)
 80065d0:	441a      	add	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	3304      	adds	r3, #4
 80065d6:	4619      	mov	r1, r3
 80065d8:	4610      	mov	r0, r2
 80065da:	f7ff f9e6 	bl	80059aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80065de:	f001 f9d5 	bl	800798c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80065e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006618 <prvAddNewTaskToReadyList+0xc0>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00e      	beq.n	8006608 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80065ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006614 <prvAddNewTaskToReadyList+0xbc>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d207      	bcs.n	8006608 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80065f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006628 <prvAddNewTaskToReadyList+0xd0>)
 80065fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	f3bf 8f4f 	dsb	sy
 8006604:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006608:	bf00      	nop
 800660a:	3708      	adds	r7, #8
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	20000a5c 	.word	0x20000a5c
 8006614:	2000095c 	.word	0x2000095c
 8006618:	20000a68 	.word	0x20000a68
 800661c:	20000a78 	.word	0x20000a78
 8006620:	20000a64 	.word	0x20000a64
 8006624:	20000960 	.word	0x20000960
 8006628:	e000ed04 	.word	0xe000ed04

0800662c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b08a      	sub	sp, #40	@ 0x28
 8006630:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006632:	2300      	movs	r3, #0
 8006634:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006636:	2300      	movs	r3, #0
 8006638:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800663a:	463a      	mov	r2, r7
 800663c:	1d39      	adds	r1, r7, #4
 800663e:	f107 0308 	add.w	r3, r7, #8
 8006642:	4618      	mov	r0, r3
 8006644:	f7fa fcec 	bl	8001020 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006648:	6839      	ldr	r1, [r7, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	68ba      	ldr	r2, [r7, #8]
 800664e:	9202      	str	r2, [sp, #8]
 8006650:	9301      	str	r3, [sp, #4]
 8006652:	2300      	movs	r3, #0
 8006654:	9300      	str	r3, [sp, #0]
 8006656:	2300      	movs	r3, #0
 8006658:	460a      	mov	r2, r1
 800665a:	4921      	ldr	r1, [pc, #132]	@ (80066e0 <vTaskStartScheduler+0xb4>)
 800665c:	4821      	ldr	r0, [pc, #132]	@ (80066e4 <vTaskStartScheduler+0xb8>)
 800665e:	f7ff fe35 	bl	80062cc <xTaskCreateStatic>
 8006662:	4603      	mov	r3, r0
 8006664:	4a20      	ldr	r2, [pc, #128]	@ (80066e8 <vTaskStartScheduler+0xbc>)
 8006666:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006668:	4b1f      	ldr	r3, [pc, #124]	@ (80066e8 <vTaskStartScheduler+0xbc>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006670:	2301      	movs	r3, #1
 8006672:	617b      	str	r3, [r7, #20]
 8006674:	e001      	b.n	800667a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006676:	2300      	movs	r3, #0
 8006678:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d11b      	bne.n	80066b8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006684:	f383 8811 	msr	BASEPRI, r3
 8006688:	f3bf 8f6f 	isb	sy
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	613b      	str	r3, [r7, #16]
}
 8006692:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006694:	4b15      	ldr	r3, [pc, #84]	@ (80066ec <vTaskStartScheduler+0xc0>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	334c      	adds	r3, #76	@ 0x4c
 800669a:	4a15      	ldr	r2, [pc, #84]	@ (80066f0 <vTaskStartScheduler+0xc4>)
 800669c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800669e:	4b15      	ldr	r3, [pc, #84]	@ (80066f4 <vTaskStartScheduler+0xc8>)
 80066a0:	f04f 32ff 	mov.w	r2, #4294967295
 80066a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80066a6:	4b14      	ldr	r3, [pc, #80]	@ (80066f8 <vTaskStartScheduler+0xcc>)
 80066a8:	2201      	movs	r2, #1
 80066aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80066ac:	4b13      	ldr	r3, [pc, #76]	@ (80066fc <vTaskStartScheduler+0xd0>)
 80066ae:	2200      	movs	r2, #0
 80066b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80066b2:	f001 f895 	bl	80077e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80066b6:	e00f      	b.n	80066d8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066be:	d10b      	bne.n	80066d8 <vTaskStartScheduler+0xac>
	__asm volatile
 80066c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066c4:	f383 8811 	msr	BASEPRI, r3
 80066c8:	f3bf 8f6f 	isb	sy
 80066cc:	f3bf 8f4f 	dsb	sy
 80066d0:	60fb      	str	r3, [r7, #12]
}
 80066d2:	bf00      	nop
 80066d4:	bf00      	nop
 80066d6:	e7fd      	b.n	80066d4 <vTaskStartScheduler+0xa8>
}
 80066d8:	bf00      	nop
 80066da:	3718      	adds	r7, #24
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	0800c7dc 	.word	0x0800c7dc
 80066e4:	08006cb5 	.word	0x08006cb5
 80066e8:	20000a80 	.word	0x20000a80
 80066ec:	2000095c 	.word	0x2000095c
 80066f0:	20000020 	.word	0x20000020
 80066f4:	20000a7c 	.word	0x20000a7c
 80066f8:	20000a68 	.word	0x20000a68
 80066fc:	20000a60 	.word	0x20000a60

08006700 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006700:	b480      	push	{r7}
 8006702:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006704:	4b04      	ldr	r3, [pc, #16]	@ (8006718 <vTaskSuspendAll+0x18>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	3301      	adds	r3, #1
 800670a:	4a03      	ldr	r2, [pc, #12]	@ (8006718 <vTaskSuspendAll+0x18>)
 800670c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800670e:	bf00      	nop
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr
 8006718:	20000a84 	.word	0x20000a84

0800671c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006726:	2300      	movs	r3, #0
 8006728:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800672a:	4b42      	ldr	r3, [pc, #264]	@ (8006834 <xTaskResumeAll+0x118>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d10b      	bne.n	800674a <xTaskResumeAll+0x2e>
	__asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	603b      	str	r3, [r7, #0]
}
 8006744:	bf00      	nop
 8006746:	bf00      	nop
 8006748:	e7fd      	b.n	8006746 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800674a:	f001 f8ed 	bl	8007928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800674e:	4b39      	ldr	r3, [pc, #228]	@ (8006834 <xTaskResumeAll+0x118>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	3b01      	subs	r3, #1
 8006754:	4a37      	ldr	r2, [pc, #220]	@ (8006834 <xTaskResumeAll+0x118>)
 8006756:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006758:	4b36      	ldr	r3, [pc, #216]	@ (8006834 <xTaskResumeAll+0x118>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d161      	bne.n	8006824 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006760:	4b35      	ldr	r3, [pc, #212]	@ (8006838 <xTaskResumeAll+0x11c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d05d      	beq.n	8006824 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006768:	e02e      	b.n	80067c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800676a:	4b34      	ldr	r3, [pc, #208]	@ (800683c <xTaskResumeAll+0x120>)
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	3318      	adds	r3, #24
 8006776:	4618      	mov	r0, r3
 8006778:	f7ff f974 	bl	8005a64 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	3304      	adds	r3, #4
 8006780:	4618      	mov	r0, r3
 8006782:	f7ff f96f 	bl	8005a64 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	2201      	movs	r2, #1
 800678c:	409a      	lsls	r2, r3
 800678e:	4b2c      	ldr	r3, [pc, #176]	@ (8006840 <xTaskResumeAll+0x124>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4313      	orrs	r3, r2
 8006794:	4a2a      	ldr	r2, [pc, #168]	@ (8006840 <xTaskResumeAll+0x124>)
 8006796:	6013      	str	r3, [r2, #0]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800679c:	4613      	mov	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4a27      	ldr	r2, [pc, #156]	@ (8006844 <xTaskResumeAll+0x128>)
 80067a6:	441a      	add	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	3304      	adds	r3, #4
 80067ac:	4619      	mov	r1, r3
 80067ae:	4610      	mov	r0, r2
 80067b0:	f7ff f8fb 	bl	80059aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067b8:	4b23      	ldr	r3, [pc, #140]	@ (8006848 <xTaskResumeAll+0x12c>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067be:	429a      	cmp	r2, r3
 80067c0:	d302      	bcc.n	80067c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80067c2:	4b22      	ldr	r3, [pc, #136]	@ (800684c <xTaskResumeAll+0x130>)
 80067c4:	2201      	movs	r2, #1
 80067c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067c8:	4b1c      	ldr	r3, [pc, #112]	@ (800683c <xTaskResumeAll+0x120>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1cc      	bne.n	800676a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80067d6:	f000 fb29 	bl	8006e2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80067da:	4b1d      	ldr	r3, [pc, #116]	@ (8006850 <xTaskResumeAll+0x134>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d010      	beq.n	8006808 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80067e6:	f000 f837 	bl	8006858 <xTaskIncrementTick>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d002      	beq.n	80067f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80067f0:	4b16      	ldr	r3, [pc, #88]	@ (800684c <xTaskResumeAll+0x130>)
 80067f2:	2201      	movs	r2, #1
 80067f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	3b01      	subs	r3, #1
 80067fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1f1      	bne.n	80067e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006802:	4b13      	ldr	r3, [pc, #76]	@ (8006850 <xTaskResumeAll+0x134>)
 8006804:	2200      	movs	r2, #0
 8006806:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006808:	4b10      	ldr	r3, [pc, #64]	@ (800684c <xTaskResumeAll+0x130>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d009      	beq.n	8006824 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006810:	2301      	movs	r3, #1
 8006812:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006814:	4b0f      	ldr	r3, [pc, #60]	@ (8006854 <xTaskResumeAll+0x138>)
 8006816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006824:	f001 f8b2 	bl	800798c <vPortExitCritical>

	return xAlreadyYielded;
 8006828:	68bb      	ldr	r3, [r7, #8]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	20000a84 	.word	0x20000a84
 8006838:	20000a5c 	.word	0x20000a5c
 800683c:	20000a1c 	.word	0x20000a1c
 8006840:	20000a64 	.word	0x20000a64
 8006844:	20000960 	.word	0x20000960
 8006848:	2000095c 	.word	0x2000095c
 800684c:	20000a70 	.word	0x20000a70
 8006850:	20000a6c 	.word	0x20000a6c
 8006854:	e000ed04 	.word	0xe000ed04

08006858 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b086      	sub	sp, #24
 800685c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800685e:	2300      	movs	r3, #0
 8006860:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006862:	4b4f      	ldr	r3, [pc, #316]	@ (80069a0 <xTaskIncrementTick+0x148>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	f040 808f 	bne.w	800698a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800686c:	4b4d      	ldr	r3, [pc, #308]	@ (80069a4 <xTaskIncrementTick+0x14c>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3301      	adds	r3, #1
 8006872:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006874:	4a4b      	ldr	r2, [pc, #300]	@ (80069a4 <xTaskIncrementTick+0x14c>)
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d121      	bne.n	80068c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006880:	4b49      	ldr	r3, [pc, #292]	@ (80069a8 <xTaskIncrementTick+0x150>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00b      	beq.n	80068a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	603b      	str	r3, [r7, #0]
}
 800689c:	bf00      	nop
 800689e:	bf00      	nop
 80068a0:	e7fd      	b.n	800689e <xTaskIncrementTick+0x46>
 80068a2:	4b41      	ldr	r3, [pc, #260]	@ (80069a8 <xTaskIncrementTick+0x150>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	60fb      	str	r3, [r7, #12]
 80068a8:	4b40      	ldr	r3, [pc, #256]	@ (80069ac <xTaskIncrementTick+0x154>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a3e      	ldr	r2, [pc, #248]	@ (80069a8 <xTaskIncrementTick+0x150>)
 80068ae:	6013      	str	r3, [r2, #0]
 80068b0:	4a3e      	ldr	r2, [pc, #248]	@ (80069ac <xTaskIncrementTick+0x154>)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6013      	str	r3, [r2, #0]
 80068b6:	4b3e      	ldr	r3, [pc, #248]	@ (80069b0 <xTaskIncrementTick+0x158>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3301      	adds	r3, #1
 80068bc:	4a3c      	ldr	r2, [pc, #240]	@ (80069b0 <xTaskIncrementTick+0x158>)
 80068be:	6013      	str	r3, [r2, #0]
 80068c0:	f000 fab4 	bl	8006e2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80068c4:	4b3b      	ldr	r3, [pc, #236]	@ (80069b4 <xTaskIncrementTick+0x15c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d348      	bcc.n	8006960 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068ce:	4b36      	ldr	r3, [pc, #216]	@ (80069a8 <xTaskIncrementTick+0x150>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d104      	bne.n	80068e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068d8:	4b36      	ldr	r3, [pc, #216]	@ (80069b4 <xTaskIncrementTick+0x15c>)
 80068da:	f04f 32ff 	mov.w	r2, #4294967295
 80068de:	601a      	str	r2, [r3, #0]
					break;
 80068e0:	e03e      	b.n	8006960 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068e2:	4b31      	ldr	r3, [pc, #196]	@ (80069a8 <xTaskIncrementTick+0x150>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d203      	bcs.n	8006902 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80068fa:	4a2e      	ldr	r2, [pc, #184]	@ (80069b4 <xTaskIncrementTick+0x15c>)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006900:	e02e      	b.n	8006960 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	3304      	adds	r3, #4
 8006906:	4618      	mov	r0, r3
 8006908:	f7ff f8ac 	bl	8005a64 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006910:	2b00      	cmp	r3, #0
 8006912:	d004      	beq.n	800691e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	3318      	adds	r3, #24
 8006918:	4618      	mov	r0, r3
 800691a:	f7ff f8a3 	bl	8005a64 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006922:	2201      	movs	r2, #1
 8006924:	409a      	lsls	r2, r3
 8006926:	4b24      	ldr	r3, [pc, #144]	@ (80069b8 <xTaskIncrementTick+0x160>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4313      	orrs	r3, r2
 800692c:	4a22      	ldr	r2, [pc, #136]	@ (80069b8 <xTaskIncrementTick+0x160>)
 800692e:	6013      	str	r3, [r2, #0]
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	4a1f      	ldr	r2, [pc, #124]	@ (80069bc <xTaskIncrementTick+0x164>)
 800693e:	441a      	add	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	3304      	adds	r3, #4
 8006944:	4619      	mov	r1, r3
 8006946:	4610      	mov	r0, r2
 8006948:	f7ff f82f 	bl	80059aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006950:	4b1b      	ldr	r3, [pc, #108]	@ (80069c0 <xTaskIncrementTick+0x168>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006956:	429a      	cmp	r2, r3
 8006958:	d3b9      	bcc.n	80068ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800695a:	2301      	movs	r3, #1
 800695c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800695e:	e7b6      	b.n	80068ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006960:	4b17      	ldr	r3, [pc, #92]	@ (80069c0 <xTaskIncrementTick+0x168>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006966:	4915      	ldr	r1, [pc, #84]	@ (80069bc <xTaskIncrementTick+0x164>)
 8006968:	4613      	mov	r3, r2
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	4413      	add	r3, r2
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	440b      	add	r3, r1
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d901      	bls.n	800697c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006978:	2301      	movs	r3, #1
 800697a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800697c:	4b11      	ldr	r3, [pc, #68]	@ (80069c4 <xTaskIncrementTick+0x16c>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d007      	beq.n	8006994 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006984:	2301      	movs	r3, #1
 8006986:	617b      	str	r3, [r7, #20]
 8006988:	e004      	b.n	8006994 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800698a:	4b0f      	ldr	r3, [pc, #60]	@ (80069c8 <xTaskIncrementTick+0x170>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	3301      	adds	r3, #1
 8006990:	4a0d      	ldr	r2, [pc, #52]	@ (80069c8 <xTaskIncrementTick+0x170>)
 8006992:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006994:	697b      	ldr	r3, [r7, #20]
}
 8006996:	4618      	mov	r0, r3
 8006998:	3718      	adds	r7, #24
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	20000a84 	.word	0x20000a84
 80069a4:	20000a60 	.word	0x20000a60
 80069a8:	20000a14 	.word	0x20000a14
 80069ac:	20000a18 	.word	0x20000a18
 80069b0:	20000a74 	.word	0x20000a74
 80069b4:	20000a7c 	.word	0x20000a7c
 80069b8:	20000a64 	.word	0x20000a64
 80069bc:	20000960 	.word	0x20000960
 80069c0:	2000095c 	.word	0x2000095c
 80069c4:	20000a70 	.word	0x20000a70
 80069c8:	20000a6c 	.word	0x20000a6c

080069cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80069d2:	4b2a      	ldr	r3, [pc, #168]	@ (8006a7c <vTaskSwitchContext+0xb0>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80069da:	4b29      	ldr	r3, [pc, #164]	@ (8006a80 <vTaskSwitchContext+0xb4>)
 80069dc:	2201      	movs	r2, #1
 80069de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80069e0:	e045      	b.n	8006a6e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80069e2:	4b27      	ldr	r3, [pc, #156]	@ (8006a80 <vTaskSwitchContext+0xb4>)
 80069e4:	2200      	movs	r2, #0
 80069e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069e8:	4b26      	ldr	r3, [pc, #152]	@ (8006a84 <vTaskSwitchContext+0xb8>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	fab3 f383 	clz	r3, r3
 80069f4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80069f6:	7afb      	ldrb	r3, [r7, #11]
 80069f8:	f1c3 031f 	rsb	r3, r3, #31
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	4922      	ldr	r1, [pc, #136]	@ (8006a88 <vTaskSwitchContext+0xbc>)
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	4613      	mov	r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	440b      	add	r3, r1
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d10b      	bne.n	8006a2a <vTaskSwitchContext+0x5e>
	__asm volatile
 8006a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a16:	f383 8811 	msr	BASEPRI, r3
 8006a1a:	f3bf 8f6f 	isb	sy
 8006a1e:	f3bf 8f4f 	dsb	sy
 8006a22:	607b      	str	r3, [r7, #4]
}
 8006a24:	bf00      	nop
 8006a26:	bf00      	nop
 8006a28:	e7fd      	b.n	8006a26 <vTaskSwitchContext+0x5a>
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	4413      	add	r3, r2
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	4a14      	ldr	r2, [pc, #80]	@ (8006a88 <vTaskSwitchContext+0xbc>)
 8006a36:	4413      	add	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	605a      	str	r2, [r3, #4]
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	3308      	adds	r3, #8
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d104      	bne.n	8006a5a <vTaskSwitchContext+0x8e>
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	605a      	str	r2, [r3, #4]
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	4a0a      	ldr	r2, [pc, #40]	@ (8006a8c <vTaskSwitchContext+0xc0>)
 8006a62:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006a64:	4b09      	ldr	r3, [pc, #36]	@ (8006a8c <vTaskSwitchContext+0xc0>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	334c      	adds	r3, #76	@ 0x4c
 8006a6a:	4a09      	ldr	r2, [pc, #36]	@ (8006a90 <vTaskSwitchContext+0xc4>)
 8006a6c:	6013      	str	r3, [r2, #0]
}
 8006a6e:	bf00      	nop
 8006a70:	371c      	adds	r7, #28
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	20000a84 	.word	0x20000a84
 8006a80:	20000a70 	.word	0x20000a70
 8006a84:	20000a64 	.word	0x20000a64
 8006a88:	20000960 	.word	0x20000960
 8006a8c:	2000095c 	.word	0x2000095c
 8006a90:	20000020 	.word	0x20000020

08006a94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10b      	bne.n	8006abc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	60fb      	str	r3, [r7, #12]
}
 8006ab6:	bf00      	nop
 8006ab8:	bf00      	nop
 8006aba:	e7fd      	b.n	8006ab8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006abc:	4b07      	ldr	r3, [pc, #28]	@ (8006adc <vTaskPlaceOnEventList+0x48>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	3318      	adds	r3, #24
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f7fe ff94 	bl	80059f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006aca:	2101      	movs	r1, #1
 8006acc:	6838      	ldr	r0, [r7, #0]
 8006ace:	f000 fd95 	bl	80075fc <prvAddCurrentTaskToDelayedList>
}
 8006ad2:	bf00      	nop
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	2000095c 	.word	0x2000095c

08006ae0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10b      	bne.n	8006b0e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	60fb      	str	r3, [r7, #12]
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	e7fd      	b.n	8006b0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	3318      	adds	r3, #24
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7fe ffa6 	bl	8005a64 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b18:	4b1d      	ldr	r3, [pc, #116]	@ (8006b90 <xTaskRemoveFromEventList+0xb0>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d11c      	bne.n	8006b5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	3304      	adds	r3, #4
 8006b24:	4618      	mov	r0, r3
 8006b26:	f7fe ff9d 	bl	8005a64 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b2e:	2201      	movs	r2, #1
 8006b30:	409a      	lsls	r2, r3
 8006b32:	4b18      	ldr	r3, [pc, #96]	@ (8006b94 <xTaskRemoveFromEventList+0xb4>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	4a16      	ldr	r2, [pc, #88]	@ (8006b94 <xTaskRemoveFromEventList+0xb4>)
 8006b3a:	6013      	str	r3, [r2, #0]
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b40:	4613      	mov	r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	4413      	add	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4a13      	ldr	r2, [pc, #76]	@ (8006b98 <xTaskRemoveFromEventList+0xb8>)
 8006b4a:	441a      	add	r2, r3
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	3304      	adds	r3, #4
 8006b50:	4619      	mov	r1, r3
 8006b52:	4610      	mov	r0, r2
 8006b54:	f7fe ff29 	bl	80059aa <vListInsertEnd>
 8006b58:	e005      	b.n	8006b66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	3318      	adds	r3, #24
 8006b5e:	4619      	mov	r1, r3
 8006b60:	480e      	ldr	r0, [pc, #56]	@ (8006b9c <xTaskRemoveFromEventList+0xbc>)
 8006b62:	f7fe ff22 	bl	80059aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba0 <xTaskRemoveFromEventList+0xc0>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d905      	bls.n	8006b80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b74:	2301      	movs	r3, #1
 8006b76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba4 <xTaskRemoveFromEventList+0xc4>)
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	601a      	str	r2, [r3, #0]
 8006b7e:	e001      	b.n	8006b84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006b80:	2300      	movs	r3, #0
 8006b82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006b84:	697b      	ldr	r3, [r7, #20]
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	20000a84 	.word	0x20000a84
 8006b94:	20000a64 	.word	0x20000a64
 8006b98:	20000960 	.word	0x20000960
 8006b9c:	20000a1c 	.word	0x20000a1c
 8006ba0:	2000095c 	.word	0x2000095c
 8006ba4:	20000a70 	.word	0x20000a70

08006ba8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006bb0:	4b06      	ldr	r3, [pc, #24]	@ (8006bcc <vTaskInternalSetTimeOutState+0x24>)
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006bb8:	4b05      	ldr	r3, [pc, #20]	@ (8006bd0 <vTaskInternalSetTimeOutState+0x28>)
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	605a      	str	r2, [r3, #4]
}
 8006bc0:	bf00      	nop
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr
 8006bcc:	20000a74 	.word	0x20000a74
 8006bd0:	20000a60 	.word	0x20000a60

08006bd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b088      	sub	sp, #32
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10b      	bne.n	8006bfc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	613b      	str	r3, [r7, #16]
}
 8006bf6:	bf00      	nop
 8006bf8:	bf00      	nop
 8006bfa:	e7fd      	b.n	8006bf8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d10b      	bne.n	8006c1a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	60fb      	str	r3, [r7, #12]
}
 8006c14:	bf00      	nop
 8006c16:	bf00      	nop
 8006c18:	e7fd      	b.n	8006c16 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006c1a:	f000 fe85 	bl	8007928 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8006c94 <xTaskCheckForTimeOut+0xc0>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c36:	d102      	bne.n	8006c3e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	61fb      	str	r3, [r7, #28]
 8006c3c:	e023      	b.n	8006c86 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	4b15      	ldr	r3, [pc, #84]	@ (8006c98 <xTaskCheckForTimeOut+0xc4>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d007      	beq.n	8006c5a <xTaskCheckForTimeOut+0x86>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	69ba      	ldr	r2, [r7, #24]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d302      	bcc.n	8006c5a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006c54:	2301      	movs	r3, #1
 8006c56:	61fb      	str	r3, [r7, #28]
 8006c58:	e015      	b.n	8006c86 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d20b      	bcs.n	8006c7c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	1ad2      	subs	r2, r2, r3
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff ff99 	bl	8006ba8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c76:	2300      	movs	r3, #0
 8006c78:	61fb      	str	r3, [r7, #28]
 8006c7a:	e004      	b.n	8006c86 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c82:	2301      	movs	r3, #1
 8006c84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c86:	f000 fe81 	bl	800798c <vPortExitCritical>

	return xReturn;
 8006c8a:	69fb      	ldr	r3, [r7, #28]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3720      	adds	r7, #32
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	20000a60 	.word	0x20000a60
 8006c98:	20000a74 	.word	0x20000a74

08006c9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ca0:	4b03      	ldr	r3, [pc, #12]	@ (8006cb0 <vTaskMissedYield+0x14>)
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	601a      	str	r2, [r3, #0]
}
 8006ca6:	bf00      	nop
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr
 8006cb0:	20000a70 	.word	0x20000a70

08006cb4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006cbc:	f000 f852 	bl	8006d64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006cc0:	4b06      	ldr	r3, [pc, #24]	@ (8006cdc <prvIdleTask+0x28>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d9f9      	bls.n	8006cbc <prvIdleTask+0x8>
			{
				taskYIELD();
 8006cc8:	4b05      	ldr	r3, [pc, #20]	@ (8006ce0 <prvIdleTask+0x2c>)
 8006cca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cce:	601a      	str	r2, [r3, #0]
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006cd8:	e7f0      	b.n	8006cbc <prvIdleTask+0x8>
 8006cda:	bf00      	nop
 8006cdc:	20000960 	.word	0x20000960
 8006ce0:	e000ed04 	.word	0xe000ed04

08006ce4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cea:	2300      	movs	r3, #0
 8006cec:	607b      	str	r3, [r7, #4]
 8006cee:	e00c      	b.n	8006d0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4413      	add	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4a12      	ldr	r2, [pc, #72]	@ (8006d44 <prvInitialiseTaskLists+0x60>)
 8006cfc:	4413      	add	r3, r2
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7fe fe26 	bl	8005950 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	3301      	adds	r3, #1
 8006d08:	607b      	str	r3, [r7, #4]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b06      	cmp	r3, #6
 8006d0e:	d9ef      	bls.n	8006cf0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006d10:	480d      	ldr	r0, [pc, #52]	@ (8006d48 <prvInitialiseTaskLists+0x64>)
 8006d12:	f7fe fe1d 	bl	8005950 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006d16:	480d      	ldr	r0, [pc, #52]	@ (8006d4c <prvInitialiseTaskLists+0x68>)
 8006d18:	f7fe fe1a 	bl	8005950 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006d1c:	480c      	ldr	r0, [pc, #48]	@ (8006d50 <prvInitialiseTaskLists+0x6c>)
 8006d1e:	f7fe fe17 	bl	8005950 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006d22:	480c      	ldr	r0, [pc, #48]	@ (8006d54 <prvInitialiseTaskLists+0x70>)
 8006d24:	f7fe fe14 	bl	8005950 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d28:	480b      	ldr	r0, [pc, #44]	@ (8006d58 <prvInitialiseTaskLists+0x74>)
 8006d2a:	f7fe fe11 	bl	8005950 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d5c <prvInitialiseTaskLists+0x78>)
 8006d30:	4a05      	ldr	r2, [pc, #20]	@ (8006d48 <prvInitialiseTaskLists+0x64>)
 8006d32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d34:	4b0a      	ldr	r3, [pc, #40]	@ (8006d60 <prvInitialiseTaskLists+0x7c>)
 8006d36:	4a05      	ldr	r2, [pc, #20]	@ (8006d4c <prvInitialiseTaskLists+0x68>)
 8006d38:	601a      	str	r2, [r3, #0]
}
 8006d3a:	bf00      	nop
 8006d3c:	3708      	adds	r7, #8
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20000960 	.word	0x20000960
 8006d48:	200009ec 	.word	0x200009ec
 8006d4c:	20000a00 	.word	0x20000a00
 8006d50:	20000a1c 	.word	0x20000a1c
 8006d54:	20000a30 	.word	0x20000a30
 8006d58:	20000a48 	.word	0x20000a48
 8006d5c:	20000a14 	.word	0x20000a14
 8006d60:	20000a18 	.word	0x20000a18

08006d64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d6a:	e019      	b.n	8006da0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d6c:	f000 fddc 	bl	8007928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d70:	4b10      	ldr	r3, [pc, #64]	@ (8006db4 <prvCheckTasksWaitingTermination+0x50>)
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	68db      	ldr	r3, [r3, #12]
 8006d76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7fe fe71 	bl	8005a64 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d82:	4b0d      	ldr	r3, [pc, #52]	@ (8006db8 <prvCheckTasksWaitingTermination+0x54>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	3b01      	subs	r3, #1
 8006d88:	4a0b      	ldr	r2, [pc, #44]	@ (8006db8 <prvCheckTasksWaitingTermination+0x54>)
 8006d8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006dbc <prvCheckTasksWaitingTermination+0x58>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	3b01      	subs	r3, #1
 8006d92:	4a0a      	ldr	r2, [pc, #40]	@ (8006dbc <prvCheckTasksWaitingTermination+0x58>)
 8006d94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d96:	f000 fdf9 	bl	800798c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f810 	bl	8006dc0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006da0:	4b06      	ldr	r3, [pc, #24]	@ (8006dbc <prvCheckTasksWaitingTermination+0x58>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1e1      	bne.n	8006d6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006da8:	bf00      	nop
 8006daa:	bf00      	nop
 8006dac:	3708      	adds	r7, #8
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	20000a30 	.word	0x20000a30
 8006db8:	20000a5c 	.word	0x20000a5c
 8006dbc:	20000a44 	.word	0x20000a44

08006dc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	334c      	adds	r3, #76	@ 0x4c
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f002 f863 	bl	8008e98 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d108      	bne.n	8006dee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de0:	4618      	mov	r0, r3
 8006de2:	f000 ff91 	bl	8007d08 <vPortFree>
				vPortFree( pxTCB );
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 ff8e 	bl	8007d08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006dec:	e019      	b.n	8006e22 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d103      	bne.n	8006e00 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 ff85 	bl	8007d08 <vPortFree>
	}
 8006dfe:	e010      	b.n	8006e22 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006e06:	2b02      	cmp	r3, #2
 8006e08:	d00b      	beq.n	8006e22 <prvDeleteTCB+0x62>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	60fb      	str	r3, [r7, #12]
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	e7fd      	b.n	8006e1e <prvDeleteTCB+0x5e>
	}
 8006e22:	bf00      	nop
 8006e24:	3710      	adds	r7, #16
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
	...

08006e2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e32:	4b0c      	ldr	r3, [pc, #48]	@ (8006e64 <prvResetNextTaskUnblockTime+0x38>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d104      	bne.n	8006e46 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e68 <prvResetNextTaskUnblockTime+0x3c>)
 8006e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e42:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e44:	e008      	b.n	8006e58 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e46:	4b07      	ldr	r3, [pc, #28]	@ (8006e64 <prvResetNextTaskUnblockTime+0x38>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	4a04      	ldr	r2, [pc, #16]	@ (8006e68 <prvResetNextTaskUnblockTime+0x3c>)
 8006e56:	6013      	str	r3, [r2, #0]
}
 8006e58:	bf00      	nop
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	20000a14 	.word	0x20000a14
 8006e68:	20000a7c 	.word	0x20000a7c

08006e6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e72:	4b0b      	ldr	r3, [pc, #44]	@ (8006ea0 <xTaskGetSchedulerState+0x34>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d102      	bne.n	8006e80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	607b      	str	r3, [r7, #4]
 8006e7e:	e008      	b.n	8006e92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e80:	4b08      	ldr	r3, [pc, #32]	@ (8006ea4 <xTaskGetSchedulerState+0x38>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d102      	bne.n	8006e8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e88:	2302      	movs	r3, #2
 8006e8a:	607b      	str	r3, [r7, #4]
 8006e8c:	e001      	b.n	8006e92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e92:	687b      	ldr	r3, [r7, #4]
	}
 8006e94:	4618      	mov	r0, r3
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	20000a68 	.word	0x20000a68
 8006ea4:	20000a84 	.word	0x20000a84

08006ea8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d05e      	beq.n	8006f7c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ec2:	4b31      	ldr	r3, [pc, #196]	@ (8006f88 <xTaskPriorityInherit+0xe0>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d24e      	bcs.n	8006f6a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	699b      	ldr	r3, [r3, #24]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	db06      	blt.n	8006ee2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8006f88 <xTaskPriorityInherit+0xe0>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eda:	f1c3 0207 	rsb	r2, r3, #7
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	6959      	ldr	r1, [r3, #20]
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	4613      	mov	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	4413      	add	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	4a26      	ldr	r2, [pc, #152]	@ (8006f8c <xTaskPriorityInherit+0xe4>)
 8006ef4:	4413      	add	r3, r2
 8006ef6:	4299      	cmp	r1, r3
 8006ef8:	d12f      	bne.n	8006f5a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	3304      	adds	r3, #4
 8006efe:	4618      	mov	r0, r3
 8006f00:	f7fe fdb0 	bl	8005a64 <uxListRemove>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10a      	bne.n	8006f20 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f0e:	2201      	movs	r2, #1
 8006f10:	fa02 f303 	lsl.w	r3, r2, r3
 8006f14:	43da      	mvns	r2, r3
 8006f16:	4b1e      	ldr	r3, [pc, #120]	@ (8006f90 <xTaskPriorityInherit+0xe8>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8006f90 <xTaskPriorityInherit+0xe8>)
 8006f1e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f20:	4b19      	ldr	r3, [pc, #100]	@ (8006f88 <xTaskPriorityInherit+0xe0>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2e:	2201      	movs	r2, #1
 8006f30:	409a      	lsls	r2, r3
 8006f32:	4b17      	ldr	r3, [pc, #92]	@ (8006f90 <xTaskPriorityInherit+0xe8>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	4a15      	ldr	r2, [pc, #84]	@ (8006f90 <xTaskPriorityInherit+0xe8>)
 8006f3a:	6013      	str	r3, [r2, #0]
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f40:	4613      	mov	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4413      	add	r3, r2
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4a10      	ldr	r2, [pc, #64]	@ (8006f8c <xTaskPriorityInherit+0xe4>)
 8006f4a:	441a      	add	r2, r3
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	3304      	adds	r3, #4
 8006f50:	4619      	mov	r1, r3
 8006f52:	4610      	mov	r0, r2
 8006f54:	f7fe fd29 	bl	80059aa <vListInsertEnd>
 8006f58:	e004      	b.n	8006f64 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006f88 <xTaskPriorityInherit+0xe0>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006f64:	2301      	movs	r3, #1
 8006f66:	60fb      	str	r3, [r7, #12]
 8006f68:	e008      	b.n	8006f7c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f6e:	4b06      	ldr	r3, [pc, #24]	@ (8006f88 <xTaskPriorityInherit+0xe0>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d201      	bcs.n	8006f7c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
	}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop
 8006f88:	2000095c 	.word	0x2000095c
 8006f8c:	20000960 	.word	0x20000960
 8006f90:	20000a64 	.word	0x20000a64

08006f94 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d070      	beq.n	800708c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006faa:	4b3b      	ldr	r3, [pc, #236]	@ (8007098 <xTaskPriorityDisinherit+0x104>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d00b      	beq.n	8006fcc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb8:	f383 8811 	msr	BASEPRI, r3
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	60fb      	str	r3, [r7, #12]
}
 8006fc6:	bf00      	nop
 8006fc8:	bf00      	nop
 8006fca:	e7fd      	b.n	8006fc8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10b      	bne.n	8006fec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	60bb      	str	r3, [r7, #8]
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	e7fd      	b.n	8006fe8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ff0:	1e5a      	subs	r2, r3, #1
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d044      	beq.n	800708c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007006:	2b00      	cmp	r3, #0
 8007008:	d140      	bne.n	800708c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	3304      	adds	r3, #4
 800700e:	4618      	mov	r0, r3
 8007010:	f7fe fd28 	bl	8005a64 <uxListRemove>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d115      	bne.n	8007046 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800701e:	491f      	ldr	r1, [pc, #124]	@ (800709c <xTaskPriorityDisinherit+0x108>)
 8007020:	4613      	mov	r3, r2
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	4413      	add	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	440b      	add	r3, r1
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d10a      	bne.n	8007046 <xTaskPriorityDisinherit+0xb2>
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007034:	2201      	movs	r2, #1
 8007036:	fa02 f303 	lsl.w	r3, r2, r3
 800703a:	43da      	mvns	r2, r3
 800703c:	4b18      	ldr	r3, [pc, #96]	@ (80070a0 <xTaskPriorityDisinherit+0x10c>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4013      	ands	r3, r2
 8007042:	4a17      	ldr	r2, [pc, #92]	@ (80070a0 <xTaskPriorityDisinherit+0x10c>)
 8007044:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007052:	f1c3 0207 	rsb	r2, r3, #7
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705e:	2201      	movs	r2, #1
 8007060:	409a      	lsls	r2, r3
 8007062:	4b0f      	ldr	r3, [pc, #60]	@ (80070a0 <xTaskPriorityDisinherit+0x10c>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4313      	orrs	r3, r2
 8007068:	4a0d      	ldr	r2, [pc, #52]	@ (80070a0 <xTaskPriorityDisinherit+0x10c>)
 800706a:	6013      	str	r3, [r2, #0]
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007070:	4613      	mov	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	4413      	add	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	4a08      	ldr	r2, [pc, #32]	@ (800709c <xTaskPriorityDisinherit+0x108>)
 800707a:	441a      	add	r2, r3
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	3304      	adds	r3, #4
 8007080:	4619      	mov	r1, r3
 8007082:	4610      	mov	r0, r2
 8007084:	f7fe fc91 	bl	80059aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007088:	2301      	movs	r3, #1
 800708a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800708c:	697b      	ldr	r3, [r7, #20]
	}
 800708e:	4618      	mov	r0, r3
 8007090:	3718      	adds	r7, #24
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	2000095c 	.word	0x2000095c
 800709c:	20000960 	.word	0x20000960
 80070a0:	20000a64 	.word	0x20000a64

080070a4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b088      	sub	sp, #32
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80070b2:	2301      	movs	r3, #1
 80070b4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d079      	beq.n	80071b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10b      	bne.n	80070dc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80070c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c8:	f383 8811 	msr	BASEPRI, r3
 80070cc:	f3bf 8f6f 	isb	sy
 80070d0:	f3bf 8f4f 	dsb	sy
 80070d4:	60fb      	str	r3, [r7, #12]
}
 80070d6:	bf00      	nop
 80070d8:	bf00      	nop
 80070da:	e7fd      	b.n	80070d8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070e0:	683a      	ldr	r2, [r7, #0]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d902      	bls.n	80070ec <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	61fb      	str	r3, [r7, #28]
 80070ea:	e002      	b.n	80070f2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070f0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f6:	69fa      	ldr	r2, [r7, #28]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d059      	beq.n	80071b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007100:	697a      	ldr	r2, [r7, #20]
 8007102:	429a      	cmp	r2, r3
 8007104:	d154      	bne.n	80071b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007106:	4b2c      	ldr	r3, [pc, #176]	@ (80071b8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	429a      	cmp	r2, r3
 800710e:	d10b      	bne.n	8007128 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007114:	f383 8811 	msr	BASEPRI, r3
 8007118:	f3bf 8f6f 	isb	sy
 800711c:	f3bf 8f4f 	dsb	sy
 8007120:	60bb      	str	r3, [r7, #8]
}
 8007122:	bf00      	nop
 8007124:	bf00      	nop
 8007126:	e7fd      	b.n	8007124 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	69fa      	ldr	r2, [r7, #28]
 8007132:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	2b00      	cmp	r3, #0
 800713a:	db04      	blt.n	8007146 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	f1c3 0207 	rsb	r2, r3, #7
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	6959      	ldr	r1, [r3, #20]
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	4613      	mov	r3, r2
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	4413      	add	r3, r2
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4a19      	ldr	r2, [pc, #100]	@ (80071bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007156:	4413      	add	r3, r2
 8007158:	4299      	cmp	r1, r3
 800715a:	d129      	bne.n	80071b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800715c:	69bb      	ldr	r3, [r7, #24]
 800715e:	3304      	adds	r3, #4
 8007160:	4618      	mov	r0, r3
 8007162:	f7fe fc7f 	bl	8005a64 <uxListRemove>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d10a      	bne.n	8007182 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007170:	2201      	movs	r2, #1
 8007172:	fa02 f303 	lsl.w	r3, r2, r3
 8007176:	43da      	mvns	r2, r3
 8007178:	4b11      	ldr	r3, [pc, #68]	@ (80071c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4013      	ands	r3, r2
 800717e:	4a10      	ldr	r2, [pc, #64]	@ (80071c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007180:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007186:	2201      	movs	r2, #1
 8007188:	409a      	lsls	r2, r3
 800718a:	4b0d      	ldr	r3, [pc, #52]	@ (80071c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4313      	orrs	r3, r2
 8007190:	4a0b      	ldr	r2, [pc, #44]	@ (80071c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007198:	4613      	mov	r3, r2
 800719a:	009b      	lsls	r3, r3, #2
 800719c:	4413      	add	r3, r2
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	4a06      	ldr	r2, [pc, #24]	@ (80071bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80071a2:	441a      	add	r2, r3
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	3304      	adds	r3, #4
 80071a8:	4619      	mov	r1, r3
 80071aa:	4610      	mov	r0, r2
 80071ac:	f7fe fbfd 	bl	80059aa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80071b0:	bf00      	nop
 80071b2:	3720      	adds	r7, #32
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	2000095c 	.word	0x2000095c
 80071bc:	20000960 	.word	0x20000960
 80071c0:	20000a64 	.word	0x20000a64

080071c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80071c4:	b480      	push	{r7}
 80071c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80071c8:	4b07      	ldr	r3, [pc, #28]	@ (80071e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d004      	beq.n	80071da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80071d0:	4b05      	ldr	r3, [pc, #20]	@ (80071e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80071d6:	3201      	adds	r2, #1
 80071d8:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80071da:	4b03      	ldr	r3, [pc, #12]	@ (80071e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80071dc:	681b      	ldr	r3, [r3, #0]
	}
 80071de:	4618      	mov	r0, r3
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	2000095c 	.word	0x2000095c

080071ec <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
 80071f8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80071fa:	f000 fb95 	bl	8007928 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80071fe:	4b29      	ldr	r3, [pc, #164]	@ (80072a4 <xTaskNotifyWait+0xb8>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007206:	b2db      	uxtb	r3, r3
 8007208:	2b02      	cmp	r3, #2
 800720a:	d01c      	beq.n	8007246 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800720c:	4b25      	ldr	r3, [pc, #148]	@ (80072a4 <xTaskNotifyWait+0xb8>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	43d2      	mvns	r2, r2
 8007218:	400a      	ands	r2, r1
 800721a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800721e:	4b21      	ldr	r3, [pc, #132]	@ (80072a4 <xTaskNotifyWait+0xb8>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800722e:	2101      	movs	r1, #1
 8007230:	6838      	ldr	r0, [r7, #0]
 8007232:	f000 f9e3 	bl	80075fc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007236:	4b1c      	ldr	r3, [pc, #112]	@ (80072a8 <xTaskNotifyWait+0xbc>)
 8007238:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800723c:	601a      	str	r2, [r3, #0]
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007246:	f000 fba1 	bl	800798c <vPortExitCritical>

		taskENTER_CRITICAL();
 800724a:	f000 fb6d 	bl	8007928 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d005      	beq.n	8007260 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007254:	4b13      	ldr	r3, [pc, #76]	@ (80072a4 <xTaskNotifyWait+0xb8>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007260:	4b10      	ldr	r3, [pc, #64]	@ (80072a4 <xTaskNotifyWait+0xb8>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007268:	b2db      	uxtb	r3, r3
 800726a:	2b02      	cmp	r3, #2
 800726c:	d002      	beq.n	8007274 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800726e:	2300      	movs	r3, #0
 8007270:	617b      	str	r3, [r7, #20]
 8007272:	e00a      	b.n	800728a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007274:	4b0b      	ldr	r3, [pc, #44]	@ (80072a4 <xTaskNotifyWait+0xb8>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	43d2      	mvns	r2, r2
 8007280:	400a      	ands	r2, r1
 8007282:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				xReturn = pdTRUE;
 8007286:	2301      	movs	r3, #1
 8007288:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800728a:	4b06      	ldr	r3, [pc, #24]	@ (80072a4 <xTaskNotifyWait+0xb8>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8007294:	f000 fb7a 	bl	800798c <vPortExitCritical>

		return xReturn;
 8007298:	697b      	ldr	r3, [r7, #20]
	}
 800729a:	4618      	mov	r0, r3
 800729c:	3718      	adds	r7, #24
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	2000095c 	.word	0x2000095c
 80072a8:	e000ed04 	.word	0xe000ed04

080072ac <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b08a      	sub	sp, #40	@ 0x28
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	603b      	str	r3, [r7, #0]
 80072b8:	4613      	mov	r3, r2
 80072ba:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80072bc:	2301      	movs	r3, #1
 80072be:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d10b      	bne.n	80072de <xTaskGenericNotify+0x32>
	__asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	61bb      	str	r3, [r7, #24]
}
 80072d8:	bf00      	nop
 80072da:	bf00      	nop
 80072dc:	e7fd      	b.n	80072da <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80072e2:	f000 fb21 	bl	8007928 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d004      	beq.n	80072f6 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80072ec:	6a3b      	ldr	r3, [r7, #32]
 80072ee:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80072f6:	6a3b      	ldr	r3, [r7, #32]
 80072f8:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80072fc:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	2202      	movs	r2, #2
 8007302:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 8007306:	79fb      	ldrb	r3, [r7, #7]
 8007308:	2b04      	cmp	r3, #4
 800730a:	d82e      	bhi.n	800736a <xTaskGenericNotify+0xbe>
 800730c:	a201      	add	r2, pc, #4	@ (adr r2, 8007314 <xTaskGenericNotify+0x68>)
 800730e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007312:	bf00      	nop
 8007314:	0800738f 	.word	0x0800738f
 8007318:	08007329 	.word	0x08007329
 800731c:	0800733b 	.word	0x0800733b
 8007320:	0800734b 	.word	0x0800734b
 8007324:	08007355 	.word	0x08007355
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007328:	6a3b      	ldr	r3, [r7, #32]
 800732a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	431a      	orrs	r2, r3
 8007332:	6a3b      	ldr	r3, [r7, #32]
 8007334:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007338:	e02c      	b.n	8007394 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800733a:	6a3b      	ldr	r3, [r7, #32]
 800733c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007340:	1c5a      	adds	r2, r3, #1
 8007342:	6a3b      	ldr	r3, [r7, #32]
 8007344:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007348:	e024      	b.n	8007394 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800734a:	6a3b      	ldr	r3, [r7, #32]
 800734c:	68ba      	ldr	r2, [r7, #8]
 800734e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007352:	e01f      	b.n	8007394 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007354:	7ffb      	ldrb	r3, [r7, #31]
 8007356:	2b02      	cmp	r3, #2
 8007358:	d004      	beq.n	8007364 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800735a:	6a3b      	ldr	r3, [r7, #32]
 800735c:	68ba      	ldr	r2, [r7, #8]
 800735e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007362:	e017      	b.n	8007394 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8007364:	2300      	movs	r3, #0
 8007366:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8007368:	e014      	b.n	8007394 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007374:	d00d      	beq.n	8007392 <xTaskGenericNotify+0xe6>
	__asm volatile
 8007376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800737a:	f383 8811 	msr	BASEPRI, r3
 800737e:	f3bf 8f6f 	isb	sy
 8007382:	f3bf 8f4f 	dsb	sy
 8007386:	617b      	str	r3, [r7, #20]
}
 8007388:	bf00      	nop
 800738a:	bf00      	nop
 800738c:	e7fd      	b.n	800738a <xTaskGenericNotify+0xde>
					break;
 800738e:	bf00      	nop
 8007390:	e000      	b.n	8007394 <xTaskGenericNotify+0xe8>

					break;
 8007392:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007394:	7ffb      	ldrb	r3, [r7, #31]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d13a      	bne.n	8007410 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800739a:	6a3b      	ldr	r3, [r7, #32]
 800739c:	3304      	adds	r3, #4
 800739e:	4618      	mov	r0, r3
 80073a0:	f7fe fb60 	bl	8005a64 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a8:	2201      	movs	r2, #1
 80073aa:	409a      	lsls	r2, r3
 80073ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007420 <xTaskGenericNotify+0x174>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	4a1b      	ldr	r2, [pc, #108]	@ (8007420 <xTaskGenericNotify+0x174>)
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ba:	4613      	mov	r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	4413      	add	r3, r2
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4a18      	ldr	r2, [pc, #96]	@ (8007424 <xTaskGenericNotify+0x178>)
 80073c4:	441a      	add	r2, r3
 80073c6:	6a3b      	ldr	r3, [r7, #32]
 80073c8:	3304      	adds	r3, #4
 80073ca:	4619      	mov	r1, r3
 80073cc:	4610      	mov	r0, r2
 80073ce:	f7fe faec 	bl	80059aa <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00b      	beq.n	80073f2 <xTaskGenericNotify+0x146>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	613b      	str	r3, [r7, #16]
}
 80073ec:	bf00      	nop
 80073ee:	bf00      	nop
 80073f0:	e7fd      	b.n	80073ee <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80073f2:	6a3b      	ldr	r3, [r7, #32]
 80073f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007428 <xTaskGenericNotify+0x17c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d907      	bls.n	8007410 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8007400:	4b0a      	ldr	r3, [pc, #40]	@ (800742c <xTaskGenericNotify+0x180>)
 8007402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007410:	f000 fabc 	bl	800798c <vPortExitCritical>

		return xReturn;
 8007414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007416:	4618      	mov	r0, r3
 8007418:	3728      	adds	r7, #40	@ 0x28
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	20000a64 	.word	0x20000a64
 8007424:	20000960 	.word	0x20000960
 8007428:	2000095c 	.word	0x2000095c
 800742c:	e000ed04 	.word	0xe000ed04

08007430 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007430:	b580      	push	{r7, lr}
 8007432:	b08e      	sub	sp, #56	@ 0x38
 8007434:	af00      	add	r7, sp, #0
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	60b9      	str	r1, [r7, #8]
 800743a:	603b      	str	r3, [r7, #0]
 800743c:	4613      	mov	r3, r2
 800743e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007440:	2301      	movs	r3, #1
 8007442:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d10b      	bne.n	8007462 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800744a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800744e:	f383 8811 	msr	BASEPRI, r3
 8007452:	f3bf 8f6f 	isb	sy
 8007456:	f3bf 8f4f 	dsb	sy
 800745a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800745c:	bf00      	nop
 800745e:	bf00      	nop
 8007460:	e7fd      	b.n	800745e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007462:	f000 fb41 	bl	8007ae8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	633b      	str	r3, [r7, #48]	@ 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800746a:	f3ef 8211 	mrs	r2, BASEPRI
 800746e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007472:	f383 8811 	msr	BASEPRI, r3
 8007476:	f3bf 8f6f 	isb	sy
 800747a:	f3bf 8f4f 	dsb	sy
 800747e:	623a      	str	r2, [r7, #32]
 8007480:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007482:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007484:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d004      	beq.n	8007496 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800748c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007498:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800749c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 80074a8:	79fb      	ldrb	r3, [r7, #7]
 80074aa:	2b04      	cmp	r3, #4
 80074ac:	d82e      	bhi.n	800750c <xTaskGenericNotifyFromISR+0xdc>
 80074ae:	a201      	add	r2, pc, #4	@ (adr r2, 80074b4 <xTaskGenericNotifyFromISR+0x84>)
 80074b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b4:	08007531 	.word	0x08007531
 80074b8:	080074c9 	.word	0x080074c9
 80074bc:	080074db 	.word	0x080074db
 80074c0:	080074eb 	.word	0x080074eb
 80074c4:	080074f5 	.word	0x080074f5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80074c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ca:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	431a      	orrs	r2, r3
 80074d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80074d8:	e02d      	b.n	8007536 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074e0:	1c5a      	adds	r2, r3, #1
 80074e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80074e8:	e025      	b.n	8007536 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	68ba      	ldr	r2, [r7, #8]
 80074ee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80074f2:	e020      	b.n	8007536 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80074f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d004      	beq.n	8007506 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80074fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007504:	e017      	b.n	8007536 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8007506:	2300      	movs	r3, #0
 8007508:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800750a:	e014      	b.n	8007536 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800750c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007516:	d00d      	beq.n	8007534 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8007518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751c:	f383 8811 	msr	BASEPRI, r3
 8007520:	f3bf 8f6f 	isb	sy
 8007524:	f3bf 8f4f 	dsb	sy
 8007528:	61bb      	str	r3, [r7, #24]
}
 800752a:	bf00      	nop
 800752c:	bf00      	nop
 800752e:	e7fd      	b.n	800752c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8007530:	bf00      	nop
 8007532:	e000      	b.n	8007536 <xTaskGenericNotifyFromISR+0x106>
					break;
 8007534:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007536:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800753a:	2b01      	cmp	r3, #1
 800753c:	d146      	bne.n	80075cc <xTaskGenericNotifyFromISR+0x19c>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00b      	beq.n	800755e <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8007546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800754a:	f383 8811 	msr	BASEPRI, r3
 800754e:	f3bf 8f6f 	isb	sy
 8007552:	f3bf 8f4f 	dsb	sy
 8007556:	617b      	str	r3, [r7, #20]
}
 8007558:	bf00      	nop
 800755a:	bf00      	nop
 800755c:	e7fd      	b.n	800755a <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800755e:	4b21      	ldr	r3, [pc, #132]	@ (80075e4 <xTaskGenericNotifyFromISR+0x1b4>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d11c      	bne.n	80075a0 <xTaskGenericNotifyFromISR+0x170>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007568:	3304      	adds	r3, #4
 800756a:	4618      	mov	r0, r3
 800756c:	f7fe fa7a 	bl	8005a64 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007574:	2201      	movs	r2, #1
 8007576:	409a      	lsls	r2, r3
 8007578:	4b1b      	ldr	r3, [pc, #108]	@ (80075e8 <xTaskGenericNotifyFromISR+0x1b8>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4313      	orrs	r3, r2
 800757e:	4a1a      	ldr	r2, [pc, #104]	@ (80075e8 <xTaskGenericNotifyFromISR+0x1b8>)
 8007580:	6013      	str	r3, [r2, #0]
 8007582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007586:	4613      	mov	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	4a17      	ldr	r2, [pc, #92]	@ (80075ec <xTaskGenericNotifyFromISR+0x1bc>)
 8007590:	441a      	add	r2, r3
 8007592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007594:	3304      	adds	r3, #4
 8007596:	4619      	mov	r1, r3
 8007598:	4610      	mov	r0, r2
 800759a:	f7fe fa06 	bl	80059aa <vListInsertEnd>
 800759e:	e005      	b.n	80075ac <xTaskGenericNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80075a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a2:	3318      	adds	r3, #24
 80075a4:	4619      	mov	r1, r3
 80075a6:	4812      	ldr	r0, [pc, #72]	@ (80075f0 <xTaskGenericNotifyFromISR+0x1c0>)
 80075a8:	f7fe f9ff 	bl	80059aa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075b0:	4b10      	ldr	r3, [pc, #64]	@ (80075f4 <xTaskGenericNotifyFromISR+0x1c4>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d908      	bls.n	80075cc <xTaskGenericNotifyFromISR+0x19c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80075ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d002      	beq.n	80075c6 <xTaskGenericNotifyFromISR+0x196>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80075c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075c2:	2201      	movs	r2, #1
 80075c4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80075c6:	4b0c      	ldr	r3, [pc, #48]	@ (80075f8 <xTaskGenericNotifyFromISR+0x1c8>)
 80075c8:	2201      	movs	r2, #1
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ce:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80075d6:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80075d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80075da:	4618      	mov	r0, r3
 80075dc:	3738      	adds	r7, #56	@ 0x38
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	20000a84 	.word	0x20000a84
 80075e8:	20000a64 	.word	0x20000a64
 80075ec:	20000960 	.word	0x20000960
 80075f0:	20000a1c 	.word	0x20000a1c
 80075f4:	2000095c 	.word	0x2000095c
 80075f8:	20000a70 	.word	0x20000a70

080075fc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007606:	4b29      	ldr	r3, [pc, #164]	@ (80076ac <prvAddCurrentTaskToDelayedList+0xb0>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800760c:	4b28      	ldr	r3, [pc, #160]	@ (80076b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3304      	adds	r3, #4
 8007612:	4618      	mov	r0, r3
 8007614:	f7fe fa26 	bl	8005a64 <uxListRemove>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10b      	bne.n	8007636 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800761e:	4b24      	ldr	r3, [pc, #144]	@ (80076b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007624:	2201      	movs	r2, #1
 8007626:	fa02 f303 	lsl.w	r3, r2, r3
 800762a:	43da      	mvns	r2, r3
 800762c:	4b21      	ldr	r3, [pc, #132]	@ (80076b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4013      	ands	r3, r2
 8007632:	4a20      	ldr	r2, [pc, #128]	@ (80076b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007634:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800763c:	d10a      	bne.n	8007654 <prvAddCurrentTaskToDelayedList+0x58>
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d007      	beq.n	8007654 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007644:	4b1a      	ldr	r3, [pc, #104]	@ (80076b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	3304      	adds	r3, #4
 800764a:	4619      	mov	r1, r3
 800764c:	481a      	ldr	r0, [pc, #104]	@ (80076b8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800764e:	f7fe f9ac 	bl	80059aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007652:	e026      	b.n	80076a2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007654:	68fa      	ldr	r2, [r7, #12]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4413      	add	r3, r2
 800765a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800765c:	4b14      	ldr	r3, [pc, #80]	@ (80076b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	429a      	cmp	r2, r3
 800766a:	d209      	bcs.n	8007680 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800766c:	4b13      	ldr	r3, [pc, #76]	@ (80076bc <prvAddCurrentTaskToDelayedList+0xc0>)
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	4b0f      	ldr	r3, [pc, #60]	@ (80076b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	3304      	adds	r3, #4
 8007676:	4619      	mov	r1, r3
 8007678:	4610      	mov	r0, r2
 800767a:	f7fe f9ba 	bl	80059f2 <vListInsert>
}
 800767e:	e010      	b.n	80076a2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007680:	4b0f      	ldr	r3, [pc, #60]	@ (80076c0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	4b0a      	ldr	r3, [pc, #40]	@ (80076b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3304      	adds	r3, #4
 800768a:	4619      	mov	r1, r3
 800768c:	4610      	mov	r0, r2
 800768e:	f7fe f9b0 	bl	80059f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007692:	4b0c      	ldr	r3, [pc, #48]	@ (80076c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	68ba      	ldr	r2, [r7, #8]
 8007698:	429a      	cmp	r2, r3
 800769a:	d202      	bcs.n	80076a2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800769c:	4a09      	ldr	r2, [pc, #36]	@ (80076c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	6013      	str	r3, [r2, #0]
}
 80076a2:	bf00      	nop
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	20000a60 	.word	0x20000a60
 80076b0:	2000095c 	.word	0x2000095c
 80076b4:	20000a64 	.word	0x20000a64
 80076b8:	20000a48 	.word	0x20000a48
 80076bc:	20000a18 	.word	0x20000a18
 80076c0:	20000a14 	.word	0x20000a14
 80076c4:	20000a7c 	.word	0x20000a7c

080076c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80076c8:	b480      	push	{r7}
 80076ca:	b085      	sub	sp, #20
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	3b04      	subs	r3, #4
 80076d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80076e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	3b04      	subs	r3, #4
 80076e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	f023 0201 	bic.w	r2, r3, #1
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	3b04      	subs	r3, #4
 80076f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80076f8:	4a0c      	ldr	r2, [pc, #48]	@ (800772c <pxPortInitialiseStack+0x64>)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	3b14      	subs	r3, #20
 8007702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	3b04      	subs	r3, #4
 800770e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f06f 0202 	mvn.w	r2, #2
 8007716:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	3b20      	subs	r3, #32
 800771c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800771e:	68fb      	ldr	r3, [r7, #12]
}
 8007720:	4618      	mov	r0, r3
 8007722:	3714      	adds	r7, #20
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr
 800772c:	08007731 	.word	0x08007731

08007730 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007730:	b480      	push	{r7}
 8007732:	b085      	sub	sp, #20
 8007734:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007736:	2300      	movs	r3, #0
 8007738:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800773a:	4b13      	ldr	r3, [pc, #76]	@ (8007788 <prvTaskExitError+0x58>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007742:	d00b      	beq.n	800775c <prvTaskExitError+0x2c>
	__asm volatile
 8007744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007748:	f383 8811 	msr	BASEPRI, r3
 800774c:	f3bf 8f6f 	isb	sy
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	60fb      	str	r3, [r7, #12]
}
 8007756:	bf00      	nop
 8007758:	bf00      	nop
 800775a:	e7fd      	b.n	8007758 <prvTaskExitError+0x28>
	__asm volatile
 800775c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007760:	f383 8811 	msr	BASEPRI, r3
 8007764:	f3bf 8f6f 	isb	sy
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	60bb      	str	r3, [r7, #8]
}
 800776e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007770:	bf00      	nop
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d0fc      	beq.n	8007772 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007778:	bf00      	nop
 800777a:	bf00      	nop
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	20000010 	.word	0x20000010
 800778c:	00000000 	.word	0x00000000

08007790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007790:	4b07      	ldr	r3, [pc, #28]	@ (80077b0 <pxCurrentTCBConst2>)
 8007792:	6819      	ldr	r1, [r3, #0]
 8007794:	6808      	ldr	r0, [r1, #0]
 8007796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779a:	f380 8809 	msr	PSP, r0
 800779e:	f3bf 8f6f 	isb	sy
 80077a2:	f04f 0000 	mov.w	r0, #0
 80077a6:	f380 8811 	msr	BASEPRI, r0
 80077aa:	4770      	bx	lr
 80077ac:	f3af 8000 	nop.w

080077b0 <pxCurrentTCBConst2>:
 80077b0:	2000095c 	.word	0x2000095c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80077b4:	bf00      	nop
 80077b6:	bf00      	nop

080077b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80077b8:	4808      	ldr	r0, [pc, #32]	@ (80077dc <prvPortStartFirstTask+0x24>)
 80077ba:	6800      	ldr	r0, [r0, #0]
 80077bc:	6800      	ldr	r0, [r0, #0]
 80077be:	f380 8808 	msr	MSP, r0
 80077c2:	f04f 0000 	mov.w	r0, #0
 80077c6:	f380 8814 	msr	CONTROL, r0
 80077ca:	b662      	cpsie	i
 80077cc:	b661      	cpsie	f
 80077ce:	f3bf 8f4f 	dsb	sy
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	df00      	svc	0
 80077d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80077da:	bf00      	nop
 80077dc:	e000ed08 	.word	0xe000ed08

080077e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80077e6:	4b47      	ldr	r3, [pc, #284]	@ (8007904 <xPortStartScheduler+0x124>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a47      	ldr	r2, [pc, #284]	@ (8007908 <xPortStartScheduler+0x128>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d10b      	bne.n	8007808 <xPortStartScheduler+0x28>
	__asm volatile
 80077f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f4:	f383 8811 	msr	BASEPRI, r3
 80077f8:	f3bf 8f6f 	isb	sy
 80077fc:	f3bf 8f4f 	dsb	sy
 8007800:	60fb      	str	r3, [r7, #12]
}
 8007802:	bf00      	nop
 8007804:	bf00      	nop
 8007806:	e7fd      	b.n	8007804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007808:	4b3e      	ldr	r3, [pc, #248]	@ (8007904 <xPortStartScheduler+0x124>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a3f      	ldr	r2, [pc, #252]	@ (800790c <xPortStartScheduler+0x12c>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d10b      	bne.n	800782a <xPortStartScheduler+0x4a>
	__asm volatile
 8007812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007816:	f383 8811 	msr	BASEPRI, r3
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	613b      	str	r3, [r7, #16]
}
 8007824:	bf00      	nop
 8007826:	bf00      	nop
 8007828:	e7fd      	b.n	8007826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800782a:	4b39      	ldr	r3, [pc, #228]	@ (8007910 <xPortStartScheduler+0x130>)
 800782c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	b2db      	uxtb	r3, r3
 8007834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	22ff      	movs	r2, #255	@ 0xff
 800783a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	b2db      	uxtb	r3, r3
 8007842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007844:	78fb      	ldrb	r3, [r7, #3]
 8007846:	b2db      	uxtb	r3, r3
 8007848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800784c:	b2da      	uxtb	r2, r3
 800784e:	4b31      	ldr	r3, [pc, #196]	@ (8007914 <xPortStartScheduler+0x134>)
 8007850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007852:	4b31      	ldr	r3, [pc, #196]	@ (8007918 <xPortStartScheduler+0x138>)
 8007854:	2207      	movs	r2, #7
 8007856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007858:	e009      	b.n	800786e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800785a:	4b2f      	ldr	r3, [pc, #188]	@ (8007918 <xPortStartScheduler+0x138>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3b01      	subs	r3, #1
 8007860:	4a2d      	ldr	r2, [pc, #180]	@ (8007918 <xPortStartScheduler+0x138>)
 8007862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007864:	78fb      	ldrb	r3, [r7, #3]
 8007866:	b2db      	uxtb	r3, r3
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	b2db      	uxtb	r3, r3
 800786c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800786e:	78fb      	ldrb	r3, [r7, #3]
 8007870:	b2db      	uxtb	r3, r3
 8007872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007876:	2b80      	cmp	r3, #128	@ 0x80
 8007878:	d0ef      	beq.n	800785a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800787a:	4b27      	ldr	r3, [pc, #156]	@ (8007918 <xPortStartScheduler+0x138>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f1c3 0307 	rsb	r3, r3, #7
 8007882:	2b04      	cmp	r3, #4
 8007884:	d00b      	beq.n	800789e <xPortStartScheduler+0xbe>
	__asm volatile
 8007886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788a:	f383 8811 	msr	BASEPRI, r3
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	f3bf 8f4f 	dsb	sy
 8007896:	60bb      	str	r3, [r7, #8]
}
 8007898:	bf00      	nop
 800789a:	bf00      	nop
 800789c:	e7fd      	b.n	800789a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800789e:	4b1e      	ldr	r3, [pc, #120]	@ (8007918 <xPortStartScheduler+0x138>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	021b      	lsls	r3, r3, #8
 80078a4:	4a1c      	ldr	r2, [pc, #112]	@ (8007918 <xPortStartScheduler+0x138>)
 80078a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80078a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007918 <xPortStartScheduler+0x138>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80078b0:	4a19      	ldr	r2, [pc, #100]	@ (8007918 <xPortStartScheduler+0x138>)
 80078b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	b2da      	uxtb	r2, r3
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80078bc:	4b17      	ldr	r3, [pc, #92]	@ (800791c <xPortStartScheduler+0x13c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a16      	ldr	r2, [pc, #88]	@ (800791c <xPortStartScheduler+0x13c>)
 80078c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80078c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80078c8:	4b14      	ldr	r3, [pc, #80]	@ (800791c <xPortStartScheduler+0x13c>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a13      	ldr	r2, [pc, #76]	@ (800791c <xPortStartScheduler+0x13c>)
 80078ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80078d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80078d4:	f000 f8da 	bl	8007a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80078d8:	4b11      	ldr	r3, [pc, #68]	@ (8007920 <xPortStartScheduler+0x140>)
 80078da:	2200      	movs	r2, #0
 80078dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80078de:	f000 f8f9 	bl	8007ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80078e2:	4b10      	ldr	r3, [pc, #64]	@ (8007924 <xPortStartScheduler+0x144>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a0f      	ldr	r2, [pc, #60]	@ (8007924 <xPortStartScheduler+0x144>)
 80078e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80078ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80078ee:	f7ff ff63 	bl	80077b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80078f2:	f7ff f86b 	bl	80069cc <vTaskSwitchContext>
	prvTaskExitError();
 80078f6:	f7ff ff1b 	bl	8007730 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3718      	adds	r7, #24
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	e000ed00 	.word	0xe000ed00
 8007908:	410fc271 	.word	0x410fc271
 800790c:	410fc270 	.word	0x410fc270
 8007910:	e000e400 	.word	0xe000e400
 8007914:	20000a88 	.word	0x20000a88
 8007918:	20000a8c 	.word	0x20000a8c
 800791c:	e000ed20 	.word	0xe000ed20
 8007920:	20000010 	.word	0x20000010
 8007924:	e000ef34 	.word	0xe000ef34

08007928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
	__asm volatile
 800792e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007932:	f383 8811 	msr	BASEPRI, r3
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	f3bf 8f4f 	dsb	sy
 800793e:	607b      	str	r3, [r7, #4]
}
 8007940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007942:	4b10      	ldr	r3, [pc, #64]	@ (8007984 <vPortEnterCritical+0x5c>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	3301      	adds	r3, #1
 8007948:	4a0e      	ldr	r2, [pc, #56]	@ (8007984 <vPortEnterCritical+0x5c>)
 800794a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800794c:	4b0d      	ldr	r3, [pc, #52]	@ (8007984 <vPortEnterCritical+0x5c>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b01      	cmp	r3, #1
 8007952:	d110      	bne.n	8007976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007954:	4b0c      	ldr	r3, [pc, #48]	@ (8007988 <vPortEnterCritical+0x60>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	b2db      	uxtb	r3, r3
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <vPortEnterCritical+0x4e>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	603b      	str	r3, [r7, #0]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <vPortEnterCritical+0x4a>
	}
}
 8007976:	bf00      	nop
 8007978:	370c      	adds	r7, #12
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	20000010 	.word	0x20000010
 8007988:	e000ed04 	.word	0xe000ed04

0800798c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007992:	4b12      	ldr	r3, [pc, #72]	@ (80079dc <vPortExitCritical+0x50>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d10b      	bne.n	80079b2 <vPortExitCritical+0x26>
	__asm volatile
 800799a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799e:	f383 8811 	msr	BASEPRI, r3
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	607b      	str	r3, [r7, #4]
}
 80079ac:	bf00      	nop
 80079ae:	bf00      	nop
 80079b0:	e7fd      	b.n	80079ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80079b2:	4b0a      	ldr	r3, [pc, #40]	@ (80079dc <vPortExitCritical+0x50>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3b01      	subs	r3, #1
 80079b8:	4a08      	ldr	r2, [pc, #32]	@ (80079dc <vPortExitCritical+0x50>)
 80079ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80079bc:	4b07      	ldr	r3, [pc, #28]	@ (80079dc <vPortExitCritical+0x50>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d105      	bne.n	80079d0 <vPortExitCritical+0x44>
 80079c4:	2300      	movs	r3, #0
 80079c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	f383 8811 	msr	BASEPRI, r3
}
 80079ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	20000010 	.word	0x20000010

080079e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80079e0:	f3ef 8009 	mrs	r0, PSP
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	4b15      	ldr	r3, [pc, #84]	@ (8007a40 <pxCurrentTCBConst>)
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	f01e 0f10 	tst.w	lr, #16
 80079f0:	bf08      	it	eq
 80079f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80079f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fa:	6010      	str	r0, [r2, #0]
 80079fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007a04:	f380 8811 	msr	BASEPRI, r0
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f7fe ffdc 	bl	80069cc <vTaskSwitchContext>
 8007a14:	f04f 0000 	mov.w	r0, #0
 8007a18:	f380 8811 	msr	BASEPRI, r0
 8007a1c:	bc09      	pop	{r0, r3}
 8007a1e:	6819      	ldr	r1, [r3, #0]
 8007a20:	6808      	ldr	r0, [r1, #0]
 8007a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a26:	f01e 0f10 	tst.w	lr, #16
 8007a2a:	bf08      	it	eq
 8007a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007a30:	f380 8809 	msr	PSP, r0
 8007a34:	f3bf 8f6f 	isb	sy
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	f3af 8000 	nop.w

08007a40 <pxCurrentTCBConst>:
 8007a40:	2000095c 	.word	0x2000095c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a44:	bf00      	nop
 8007a46:	bf00      	nop

08007a48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	607b      	str	r3, [r7, #4]
}
 8007a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007a62:	f7fe fef9 	bl	8006858 <xTaskIncrementTick>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d003      	beq.n	8007a74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a6c:	4b06      	ldr	r3, [pc, #24]	@ (8007a88 <SysTick_Handler+0x40>)
 8007a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	2300      	movs	r3, #0
 8007a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	f383 8811 	msr	BASEPRI, r3
}
 8007a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a80:	bf00      	nop
 8007a82:	3708      	adds	r7, #8
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	e000ed04 	.word	0xe000ed04

08007a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a90:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac0 <vPortSetupTimerInterrupt+0x34>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a96:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac4 <vPortSetupTimerInterrupt+0x38>)
 8007a98:	2200      	movs	r2, #0
 8007a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac8 <vPortSetupTimerInterrupt+0x3c>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8007acc <vPortSetupTimerInterrupt+0x40>)
 8007aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa6:	099b      	lsrs	r3, r3, #6
 8007aa8:	4a09      	ldr	r2, [pc, #36]	@ (8007ad0 <vPortSetupTimerInterrupt+0x44>)
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007aae:	4b04      	ldr	r3, [pc, #16]	@ (8007ac0 <vPortSetupTimerInterrupt+0x34>)
 8007ab0:	2207      	movs	r2, #7
 8007ab2:	601a      	str	r2, [r3, #0]
}
 8007ab4:	bf00      	nop
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	e000e010 	.word	0xe000e010
 8007ac4:	e000e018 	.word	0xe000e018
 8007ac8:	20000004 	.word	0x20000004
 8007acc:	10624dd3 	.word	0x10624dd3
 8007ad0:	e000e014 	.word	0xe000e014

08007ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007ae4 <vPortEnableVFP+0x10>
 8007ad8:	6801      	ldr	r1, [r0, #0]
 8007ada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007ade:	6001      	str	r1, [r0, #0]
 8007ae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ae2:	bf00      	nop
 8007ae4:	e000ed88 	.word	0xe000ed88

08007ae8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007aee:	f3ef 8305 	mrs	r3, IPSR
 8007af2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2b0f      	cmp	r3, #15
 8007af8:	d915      	bls.n	8007b26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007afa:	4a18      	ldr	r2, [pc, #96]	@ (8007b5c <vPortValidateInterruptPriority+0x74>)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	4413      	add	r3, r2
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007b04:	4b16      	ldr	r3, [pc, #88]	@ (8007b60 <vPortValidateInterruptPriority+0x78>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	7afa      	ldrb	r2, [r7, #11]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d20b      	bcs.n	8007b26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b12:	f383 8811 	msr	BASEPRI, r3
 8007b16:	f3bf 8f6f 	isb	sy
 8007b1a:	f3bf 8f4f 	dsb	sy
 8007b1e:	607b      	str	r3, [r7, #4]
}
 8007b20:	bf00      	nop
 8007b22:	bf00      	nop
 8007b24:	e7fd      	b.n	8007b22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007b26:	4b0f      	ldr	r3, [pc, #60]	@ (8007b64 <vPortValidateInterruptPriority+0x7c>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8007b68 <vPortValidateInterruptPriority+0x80>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d90b      	bls.n	8007b4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3a:	f383 8811 	msr	BASEPRI, r3
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	603b      	str	r3, [r7, #0]
}
 8007b48:	bf00      	nop
 8007b4a:	bf00      	nop
 8007b4c:	e7fd      	b.n	8007b4a <vPortValidateInterruptPriority+0x62>
	}
 8007b4e:	bf00      	nop
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	e000e3f0 	.word	0xe000e3f0
 8007b60:	20000a88 	.word	0x20000a88
 8007b64:	e000ed0c 	.word	0xe000ed0c
 8007b68:	20000a8c 	.word	0x20000a8c

08007b6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b08a      	sub	sp, #40	@ 0x28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b74:	2300      	movs	r3, #0
 8007b76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007b78:	f7fe fdc2 	bl	8006700 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b7c:	4b5c      	ldr	r3, [pc, #368]	@ (8007cf0 <pvPortMalloc+0x184>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d101      	bne.n	8007b88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007b84:	f000 f924 	bl	8007dd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007b88:	4b5a      	ldr	r3, [pc, #360]	@ (8007cf4 <pvPortMalloc+0x188>)
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4013      	ands	r3, r2
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f040 8095 	bne.w	8007cc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d01e      	beq.n	8007bda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007b9c:	2208      	movs	r2, #8
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4413      	add	r3, r2
 8007ba2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f003 0307 	and.w	r3, r3, #7
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d015      	beq.n	8007bda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f023 0307 	bic.w	r3, r3, #7
 8007bb4:	3308      	adds	r3, #8
 8007bb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f003 0307 	and.w	r3, r3, #7
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00b      	beq.n	8007bda <pvPortMalloc+0x6e>
	__asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	617b      	str	r3, [r7, #20]
}
 8007bd4:	bf00      	nop
 8007bd6:	bf00      	nop
 8007bd8:	e7fd      	b.n	8007bd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d06f      	beq.n	8007cc0 <pvPortMalloc+0x154>
 8007be0:	4b45      	ldr	r3, [pc, #276]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d86a      	bhi.n	8007cc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007bea:	4b44      	ldr	r3, [pc, #272]	@ (8007cfc <pvPortMalloc+0x190>)
 8007bec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007bee:	4b43      	ldr	r3, [pc, #268]	@ (8007cfc <pvPortMalloc+0x190>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007bf4:	e004      	b.n	8007c00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d903      	bls.n	8007c12 <pvPortMalloc+0xa6>
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1f1      	bne.n	8007bf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007c12:	4b37      	ldr	r3, [pc, #220]	@ (8007cf0 <pvPortMalloc+0x184>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d051      	beq.n	8007cc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007c1c:	6a3b      	ldr	r3, [r7, #32]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2208      	movs	r2, #8
 8007c22:	4413      	add	r3, r2
 8007c24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	6a3b      	ldr	r3, [r7, #32]
 8007c2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c30:	685a      	ldr	r2, [r3, #4]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	1ad2      	subs	r2, r2, r3
 8007c36:	2308      	movs	r3, #8
 8007c38:	005b      	lsls	r3, r3, #1
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d920      	bls.n	8007c80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4413      	add	r3, r2
 8007c44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	f003 0307 	and.w	r3, r3, #7
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00b      	beq.n	8007c68 <pvPortMalloc+0xfc>
	__asm volatile
 8007c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c54:	f383 8811 	msr	BASEPRI, r3
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	f3bf 8f4f 	dsb	sy
 8007c60:	613b      	str	r3, [r7, #16]
}
 8007c62:	bf00      	nop
 8007c64:	bf00      	nop
 8007c66:	e7fd      	b.n	8007c64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	1ad2      	subs	r2, r2, r3
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c7a:	69b8      	ldr	r0, [r7, #24]
 8007c7c:	f000 f90a 	bl	8007e94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007c80:	4b1d      	ldr	r3, [pc, #116]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	4b1b      	ldr	r3, [pc, #108]	@ (8007d00 <pvPortMalloc+0x194>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d203      	bcs.n	8007ca2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c9a:	4b17      	ldr	r3, [pc, #92]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a18      	ldr	r2, [pc, #96]	@ (8007d00 <pvPortMalloc+0x194>)
 8007ca0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	4b13      	ldr	r3, [pc, #76]	@ (8007cf4 <pvPortMalloc+0x188>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	431a      	orrs	r2, r3
 8007cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007cb6:	4b13      	ldr	r3, [pc, #76]	@ (8007d04 <pvPortMalloc+0x198>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	4a11      	ldr	r2, [pc, #68]	@ (8007d04 <pvPortMalloc+0x198>)
 8007cbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007cc0:	f7fe fd2c 	bl	800671c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cc4:	69fb      	ldr	r3, [r7, #28]
 8007cc6:	f003 0307 	and.w	r3, r3, #7
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00b      	beq.n	8007ce6 <pvPortMalloc+0x17a>
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	60fb      	str	r3, [r7, #12]
}
 8007ce0:	bf00      	nop
 8007ce2:	bf00      	nop
 8007ce4:	e7fd      	b.n	8007ce2 <pvPortMalloc+0x176>
	return pvReturn;
 8007ce6:	69fb      	ldr	r3, [r7, #28]
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3728      	adds	r7, #40	@ 0x28
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	20004698 	.word	0x20004698
 8007cf4:	200046ac 	.word	0x200046ac
 8007cf8:	2000469c 	.word	0x2000469c
 8007cfc:	20004690 	.word	0x20004690
 8007d00:	200046a0 	.word	0x200046a0
 8007d04:	200046a4 	.word	0x200046a4

08007d08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b086      	sub	sp, #24
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d04f      	beq.n	8007dba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007d1a:	2308      	movs	r3, #8
 8007d1c:	425b      	negs	r3, r3
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	4413      	add	r3, r2
 8007d22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	4b25      	ldr	r3, [pc, #148]	@ (8007dc4 <vPortFree+0xbc>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4013      	ands	r3, r2
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d10b      	bne.n	8007d4e <vPortFree+0x46>
	__asm volatile
 8007d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3a:	f383 8811 	msr	BASEPRI, r3
 8007d3e:	f3bf 8f6f 	isb	sy
 8007d42:	f3bf 8f4f 	dsb	sy
 8007d46:	60fb      	str	r3, [r7, #12]
}
 8007d48:	bf00      	nop
 8007d4a:	bf00      	nop
 8007d4c:	e7fd      	b.n	8007d4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00b      	beq.n	8007d6e <vPortFree+0x66>
	__asm volatile
 8007d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5a:	f383 8811 	msr	BASEPRI, r3
 8007d5e:	f3bf 8f6f 	isb	sy
 8007d62:	f3bf 8f4f 	dsb	sy
 8007d66:	60bb      	str	r3, [r7, #8]
}
 8007d68:	bf00      	nop
 8007d6a:	bf00      	nop
 8007d6c:	e7fd      	b.n	8007d6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	685a      	ldr	r2, [r3, #4]
 8007d72:	4b14      	ldr	r3, [pc, #80]	@ (8007dc4 <vPortFree+0xbc>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4013      	ands	r3, r2
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01e      	beq.n	8007dba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d11a      	bne.n	8007dba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	685a      	ldr	r2, [r3, #4]
 8007d88:	4b0e      	ldr	r3, [pc, #56]	@ (8007dc4 <vPortFree+0xbc>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	43db      	mvns	r3, r3
 8007d8e:	401a      	ands	r2, r3
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d94:	f7fe fcb4 	bl	8006700 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	685a      	ldr	r2, [r3, #4]
 8007d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007dc8 <vPortFree+0xc0>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4413      	add	r3, r2
 8007da2:	4a09      	ldr	r2, [pc, #36]	@ (8007dc8 <vPortFree+0xc0>)
 8007da4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007da6:	6938      	ldr	r0, [r7, #16]
 8007da8:	f000 f874 	bl	8007e94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007dac:	4b07      	ldr	r3, [pc, #28]	@ (8007dcc <vPortFree+0xc4>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	3301      	adds	r3, #1
 8007db2:	4a06      	ldr	r2, [pc, #24]	@ (8007dcc <vPortFree+0xc4>)
 8007db4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007db6:	f7fe fcb1 	bl	800671c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007dba:	bf00      	nop
 8007dbc:	3718      	adds	r7, #24
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	200046ac 	.word	0x200046ac
 8007dc8:	2000469c 	.word	0x2000469c
 8007dcc:	200046a8 	.word	0x200046a8

08007dd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007dd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007dda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ddc:	4b27      	ldr	r3, [pc, #156]	@ (8007e7c <prvHeapInit+0xac>)
 8007dde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f003 0307 	and.w	r3, r3, #7
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00c      	beq.n	8007e04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	3307      	adds	r3, #7
 8007dee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f023 0307 	bic.w	r3, r3, #7
 8007df6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007df8:	68ba      	ldr	r2, [r7, #8]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8007e7c <prvHeapInit+0xac>)
 8007e00:	4413      	add	r3, r2
 8007e02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e08:	4a1d      	ldr	r2, [pc, #116]	@ (8007e80 <prvHeapInit+0xb0>)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8007e80 <prvHeapInit+0xb0>)
 8007e10:	2200      	movs	r2, #0
 8007e12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	4413      	add	r3, r2
 8007e1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007e1c:	2208      	movs	r2, #8
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	1a9b      	subs	r3, r3, r2
 8007e22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f023 0307 	bic.w	r3, r3, #7
 8007e2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4a15      	ldr	r2, [pc, #84]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007e32:	4b14      	ldr	r3, [pc, #80]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2200      	movs	r2, #0
 8007e38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007e3a:	4b12      	ldr	r3, [pc, #72]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	1ad2      	subs	r2, r2, r3
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007e50:	4b0c      	ldr	r3, [pc, #48]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8007e88 <prvHeapInit+0xb8>)
 8007e5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	4a09      	ldr	r2, [pc, #36]	@ (8007e8c <prvHeapInit+0xbc>)
 8007e66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e68:	4b09      	ldr	r3, [pc, #36]	@ (8007e90 <prvHeapInit+0xc0>)
 8007e6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007e6e:	601a      	str	r2, [r3, #0]
}
 8007e70:	bf00      	nop
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	20000a90 	.word	0x20000a90
 8007e80:	20004690 	.word	0x20004690
 8007e84:	20004698 	.word	0x20004698
 8007e88:	200046a0 	.word	0x200046a0
 8007e8c:	2000469c 	.word	0x2000469c
 8007e90:	200046ac 	.word	0x200046ac

08007e94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e94:	b480      	push	{r7}
 8007e96:	b085      	sub	sp, #20
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e9c:	4b28      	ldr	r3, [pc, #160]	@ (8007f40 <prvInsertBlockIntoFreeList+0xac>)
 8007e9e:	60fb      	str	r3, [r7, #12]
 8007ea0:	e002      	b.n	8007ea8 <prvInsertBlockIntoFreeList+0x14>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	60fb      	str	r3, [r7, #12]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d8f7      	bhi.n	8007ea2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d108      	bne.n	8007ed6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	441a      	add	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	441a      	add	r2, r3
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d118      	bne.n	8007f1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	4b15      	ldr	r3, [pc, #84]	@ (8007f44 <prvInsertBlockIntoFreeList+0xb0>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d00d      	beq.n	8007f12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	441a      	add	r2, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	601a      	str	r2, [r3, #0]
 8007f10:	e008      	b.n	8007f24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007f12:	4b0c      	ldr	r3, [pc, #48]	@ (8007f44 <prvInsertBlockIntoFreeList+0xb0>)
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	601a      	str	r2, [r3, #0]
 8007f1a:	e003      	b.n	8007f24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d002      	beq.n	8007f32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f32:	bf00      	nop
 8007f34:	3714      	adds	r7, #20
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr
 8007f3e:	bf00      	nop
 8007f40:	20004690 	.word	0x20004690
 8007f44:	20004698 	.word	0x20004698

08007f48 <__cvt>:
 8007f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f4c:	ec57 6b10 	vmov	r6, r7, d0
 8007f50:	2f00      	cmp	r7, #0
 8007f52:	460c      	mov	r4, r1
 8007f54:	4619      	mov	r1, r3
 8007f56:	463b      	mov	r3, r7
 8007f58:	bfbb      	ittet	lt
 8007f5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007f5e:	461f      	movlt	r7, r3
 8007f60:	2300      	movge	r3, #0
 8007f62:	232d      	movlt	r3, #45	@ 0x2d
 8007f64:	700b      	strb	r3, [r1, #0]
 8007f66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007f6c:	4691      	mov	r9, r2
 8007f6e:	f023 0820 	bic.w	r8, r3, #32
 8007f72:	bfbc      	itt	lt
 8007f74:	4632      	movlt	r2, r6
 8007f76:	4616      	movlt	r6, r2
 8007f78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f7c:	d005      	beq.n	8007f8a <__cvt+0x42>
 8007f7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007f82:	d100      	bne.n	8007f86 <__cvt+0x3e>
 8007f84:	3401      	adds	r4, #1
 8007f86:	2102      	movs	r1, #2
 8007f88:	e000      	b.n	8007f8c <__cvt+0x44>
 8007f8a:	2103      	movs	r1, #3
 8007f8c:	ab03      	add	r3, sp, #12
 8007f8e:	9301      	str	r3, [sp, #4]
 8007f90:	ab02      	add	r3, sp, #8
 8007f92:	9300      	str	r3, [sp, #0]
 8007f94:	ec47 6b10 	vmov	d0, r6, r7
 8007f98:	4653      	mov	r3, sl
 8007f9a:	4622      	mov	r2, r4
 8007f9c:	f001 f8dc 	bl	8009158 <_dtoa_r>
 8007fa0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007fa4:	4605      	mov	r5, r0
 8007fa6:	d119      	bne.n	8007fdc <__cvt+0x94>
 8007fa8:	f019 0f01 	tst.w	r9, #1
 8007fac:	d00e      	beq.n	8007fcc <__cvt+0x84>
 8007fae:	eb00 0904 	add.w	r9, r0, r4
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	4639      	mov	r1, r7
 8007fba:	f7f8 fd85 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fbe:	b108      	cbz	r0, 8007fc4 <__cvt+0x7c>
 8007fc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8007fc4:	2230      	movs	r2, #48	@ 0x30
 8007fc6:	9b03      	ldr	r3, [sp, #12]
 8007fc8:	454b      	cmp	r3, r9
 8007fca:	d31e      	bcc.n	800800a <__cvt+0xc2>
 8007fcc:	9b03      	ldr	r3, [sp, #12]
 8007fce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fd0:	1b5b      	subs	r3, r3, r5
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	6013      	str	r3, [r2, #0]
 8007fd6:	b004      	add	sp, #16
 8007fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fdc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007fe0:	eb00 0904 	add.w	r9, r0, r4
 8007fe4:	d1e5      	bne.n	8007fb2 <__cvt+0x6a>
 8007fe6:	7803      	ldrb	r3, [r0, #0]
 8007fe8:	2b30      	cmp	r3, #48	@ 0x30
 8007fea:	d10a      	bne.n	8008002 <__cvt+0xba>
 8007fec:	2200      	movs	r2, #0
 8007fee:	2300      	movs	r3, #0
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	4639      	mov	r1, r7
 8007ff4:	f7f8 fd68 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ff8:	b918      	cbnz	r0, 8008002 <__cvt+0xba>
 8007ffa:	f1c4 0401 	rsb	r4, r4, #1
 8007ffe:	f8ca 4000 	str.w	r4, [sl]
 8008002:	f8da 3000 	ldr.w	r3, [sl]
 8008006:	4499      	add	r9, r3
 8008008:	e7d3      	b.n	8007fb2 <__cvt+0x6a>
 800800a:	1c59      	adds	r1, r3, #1
 800800c:	9103      	str	r1, [sp, #12]
 800800e:	701a      	strb	r2, [r3, #0]
 8008010:	e7d9      	b.n	8007fc6 <__cvt+0x7e>

08008012 <__exponent>:
 8008012:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008014:	2900      	cmp	r1, #0
 8008016:	bfba      	itte	lt
 8008018:	4249      	neglt	r1, r1
 800801a:	232d      	movlt	r3, #45	@ 0x2d
 800801c:	232b      	movge	r3, #43	@ 0x2b
 800801e:	2909      	cmp	r1, #9
 8008020:	7002      	strb	r2, [r0, #0]
 8008022:	7043      	strb	r3, [r0, #1]
 8008024:	dd29      	ble.n	800807a <__exponent+0x68>
 8008026:	f10d 0307 	add.w	r3, sp, #7
 800802a:	461d      	mov	r5, r3
 800802c:	270a      	movs	r7, #10
 800802e:	461a      	mov	r2, r3
 8008030:	fbb1 f6f7 	udiv	r6, r1, r7
 8008034:	fb07 1416 	mls	r4, r7, r6, r1
 8008038:	3430      	adds	r4, #48	@ 0x30
 800803a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800803e:	460c      	mov	r4, r1
 8008040:	2c63      	cmp	r4, #99	@ 0x63
 8008042:	f103 33ff 	add.w	r3, r3, #4294967295
 8008046:	4631      	mov	r1, r6
 8008048:	dcf1      	bgt.n	800802e <__exponent+0x1c>
 800804a:	3130      	adds	r1, #48	@ 0x30
 800804c:	1e94      	subs	r4, r2, #2
 800804e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008052:	1c41      	adds	r1, r0, #1
 8008054:	4623      	mov	r3, r4
 8008056:	42ab      	cmp	r3, r5
 8008058:	d30a      	bcc.n	8008070 <__exponent+0x5e>
 800805a:	f10d 0309 	add.w	r3, sp, #9
 800805e:	1a9b      	subs	r3, r3, r2
 8008060:	42ac      	cmp	r4, r5
 8008062:	bf88      	it	hi
 8008064:	2300      	movhi	r3, #0
 8008066:	3302      	adds	r3, #2
 8008068:	4403      	add	r3, r0
 800806a:	1a18      	subs	r0, r3, r0
 800806c:	b003      	add	sp, #12
 800806e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008070:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008074:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008078:	e7ed      	b.n	8008056 <__exponent+0x44>
 800807a:	2330      	movs	r3, #48	@ 0x30
 800807c:	3130      	adds	r1, #48	@ 0x30
 800807e:	7083      	strb	r3, [r0, #2]
 8008080:	70c1      	strb	r1, [r0, #3]
 8008082:	1d03      	adds	r3, r0, #4
 8008084:	e7f1      	b.n	800806a <__exponent+0x58>
	...

08008088 <_printf_float>:
 8008088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800808c:	b08d      	sub	sp, #52	@ 0x34
 800808e:	460c      	mov	r4, r1
 8008090:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008094:	4616      	mov	r6, r2
 8008096:	461f      	mov	r7, r3
 8008098:	4605      	mov	r5, r0
 800809a:	f000 fee9 	bl	8008e70 <_localeconv_r>
 800809e:	6803      	ldr	r3, [r0, #0]
 80080a0:	9304      	str	r3, [sp, #16]
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7f8 f8e4 	bl	8000270 <strlen>
 80080a8:	2300      	movs	r3, #0
 80080aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80080ac:	f8d8 3000 	ldr.w	r3, [r8]
 80080b0:	9005      	str	r0, [sp, #20]
 80080b2:	3307      	adds	r3, #7
 80080b4:	f023 0307 	bic.w	r3, r3, #7
 80080b8:	f103 0208 	add.w	r2, r3, #8
 80080bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80080c0:	f8d4 b000 	ldr.w	fp, [r4]
 80080c4:	f8c8 2000 	str.w	r2, [r8]
 80080c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80080d0:	9307      	str	r3, [sp, #28]
 80080d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80080d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80080da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080de:	4b9c      	ldr	r3, [pc, #624]	@ (8008350 <_printf_float+0x2c8>)
 80080e0:	f04f 32ff 	mov.w	r2, #4294967295
 80080e4:	f7f8 fd22 	bl	8000b2c <__aeabi_dcmpun>
 80080e8:	bb70      	cbnz	r0, 8008148 <_printf_float+0xc0>
 80080ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080ee:	4b98      	ldr	r3, [pc, #608]	@ (8008350 <_printf_float+0x2c8>)
 80080f0:	f04f 32ff 	mov.w	r2, #4294967295
 80080f4:	f7f8 fcfc 	bl	8000af0 <__aeabi_dcmple>
 80080f8:	bb30      	cbnz	r0, 8008148 <_printf_float+0xc0>
 80080fa:	2200      	movs	r2, #0
 80080fc:	2300      	movs	r3, #0
 80080fe:	4640      	mov	r0, r8
 8008100:	4649      	mov	r1, r9
 8008102:	f7f8 fceb 	bl	8000adc <__aeabi_dcmplt>
 8008106:	b110      	cbz	r0, 800810e <_printf_float+0x86>
 8008108:	232d      	movs	r3, #45	@ 0x2d
 800810a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800810e:	4a91      	ldr	r2, [pc, #580]	@ (8008354 <_printf_float+0x2cc>)
 8008110:	4b91      	ldr	r3, [pc, #580]	@ (8008358 <_printf_float+0x2d0>)
 8008112:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008116:	bf8c      	ite	hi
 8008118:	4690      	movhi	r8, r2
 800811a:	4698      	movls	r8, r3
 800811c:	2303      	movs	r3, #3
 800811e:	6123      	str	r3, [r4, #16]
 8008120:	f02b 0304 	bic.w	r3, fp, #4
 8008124:	6023      	str	r3, [r4, #0]
 8008126:	f04f 0900 	mov.w	r9, #0
 800812a:	9700      	str	r7, [sp, #0]
 800812c:	4633      	mov	r3, r6
 800812e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008130:	4621      	mov	r1, r4
 8008132:	4628      	mov	r0, r5
 8008134:	f000 f9d2 	bl	80084dc <_printf_common>
 8008138:	3001      	adds	r0, #1
 800813a:	f040 808d 	bne.w	8008258 <_printf_float+0x1d0>
 800813e:	f04f 30ff 	mov.w	r0, #4294967295
 8008142:	b00d      	add	sp, #52	@ 0x34
 8008144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008148:	4642      	mov	r2, r8
 800814a:	464b      	mov	r3, r9
 800814c:	4640      	mov	r0, r8
 800814e:	4649      	mov	r1, r9
 8008150:	f7f8 fcec 	bl	8000b2c <__aeabi_dcmpun>
 8008154:	b140      	cbz	r0, 8008168 <_printf_float+0xe0>
 8008156:	464b      	mov	r3, r9
 8008158:	2b00      	cmp	r3, #0
 800815a:	bfbc      	itt	lt
 800815c:	232d      	movlt	r3, #45	@ 0x2d
 800815e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008162:	4a7e      	ldr	r2, [pc, #504]	@ (800835c <_printf_float+0x2d4>)
 8008164:	4b7e      	ldr	r3, [pc, #504]	@ (8008360 <_printf_float+0x2d8>)
 8008166:	e7d4      	b.n	8008112 <_printf_float+0x8a>
 8008168:	6863      	ldr	r3, [r4, #4]
 800816a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800816e:	9206      	str	r2, [sp, #24]
 8008170:	1c5a      	adds	r2, r3, #1
 8008172:	d13b      	bne.n	80081ec <_printf_float+0x164>
 8008174:	2306      	movs	r3, #6
 8008176:	6063      	str	r3, [r4, #4]
 8008178:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800817c:	2300      	movs	r3, #0
 800817e:	6022      	str	r2, [r4, #0]
 8008180:	9303      	str	r3, [sp, #12]
 8008182:	ab0a      	add	r3, sp, #40	@ 0x28
 8008184:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008188:	ab09      	add	r3, sp, #36	@ 0x24
 800818a:	9300      	str	r3, [sp, #0]
 800818c:	6861      	ldr	r1, [r4, #4]
 800818e:	ec49 8b10 	vmov	d0, r8, r9
 8008192:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008196:	4628      	mov	r0, r5
 8008198:	f7ff fed6 	bl	8007f48 <__cvt>
 800819c:	9b06      	ldr	r3, [sp, #24]
 800819e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80081a0:	2b47      	cmp	r3, #71	@ 0x47
 80081a2:	4680      	mov	r8, r0
 80081a4:	d129      	bne.n	80081fa <_printf_float+0x172>
 80081a6:	1cc8      	adds	r0, r1, #3
 80081a8:	db02      	blt.n	80081b0 <_printf_float+0x128>
 80081aa:	6863      	ldr	r3, [r4, #4]
 80081ac:	4299      	cmp	r1, r3
 80081ae:	dd41      	ble.n	8008234 <_printf_float+0x1ac>
 80081b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80081b4:	fa5f fa8a 	uxtb.w	sl, sl
 80081b8:	3901      	subs	r1, #1
 80081ba:	4652      	mov	r2, sl
 80081bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80081c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80081c2:	f7ff ff26 	bl	8008012 <__exponent>
 80081c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80081c8:	1813      	adds	r3, r2, r0
 80081ca:	2a01      	cmp	r2, #1
 80081cc:	4681      	mov	r9, r0
 80081ce:	6123      	str	r3, [r4, #16]
 80081d0:	dc02      	bgt.n	80081d8 <_printf_float+0x150>
 80081d2:	6822      	ldr	r2, [r4, #0]
 80081d4:	07d2      	lsls	r2, r2, #31
 80081d6:	d501      	bpl.n	80081dc <_printf_float+0x154>
 80081d8:	3301      	adds	r3, #1
 80081da:	6123      	str	r3, [r4, #16]
 80081dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d0a2      	beq.n	800812a <_printf_float+0xa2>
 80081e4:	232d      	movs	r3, #45	@ 0x2d
 80081e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081ea:	e79e      	b.n	800812a <_printf_float+0xa2>
 80081ec:	9a06      	ldr	r2, [sp, #24]
 80081ee:	2a47      	cmp	r2, #71	@ 0x47
 80081f0:	d1c2      	bne.n	8008178 <_printf_float+0xf0>
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1c0      	bne.n	8008178 <_printf_float+0xf0>
 80081f6:	2301      	movs	r3, #1
 80081f8:	e7bd      	b.n	8008176 <_printf_float+0xee>
 80081fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80081fe:	d9db      	bls.n	80081b8 <_printf_float+0x130>
 8008200:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008204:	d118      	bne.n	8008238 <_printf_float+0x1b0>
 8008206:	2900      	cmp	r1, #0
 8008208:	6863      	ldr	r3, [r4, #4]
 800820a:	dd0b      	ble.n	8008224 <_printf_float+0x19c>
 800820c:	6121      	str	r1, [r4, #16]
 800820e:	b913      	cbnz	r3, 8008216 <_printf_float+0x18e>
 8008210:	6822      	ldr	r2, [r4, #0]
 8008212:	07d0      	lsls	r0, r2, #31
 8008214:	d502      	bpl.n	800821c <_printf_float+0x194>
 8008216:	3301      	adds	r3, #1
 8008218:	440b      	add	r3, r1
 800821a:	6123      	str	r3, [r4, #16]
 800821c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800821e:	f04f 0900 	mov.w	r9, #0
 8008222:	e7db      	b.n	80081dc <_printf_float+0x154>
 8008224:	b913      	cbnz	r3, 800822c <_printf_float+0x1a4>
 8008226:	6822      	ldr	r2, [r4, #0]
 8008228:	07d2      	lsls	r2, r2, #31
 800822a:	d501      	bpl.n	8008230 <_printf_float+0x1a8>
 800822c:	3302      	adds	r3, #2
 800822e:	e7f4      	b.n	800821a <_printf_float+0x192>
 8008230:	2301      	movs	r3, #1
 8008232:	e7f2      	b.n	800821a <_printf_float+0x192>
 8008234:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008238:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800823a:	4299      	cmp	r1, r3
 800823c:	db05      	blt.n	800824a <_printf_float+0x1c2>
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	6121      	str	r1, [r4, #16]
 8008242:	07d8      	lsls	r0, r3, #31
 8008244:	d5ea      	bpl.n	800821c <_printf_float+0x194>
 8008246:	1c4b      	adds	r3, r1, #1
 8008248:	e7e7      	b.n	800821a <_printf_float+0x192>
 800824a:	2900      	cmp	r1, #0
 800824c:	bfd4      	ite	le
 800824e:	f1c1 0202 	rsble	r2, r1, #2
 8008252:	2201      	movgt	r2, #1
 8008254:	4413      	add	r3, r2
 8008256:	e7e0      	b.n	800821a <_printf_float+0x192>
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	055a      	lsls	r2, r3, #21
 800825c:	d407      	bmi.n	800826e <_printf_float+0x1e6>
 800825e:	6923      	ldr	r3, [r4, #16]
 8008260:	4642      	mov	r2, r8
 8008262:	4631      	mov	r1, r6
 8008264:	4628      	mov	r0, r5
 8008266:	47b8      	blx	r7
 8008268:	3001      	adds	r0, #1
 800826a:	d12b      	bne.n	80082c4 <_printf_float+0x23c>
 800826c:	e767      	b.n	800813e <_printf_float+0xb6>
 800826e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008272:	f240 80dd 	bls.w	8008430 <_printf_float+0x3a8>
 8008276:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800827a:	2200      	movs	r2, #0
 800827c:	2300      	movs	r3, #0
 800827e:	f7f8 fc23 	bl	8000ac8 <__aeabi_dcmpeq>
 8008282:	2800      	cmp	r0, #0
 8008284:	d033      	beq.n	80082ee <_printf_float+0x266>
 8008286:	4a37      	ldr	r2, [pc, #220]	@ (8008364 <_printf_float+0x2dc>)
 8008288:	2301      	movs	r3, #1
 800828a:	4631      	mov	r1, r6
 800828c:	4628      	mov	r0, r5
 800828e:	47b8      	blx	r7
 8008290:	3001      	adds	r0, #1
 8008292:	f43f af54 	beq.w	800813e <_printf_float+0xb6>
 8008296:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800829a:	4543      	cmp	r3, r8
 800829c:	db02      	blt.n	80082a4 <_printf_float+0x21c>
 800829e:	6823      	ldr	r3, [r4, #0]
 80082a0:	07d8      	lsls	r0, r3, #31
 80082a2:	d50f      	bpl.n	80082c4 <_printf_float+0x23c>
 80082a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082a8:	4631      	mov	r1, r6
 80082aa:	4628      	mov	r0, r5
 80082ac:	47b8      	blx	r7
 80082ae:	3001      	adds	r0, #1
 80082b0:	f43f af45 	beq.w	800813e <_printf_float+0xb6>
 80082b4:	f04f 0900 	mov.w	r9, #0
 80082b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80082bc:	f104 0a1a 	add.w	sl, r4, #26
 80082c0:	45c8      	cmp	r8, r9
 80082c2:	dc09      	bgt.n	80082d8 <_printf_float+0x250>
 80082c4:	6823      	ldr	r3, [r4, #0]
 80082c6:	079b      	lsls	r3, r3, #30
 80082c8:	f100 8103 	bmi.w	80084d2 <_printf_float+0x44a>
 80082cc:	68e0      	ldr	r0, [r4, #12]
 80082ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082d0:	4298      	cmp	r0, r3
 80082d2:	bfb8      	it	lt
 80082d4:	4618      	movlt	r0, r3
 80082d6:	e734      	b.n	8008142 <_printf_float+0xba>
 80082d8:	2301      	movs	r3, #1
 80082da:	4652      	mov	r2, sl
 80082dc:	4631      	mov	r1, r6
 80082de:	4628      	mov	r0, r5
 80082e0:	47b8      	blx	r7
 80082e2:	3001      	adds	r0, #1
 80082e4:	f43f af2b 	beq.w	800813e <_printf_float+0xb6>
 80082e8:	f109 0901 	add.w	r9, r9, #1
 80082ec:	e7e8      	b.n	80082c0 <_printf_float+0x238>
 80082ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	dc39      	bgt.n	8008368 <_printf_float+0x2e0>
 80082f4:	4a1b      	ldr	r2, [pc, #108]	@ (8008364 <_printf_float+0x2dc>)
 80082f6:	2301      	movs	r3, #1
 80082f8:	4631      	mov	r1, r6
 80082fa:	4628      	mov	r0, r5
 80082fc:	47b8      	blx	r7
 80082fe:	3001      	adds	r0, #1
 8008300:	f43f af1d 	beq.w	800813e <_printf_float+0xb6>
 8008304:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008308:	ea59 0303 	orrs.w	r3, r9, r3
 800830c:	d102      	bne.n	8008314 <_printf_float+0x28c>
 800830e:	6823      	ldr	r3, [r4, #0]
 8008310:	07d9      	lsls	r1, r3, #31
 8008312:	d5d7      	bpl.n	80082c4 <_printf_float+0x23c>
 8008314:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008318:	4631      	mov	r1, r6
 800831a:	4628      	mov	r0, r5
 800831c:	47b8      	blx	r7
 800831e:	3001      	adds	r0, #1
 8008320:	f43f af0d 	beq.w	800813e <_printf_float+0xb6>
 8008324:	f04f 0a00 	mov.w	sl, #0
 8008328:	f104 0b1a 	add.w	fp, r4, #26
 800832c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800832e:	425b      	negs	r3, r3
 8008330:	4553      	cmp	r3, sl
 8008332:	dc01      	bgt.n	8008338 <_printf_float+0x2b0>
 8008334:	464b      	mov	r3, r9
 8008336:	e793      	b.n	8008260 <_printf_float+0x1d8>
 8008338:	2301      	movs	r3, #1
 800833a:	465a      	mov	r2, fp
 800833c:	4631      	mov	r1, r6
 800833e:	4628      	mov	r0, r5
 8008340:	47b8      	blx	r7
 8008342:	3001      	adds	r0, #1
 8008344:	f43f aefb 	beq.w	800813e <_printf_float+0xb6>
 8008348:	f10a 0a01 	add.w	sl, sl, #1
 800834c:	e7ee      	b.n	800832c <_printf_float+0x2a4>
 800834e:	bf00      	nop
 8008350:	7fefffff 	.word	0x7fefffff
 8008354:	0800c808 	.word	0x0800c808
 8008358:	0800c804 	.word	0x0800c804
 800835c:	0800c810 	.word	0x0800c810
 8008360:	0800c80c 	.word	0x0800c80c
 8008364:	0800c814 	.word	0x0800c814
 8008368:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800836a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800836e:	4553      	cmp	r3, sl
 8008370:	bfa8      	it	ge
 8008372:	4653      	movge	r3, sl
 8008374:	2b00      	cmp	r3, #0
 8008376:	4699      	mov	r9, r3
 8008378:	dc36      	bgt.n	80083e8 <_printf_float+0x360>
 800837a:	f04f 0b00 	mov.w	fp, #0
 800837e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008382:	f104 021a 	add.w	r2, r4, #26
 8008386:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008388:	9306      	str	r3, [sp, #24]
 800838a:	eba3 0309 	sub.w	r3, r3, r9
 800838e:	455b      	cmp	r3, fp
 8008390:	dc31      	bgt.n	80083f6 <_printf_float+0x36e>
 8008392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008394:	459a      	cmp	sl, r3
 8008396:	dc3a      	bgt.n	800840e <_printf_float+0x386>
 8008398:	6823      	ldr	r3, [r4, #0]
 800839a:	07da      	lsls	r2, r3, #31
 800839c:	d437      	bmi.n	800840e <_printf_float+0x386>
 800839e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083a0:	ebaa 0903 	sub.w	r9, sl, r3
 80083a4:	9b06      	ldr	r3, [sp, #24]
 80083a6:	ebaa 0303 	sub.w	r3, sl, r3
 80083aa:	4599      	cmp	r9, r3
 80083ac:	bfa8      	it	ge
 80083ae:	4699      	movge	r9, r3
 80083b0:	f1b9 0f00 	cmp.w	r9, #0
 80083b4:	dc33      	bgt.n	800841e <_printf_float+0x396>
 80083b6:	f04f 0800 	mov.w	r8, #0
 80083ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083be:	f104 0b1a 	add.w	fp, r4, #26
 80083c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c4:	ebaa 0303 	sub.w	r3, sl, r3
 80083c8:	eba3 0309 	sub.w	r3, r3, r9
 80083cc:	4543      	cmp	r3, r8
 80083ce:	f77f af79 	ble.w	80082c4 <_printf_float+0x23c>
 80083d2:	2301      	movs	r3, #1
 80083d4:	465a      	mov	r2, fp
 80083d6:	4631      	mov	r1, r6
 80083d8:	4628      	mov	r0, r5
 80083da:	47b8      	blx	r7
 80083dc:	3001      	adds	r0, #1
 80083de:	f43f aeae 	beq.w	800813e <_printf_float+0xb6>
 80083e2:	f108 0801 	add.w	r8, r8, #1
 80083e6:	e7ec      	b.n	80083c2 <_printf_float+0x33a>
 80083e8:	4642      	mov	r2, r8
 80083ea:	4631      	mov	r1, r6
 80083ec:	4628      	mov	r0, r5
 80083ee:	47b8      	blx	r7
 80083f0:	3001      	adds	r0, #1
 80083f2:	d1c2      	bne.n	800837a <_printf_float+0x2f2>
 80083f4:	e6a3      	b.n	800813e <_printf_float+0xb6>
 80083f6:	2301      	movs	r3, #1
 80083f8:	4631      	mov	r1, r6
 80083fa:	4628      	mov	r0, r5
 80083fc:	9206      	str	r2, [sp, #24]
 80083fe:	47b8      	blx	r7
 8008400:	3001      	adds	r0, #1
 8008402:	f43f ae9c 	beq.w	800813e <_printf_float+0xb6>
 8008406:	9a06      	ldr	r2, [sp, #24]
 8008408:	f10b 0b01 	add.w	fp, fp, #1
 800840c:	e7bb      	b.n	8008386 <_printf_float+0x2fe>
 800840e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008412:	4631      	mov	r1, r6
 8008414:	4628      	mov	r0, r5
 8008416:	47b8      	blx	r7
 8008418:	3001      	adds	r0, #1
 800841a:	d1c0      	bne.n	800839e <_printf_float+0x316>
 800841c:	e68f      	b.n	800813e <_printf_float+0xb6>
 800841e:	9a06      	ldr	r2, [sp, #24]
 8008420:	464b      	mov	r3, r9
 8008422:	4442      	add	r2, r8
 8008424:	4631      	mov	r1, r6
 8008426:	4628      	mov	r0, r5
 8008428:	47b8      	blx	r7
 800842a:	3001      	adds	r0, #1
 800842c:	d1c3      	bne.n	80083b6 <_printf_float+0x32e>
 800842e:	e686      	b.n	800813e <_printf_float+0xb6>
 8008430:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008434:	f1ba 0f01 	cmp.w	sl, #1
 8008438:	dc01      	bgt.n	800843e <_printf_float+0x3b6>
 800843a:	07db      	lsls	r3, r3, #31
 800843c:	d536      	bpl.n	80084ac <_printf_float+0x424>
 800843e:	2301      	movs	r3, #1
 8008440:	4642      	mov	r2, r8
 8008442:	4631      	mov	r1, r6
 8008444:	4628      	mov	r0, r5
 8008446:	47b8      	blx	r7
 8008448:	3001      	adds	r0, #1
 800844a:	f43f ae78 	beq.w	800813e <_printf_float+0xb6>
 800844e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008452:	4631      	mov	r1, r6
 8008454:	4628      	mov	r0, r5
 8008456:	47b8      	blx	r7
 8008458:	3001      	adds	r0, #1
 800845a:	f43f ae70 	beq.w	800813e <_printf_float+0xb6>
 800845e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008462:	2200      	movs	r2, #0
 8008464:	2300      	movs	r3, #0
 8008466:	f10a 3aff 	add.w	sl, sl, #4294967295
 800846a:	f7f8 fb2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800846e:	b9c0      	cbnz	r0, 80084a2 <_printf_float+0x41a>
 8008470:	4653      	mov	r3, sl
 8008472:	f108 0201 	add.w	r2, r8, #1
 8008476:	4631      	mov	r1, r6
 8008478:	4628      	mov	r0, r5
 800847a:	47b8      	blx	r7
 800847c:	3001      	adds	r0, #1
 800847e:	d10c      	bne.n	800849a <_printf_float+0x412>
 8008480:	e65d      	b.n	800813e <_printf_float+0xb6>
 8008482:	2301      	movs	r3, #1
 8008484:	465a      	mov	r2, fp
 8008486:	4631      	mov	r1, r6
 8008488:	4628      	mov	r0, r5
 800848a:	47b8      	blx	r7
 800848c:	3001      	adds	r0, #1
 800848e:	f43f ae56 	beq.w	800813e <_printf_float+0xb6>
 8008492:	f108 0801 	add.w	r8, r8, #1
 8008496:	45d0      	cmp	r8, sl
 8008498:	dbf3      	blt.n	8008482 <_printf_float+0x3fa>
 800849a:	464b      	mov	r3, r9
 800849c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80084a0:	e6df      	b.n	8008262 <_printf_float+0x1da>
 80084a2:	f04f 0800 	mov.w	r8, #0
 80084a6:	f104 0b1a 	add.w	fp, r4, #26
 80084aa:	e7f4      	b.n	8008496 <_printf_float+0x40e>
 80084ac:	2301      	movs	r3, #1
 80084ae:	4642      	mov	r2, r8
 80084b0:	e7e1      	b.n	8008476 <_printf_float+0x3ee>
 80084b2:	2301      	movs	r3, #1
 80084b4:	464a      	mov	r2, r9
 80084b6:	4631      	mov	r1, r6
 80084b8:	4628      	mov	r0, r5
 80084ba:	47b8      	blx	r7
 80084bc:	3001      	adds	r0, #1
 80084be:	f43f ae3e 	beq.w	800813e <_printf_float+0xb6>
 80084c2:	f108 0801 	add.w	r8, r8, #1
 80084c6:	68e3      	ldr	r3, [r4, #12]
 80084c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80084ca:	1a5b      	subs	r3, r3, r1
 80084cc:	4543      	cmp	r3, r8
 80084ce:	dcf0      	bgt.n	80084b2 <_printf_float+0x42a>
 80084d0:	e6fc      	b.n	80082cc <_printf_float+0x244>
 80084d2:	f04f 0800 	mov.w	r8, #0
 80084d6:	f104 0919 	add.w	r9, r4, #25
 80084da:	e7f4      	b.n	80084c6 <_printf_float+0x43e>

080084dc <_printf_common>:
 80084dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084e0:	4616      	mov	r6, r2
 80084e2:	4698      	mov	r8, r3
 80084e4:	688a      	ldr	r2, [r1, #8]
 80084e6:	690b      	ldr	r3, [r1, #16]
 80084e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80084ec:	4293      	cmp	r3, r2
 80084ee:	bfb8      	it	lt
 80084f0:	4613      	movlt	r3, r2
 80084f2:	6033      	str	r3, [r6, #0]
 80084f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80084f8:	4607      	mov	r7, r0
 80084fa:	460c      	mov	r4, r1
 80084fc:	b10a      	cbz	r2, 8008502 <_printf_common+0x26>
 80084fe:	3301      	adds	r3, #1
 8008500:	6033      	str	r3, [r6, #0]
 8008502:	6823      	ldr	r3, [r4, #0]
 8008504:	0699      	lsls	r1, r3, #26
 8008506:	bf42      	ittt	mi
 8008508:	6833      	ldrmi	r3, [r6, #0]
 800850a:	3302      	addmi	r3, #2
 800850c:	6033      	strmi	r3, [r6, #0]
 800850e:	6825      	ldr	r5, [r4, #0]
 8008510:	f015 0506 	ands.w	r5, r5, #6
 8008514:	d106      	bne.n	8008524 <_printf_common+0x48>
 8008516:	f104 0a19 	add.w	sl, r4, #25
 800851a:	68e3      	ldr	r3, [r4, #12]
 800851c:	6832      	ldr	r2, [r6, #0]
 800851e:	1a9b      	subs	r3, r3, r2
 8008520:	42ab      	cmp	r3, r5
 8008522:	dc26      	bgt.n	8008572 <_printf_common+0x96>
 8008524:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008528:	6822      	ldr	r2, [r4, #0]
 800852a:	3b00      	subs	r3, #0
 800852c:	bf18      	it	ne
 800852e:	2301      	movne	r3, #1
 8008530:	0692      	lsls	r2, r2, #26
 8008532:	d42b      	bmi.n	800858c <_printf_common+0xb0>
 8008534:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008538:	4641      	mov	r1, r8
 800853a:	4638      	mov	r0, r7
 800853c:	47c8      	blx	r9
 800853e:	3001      	adds	r0, #1
 8008540:	d01e      	beq.n	8008580 <_printf_common+0xa4>
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	6922      	ldr	r2, [r4, #16]
 8008546:	f003 0306 	and.w	r3, r3, #6
 800854a:	2b04      	cmp	r3, #4
 800854c:	bf02      	ittt	eq
 800854e:	68e5      	ldreq	r5, [r4, #12]
 8008550:	6833      	ldreq	r3, [r6, #0]
 8008552:	1aed      	subeq	r5, r5, r3
 8008554:	68a3      	ldr	r3, [r4, #8]
 8008556:	bf0c      	ite	eq
 8008558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800855c:	2500      	movne	r5, #0
 800855e:	4293      	cmp	r3, r2
 8008560:	bfc4      	itt	gt
 8008562:	1a9b      	subgt	r3, r3, r2
 8008564:	18ed      	addgt	r5, r5, r3
 8008566:	2600      	movs	r6, #0
 8008568:	341a      	adds	r4, #26
 800856a:	42b5      	cmp	r5, r6
 800856c:	d11a      	bne.n	80085a4 <_printf_common+0xc8>
 800856e:	2000      	movs	r0, #0
 8008570:	e008      	b.n	8008584 <_printf_common+0xa8>
 8008572:	2301      	movs	r3, #1
 8008574:	4652      	mov	r2, sl
 8008576:	4641      	mov	r1, r8
 8008578:	4638      	mov	r0, r7
 800857a:	47c8      	blx	r9
 800857c:	3001      	adds	r0, #1
 800857e:	d103      	bne.n	8008588 <_printf_common+0xac>
 8008580:	f04f 30ff 	mov.w	r0, #4294967295
 8008584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008588:	3501      	adds	r5, #1
 800858a:	e7c6      	b.n	800851a <_printf_common+0x3e>
 800858c:	18e1      	adds	r1, r4, r3
 800858e:	1c5a      	adds	r2, r3, #1
 8008590:	2030      	movs	r0, #48	@ 0x30
 8008592:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008596:	4422      	add	r2, r4
 8008598:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800859c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80085a0:	3302      	adds	r3, #2
 80085a2:	e7c7      	b.n	8008534 <_printf_common+0x58>
 80085a4:	2301      	movs	r3, #1
 80085a6:	4622      	mov	r2, r4
 80085a8:	4641      	mov	r1, r8
 80085aa:	4638      	mov	r0, r7
 80085ac:	47c8      	blx	r9
 80085ae:	3001      	adds	r0, #1
 80085b0:	d0e6      	beq.n	8008580 <_printf_common+0xa4>
 80085b2:	3601      	adds	r6, #1
 80085b4:	e7d9      	b.n	800856a <_printf_common+0x8e>
	...

080085b8 <_printf_i>:
 80085b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085bc:	7e0f      	ldrb	r7, [r1, #24]
 80085be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80085c0:	2f78      	cmp	r7, #120	@ 0x78
 80085c2:	4691      	mov	r9, r2
 80085c4:	4680      	mov	r8, r0
 80085c6:	460c      	mov	r4, r1
 80085c8:	469a      	mov	sl, r3
 80085ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80085ce:	d807      	bhi.n	80085e0 <_printf_i+0x28>
 80085d0:	2f62      	cmp	r7, #98	@ 0x62
 80085d2:	d80a      	bhi.n	80085ea <_printf_i+0x32>
 80085d4:	2f00      	cmp	r7, #0
 80085d6:	f000 80d1 	beq.w	800877c <_printf_i+0x1c4>
 80085da:	2f58      	cmp	r7, #88	@ 0x58
 80085dc:	f000 80b8 	beq.w	8008750 <_printf_i+0x198>
 80085e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80085e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80085e8:	e03a      	b.n	8008660 <_printf_i+0xa8>
 80085ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80085ee:	2b15      	cmp	r3, #21
 80085f0:	d8f6      	bhi.n	80085e0 <_printf_i+0x28>
 80085f2:	a101      	add	r1, pc, #4	@ (adr r1, 80085f8 <_printf_i+0x40>)
 80085f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085f8:	08008651 	.word	0x08008651
 80085fc:	08008665 	.word	0x08008665
 8008600:	080085e1 	.word	0x080085e1
 8008604:	080085e1 	.word	0x080085e1
 8008608:	080085e1 	.word	0x080085e1
 800860c:	080085e1 	.word	0x080085e1
 8008610:	08008665 	.word	0x08008665
 8008614:	080085e1 	.word	0x080085e1
 8008618:	080085e1 	.word	0x080085e1
 800861c:	080085e1 	.word	0x080085e1
 8008620:	080085e1 	.word	0x080085e1
 8008624:	08008763 	.word	0x08008763
 8008628:	0800868f 	.word	0x0800868f
 800862c:	0800871d 	.word	0x0800871d
 8008630:	080085e1 	.word	0x080085e1
 8008634:	080085e1 	.word	0x080085e1
 8008638:	08008785 	.word	0x08008785
 800863c:	080085e1 	.word	0x080085e1
 8008640:	0800868f 	.word	0x0800868f
 8008644:	080085e1 	.word	0x080085e1
 8008648:	080085e1 	.word	0x080085e1
 800864c:	08008725 	.word	0x08008725
 8008650:	6833      	ldr	r3, [r6, #0]
 8008652:	1d1a      	adds	r2, r3, #4
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	6032      	str	r2, [r6, #0]
 8008658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800865c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008660:	2301      	movs	r3, #1
 8008662:	e09c      	b.n	800879e <_printf_i+0x1e6>
 8008664:	6833      	ldr	r3, [r6, #0]
 8008666:	6820      	ldr	r0, [r4, #0]
 8008668:	1d19      	adds	r1, r3, #4
 800866a:	6031      	str	r1, [r6, #0]
 800866c:	0606      	lsls	r6, r0, #24
 800866e:	d501      	bpl.n	8008674 <_printf_i+0xbc>
 8008670:	681d      	ldr	r5, [r3, #0]
 8008672:	e003      	b.n	800867c <_printf_i+0xc4>
 8008674:	0645      	lsls	r5, r0, #25
 8008676:	d5fb      	bpl.n	8008670 <_printf_i+0xb8>
 8008678:	f9b3 5000 	ldrsh.w	r5, [r3]
 800867c:	2d00      	cmp	r5, #0
 800867e:	da03      	bge.n	8008688 <_printf_i+0xd0>
 8008680:	232d      	movs	r3, #45	@ 0x2d
 8008682:	426d      	negs	r5, r5
 8008684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008688:	4858      	ldr	r0, [pc, #352]	@ (80087ec <_printf_i+0x234>)
 800868a:	230a      	movs	r3, #10
 800868c:	e011      	b.n	80086b2 <_printf_i+0xfa>
 800868e:	6821      	ldr	r1, [r4, #0]
 8008690:	6833      	ldr	r3, [r6, #0]
 8008692:	0608      	lsls	r0, r1, #24
 8008694:	f853 5b04 	ldr.w	r5, [r3], #4
 8008698:	d402      	bmi.n	80086a0 <_printf_i+0xe8>
 800869a:	0649      	lsls	r1, r1, #25
 800869c:	bf48      	it	mi
 800869e:	b2ad      	uxthmi	r5, r5
 80086a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80086a2:	4852      	ldr	r0, [pc, #328]	@ (80087ec <_printf_i+0x234>)
 80086a4:	6033      	str	r3, [r6, #0]
 80086a6:	bf14      	ite	ne
 80086a8:	230a      	movne	r3, #10
 80086aa:	2308      	moveq	r3, #8
 80086ac:	2100      	movs	r1, #0
 80086ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80086b2:	6866      	ldr	r6, [r4, #4]
 80086b4:	60a6      	str	r6, [r4, #8]
 80086b6:	2e00      	cmp	r6, #0
 80086b8:	db05      	blt.n	80086c6 <_printf_i+0x10e>
 80086ba:	6821      	ldr	r1, [r4, #0]
 80086bc:	432e      	orrs	r6, r5
 80086be:	f021 0104 	bic.w	r1, r1, #4
 80086c2:	6021      	str	r1, [r4, #0]
 80086c4:	d04b      	beq.n	800875e <_printf_i+0x1a6>
 80086c6:	4616      	mov	r6, r2
 80086c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80086cc:	fb03 5711 	mls	r7, r3, r1, r5
 80086d0:	5dc7      	ldrb	r7, [r0, r7]
 80086d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086d6:	462f      	mov	r7, r5
 80086d8:	42bb      	cmp	r3, r7
 80086da:	460d      	mov	r5, r1
 80086dc:	d9f4      	bls.n	80086c8 <_printf_i+0x110>
 80086de:	2b08      	cmp	r3, #8
 80086e0:	d10b      	bne.n	80086fa <_printf_i+0x142>
 80086e2:	6823      	ldr	r3, [r4, #0]
 80086e4:	07df      	lsls	r7, r3, #31
 80086e6:	d508      	bpl.n	80086fa <_printf_i+0x142>
 80086e8:	6923      	ldr	r3, [r4, #16]
 80086ea:	6861      	ldr	r1, [r4, #4]
 80086ec:	4299      	cmp	r1, r3
 80086ee:	bfde      	ittt	le
 80086f0:	2330      	movle	r3, #48	@ 0x30
 80086f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80086f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80086fa:	1b92      	subs	r2, r2, r6
 80086fc:	6122      	str	r2, [r4, #16]
 80086fe:	f8cd a000 	str.w	sl, [sp]
 8008702:	464b      	mov	r3, r9
 8008704:	aa03      	add	r2, sp, #12
 8008706:	4621      	mov	r1, r4
 8008708:	4640      	mov	r0, r8
 800870a:	f7ff fee7 	bl	80084dc <_printf_common>
 800870e:	3001      	adds	r0, #1
 8008710:	d14a      	bne.n	80087a8 <_printf_i+0x1f0>
 8008712:	f04f 30ff 	mov.w	r0, #4294967295
 8008716:	b004      	add	sp, #16
 8008718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800871c:	6823      	ldr	r3, [r4, #0]
 800871e:	f043 0320 	orr.w	r3, r3, #32
 8008722:	6023      	str	r3, [r4, #0]
 8008724:	4832      	ldr	r0, [pc, #200]	@ (80087f0 <_printf_i+0x238>)
 8008726:	2778      	movs	r7, #120	@ 0x78
 8008728:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800872c:	6823      	ldr	r3, [r4, #0]
 800872e:	6831      	ldr	r1, [r6, #0]
 8008730:	061f      	lsls	r7, r3, #24
 8008732:	f851 5b04 	ldr.w	r5, [r1], #4
 8008736:	d402      	bmi.n	800873e <_printf_i+0x186>
 8008738:	065f      	lsls	r7, r3, #25
 800873a:	bf48      	it	mi
 800873c:	b2ad      	uxthmi	r5, r5
 800873e:	6031      	str	r1, [r6, #0]
 8008740:	07d9      	lsls	r1, r3, #31
 8008742:	bf44      	itt	mi
 8008744:	f043 0320 	orrmi.w	r3, r3, #32
 8008748:	6023      	strmi	r3, [r4, #0]
 800874a:	b11d      	cbz	r5, 8008754 <_printf_i+0x19c>
 800874c:	2310      	movs	r3, #16
 800874e:	e7ad      	b.n	80086ac <_printf_i+0xf4>
 8008750:	4826      	ldr	r0, [pc, #152]	@ (80087ec <_printf_i+0x234>)
 8008752:	e7e9      	b.n	8008728 <_printf_i+0x170>
 8008754:	6823      	ldr	r3, [r4, #0]
 8008756:	f023 0320 	bic.w	r3, r3, #32
 800875a:	6023      	str	r3, [r4, #0]
 800875c:	e7f6      	b.n	800874c <_printf_i+0x194>
 800875e:	4616      	mov	r6, r2
 8008760:	e7bd      	b.n	80086de <_printf_i+0x126>
 8008762:	6833      	ldr	r3, [r6, #0]
 8008764:	6825      	ldr	r5, [r4, #0]
 8008766:	6961      	ldr	r1, [r4, #20]
 8008768:	1d18      	adds	r0, r3, #4
 800876a:	6030      	str	r0, [r6, #0]
 800876c:	062e      	lsls	r6, r5, #24
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	d501      	bpl.n	8008776 <_printf_i+0x1be>
 8008772:	6019      	str	r1, [r3, #0]
 8008774:	e002      	b.n	800877c <_printf_i+0x1c4>
 8008776:	0668      	lsls	r0, r5, #25
 8008778:	d5fb      	bpl.n	8008772 <_printf_i+0x1ba>
 800877a:	8019      	strh	r1, [r3, #0]
 800877c:	2300      	movs	r3, #0
 800877e:	6123      	str	r3, [r4, #16]
 8008780:	4616      	mov	r6, r2
 8008782:	e7bc      	b.n	80086fe <_printf_i+0x146>
 8008784:	6833      	ldr	r3, [r6, #0]
 8008786:	1d1a      	adds	r2, r3, #4
 8008788:	6032      	str	r2, [r6, #0]
 800878a:	681e      	ldr	r6, [r3, #0]
 800878c:	6862      	ldr	r2, [r4, #4]
 800878e:	2100      	movs	r1, #0
 8008790:	4630      	mov	r0, r6
 8008792:	f7f7 fd1d 	bl	80001d0 <memchr>
 8008796:	b108      	cbz	r0, 800879c <_printf_i+0x1e4>
 8008798:	1b80      	subs	r0, r0, r6
 800879a:	6060      	str	r0, [r4, #4]
 800879c:	6863      	ldr	r3, [r4, #4]
 800879e:	6123      	str	r3, [r4, #16]
 80087a0:	2300      	movs	r3, #0
 80087a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087a6:	e7aa      	b.n	80086fe <_printf_i+0x146>
 80087a8:	6923      	ldr	r3, [r4, #16]
 80087aa:	4632      	mov	r2, r6
 80087ac:	4649      	mov	r1, r9
 80087ae:	4640      	mov	r0, r8
 80087b0:	47d0      	blx	sl
 80087b2:	3001      	adds	r0, #1
 80087b4:	d0ad      	beq.n	8008712 <_printf_i+0x15a>
 80087b6:	6823      	ldr	r3, [r4, #0]
 80087b8:	079b      	lsls	r3, r3, #30
 80087ba:	d413      	bmi.n	80087e4 <_printf_i+0x22c>
 80087bc:	68e0      	ldr	r0, [r4, #12]
 80087be:	9b03      	ldr	r3, [sp, #12]
 80087c0:	4298      	cmp	r0, r3
 80087c2:	bfb8      	it	lt
 80087c4:	4618      	movlt	r0, r3
 80087c6:	e7a6      	b.n	8008716 <_printf_i+0x15e>
 80087c8:	2301      	movs	r3, #1
 80087ca:	4632      	mov	r2, r6
 80087cc:	4649      	mov	r1, r9
 80087ce:	4640      	mov	r0, r8
 80087d0:	47d0      	blx	sl
 80087d2:	3001      	adds	r0, #1
 80087d4:	d09d      	beq.n	8008712 <_printf_i+0x15a>
 80087d6:	3501      	adds	r5, #1
 80087d8:	68e3      	ldr	r3, [r4, #12]
 80087da:	9903      	ldr	r1, [sp, #12]
 80087dc:	1a5b      	subs	r3, r3, r1
 80087de:	42ab      	cmp	r3, r5
 80087e0:	dcf2      	bgt.n	80087c8 <_printf_i+0x210>
 80087e2:	e7eb      	b.n	80087bc <_printf_i+0x204>
 80087e4:	2500      	movs	r5, #0
 80087e6:	f104 0619 	add.w	r6, r4, #25
 80087ea:	e7f5      	b.n	80087d8 <_printf_i+0x220>
 80087ec:	0800c816 	.word	0x0800c816
 80087f0:	0800c827 	.word	0x0800c827

080087f4 <_scanf_float>:
 80087f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087f8:	b087      	sub	sp, #28
 80087fa:	4691      	mov	r9, r2
 80087fc:	9303      	str	r3, [sp, #12]
 80087fe:	688b      	ldr	r3, [r1, #8]
 8008800:	1e5a      	subs	r2, r3, #1
 8008802:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008806:	bf81      	itttt	hi
 8008808:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800880c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008810:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008814:	608b      	strhi	r3, [r1, #8]
 8008816:	680b      	ldr	r3, [r1, #0]
 8008818:	460a      	mov	r2, r1
 800881a:	f04f 0500 	mov.w	r5, #0
 800881e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008822:	f842 3b1c 	str.w	r3, [r2], #28
 8008826:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800882a:	4680      	mov	r8, r0
 800882c:	460c      	mov	r4, r1
 800882e:	bf98      	it	ls
 8008830:	f04f 0b00 	movls.w	fp, #0
 8008834:	9201      	str	r2, [sp, #4]
 8008836:	4616      	mov	r6, r2
 8008838:	46aa      	mov	sl, r5
 800883a:	462f      	mov	r7, r5
 800883c:	9502      	str	r5, [sp, #8]
 800883e:	68a2      	ldr	r2, [r4, #8]
 8008840:	b15a      	cbz	r2, 800885a <_scanf_float+0x66>
 8008842:	f8d9 3000 	ldr.w	r3, [r9]
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	2b4e      	cmp	r3, #78	@ 0x4e
 800884a:	d863      	bhi.n	8008914 <_scanf_float+0x120>
 800884c:	2b40      	cmp	r3, #64	@ 0x40
 800884e:	d83b      	bhi.n	80088c8 <_scanf_float+0xd4>
 8008850:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008854:	b2c8      	uxtb	r0, r1
 8008856:	280e      	cmp	r0, #14
 8008858:	d939      	bls.n	80088ce <_scanf_float+0xda>
 800885a:	b11f      	cbz	r7, 8008864 <_scanf_float+0x70>
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008862:	6023      	str	r3, [r4, #0]
 8008864:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008868:	f1ba 0f01 	cmp.w	sl, #1
 800886c:	f200 8114 	bhi.w	8008a98 <_scanf_float+0x2a4>
 8008870:	9b01      	ldr	r3, [sp, #4]
 8008872:	429e      	cmp	r6, r3
 8008874:	f200 8105 	bhi.w	8008a82 <_scanf_float+0x28e>
 8008878:	2001      	movs	r0, #1
 800887a:	b007      	add	sp, #28
 800887c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008880:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008884:	2a0d      	cmp	r2, #13
 8008886:	d8e8      	bhi.n	800885a <_scanf_float+0x66>
 8008888:	a101      	add	r1, pc, #4	@ (adr r1, 8008890 <_scanf_float+0x9c>)
 800888a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800888e:	bf00      	nop
 8008890:	080089d9 	.word	0x080089d9
 8008894:	0800885b 	.word	0x0800885b
 8008898:	0800885b 	.word	0x0800885b
 800889c:	0800885b 	.word	0x0800885b
 80088a0:	08008a35 	.word	0x08008a35
 80088a4:	08008a0f 	.word	0x08008a0f
 80088a8:	0800885b 	.word	0x0800885b
 80088ac:	0800885b 	.word	0x0800885b
 80088b0:	080089e7 	.word	0x080089e7
 80088b4:	0800885b 	.word	0x0800885b
 80088b8:	0800885b 	.word	0x0800885b
 80088bc:	0800885b 	.word	0x0800885b
 80088c0:	0800885b 	.word	0x0800885b
 80088c4:	080089a3 	.word	0x080089a3
 80088c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80088cc:	e7da      	b.n	8008884 <_scanf_float+0x90>
 80088ce:	290e      	cmp	r1, #14
 80088d0:	d8c3      	bhi.n	800885a <_scanf_float+0x66>
 80088d2:	a001      	add	r0, pc, #4	@ (adr r0, 80088d8 <_scanf_float+0xe4>)
 80088d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80088d8:	08008993 	.word	0x08008993
 80088dc:	0800885b 	.word	0x0800885b
 80088e0:	08008993 	.word	0x08008993
 80088e4:	08008a23 	.word	0x08008a23
 80088e8:	0800885b 	.word	0x0800885b
 80088ec:	08008935 	.word	0x08008935
 80088f0:	08008979 	.word	0x08008979
 80088f4:	08008979 	.word	0x08008979
 80088f8:	08008979 	.word	0x08008979
 80088fc:	08008979 	.word	0x08008979
 8008900:	08008979 	.word	0x08008979
 8008904:	08008979 	.word	0x08008979
 8008908:	08008979 	.word	0x08008979
 800890c:	08008979 	.word	0x08008979
 8008910:	08008979 	.word	0x08008979
 8008914:	2b6e      	cmp	r3, #110	@ 0x6e
 8008916:	d809      	bhi.n	800892c <_scanf_float+0x138>
 8008918:	2b60      	cmp	r3, #96	@ 0x60
 800891a:	d8b1      	bhi.n	8008880 <_scanf_float+0x8c>
 800891c:	2b54      	cmp	r3, #84	@ 0x54
 800891e:	d07b      	beq.n	8008a18 <_scanf_float+0x224>
 8008920:	2b59      	cmp	r3, #89	@ 0x59
 8008922:	d19a      	bne.n	800885a <_scanf_float+0x66>
 8008924:	2d07      	cmp	r5, #7
 8008926:	d198      	bne.n	800885a <_scanf_float+0x66>
 8008928:	2508      	movs	r5, #8
 800892a:	e02f      	b.n	800898c <_scanf_float+0x198>
 800892c:	2b74      	cmp	r3, #116	@ 0x74
 800892e:	d073      	beq.n	8008a18 <_scanf_float+0x224>
 8008930:	2b79      	cmp	r3, #121	@ 0x79
 8008932:	e7f6      	b.n	8008922 <_scanf_float+0x12e>
 8008934:	6821      	ldr	r1, [r4, #0]
 8008936:	05c8      	lsls	r0, r1, #23
 8008938:	d51e      	bpl.n	8008978 <_scanf_float+0x184>
 800893a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800893e:	6021      	str	r1, [r4, #0]
 8008940:	3701      	adds	r7, #1
 8008942:	f1bb 0f00 	cmp.w	fp, #0
 8008946:	d003      	beq.n	8008950 <_scanf_float+0x15c>
 8008948:	3201      	adds	r2, #1
 800894a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800894e:	60a2      	str	r2, [r4, #8]
 8008950:	68a3      	ldr	r3, [r4, #8]
 8008952:	3b01      	subs	r3, #1
 8008954:	60a3      	str	r3, [r4, #8]
 8008956:	6923      	ldr	r3, [r4, #16]
 8008958:	3301      	adds	r3, #1
 800895a:	6123      	str	r3, [r4, #16]
 800895c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008960:	3b01      	subs	r3, #1
 8008962:	2b00      	cmp	r3, #0
 8008964:	f8c9 3004 	str.w	r3, [r9, #4]
 8008968:	f340 8082 	ble.w	8008a70 <_scanf_float+0x27c>
 800896c:	f8d9 3000 	ldr.w	r3, [r9]
 8008970:	3301      	adds	r3, #1
 8008972:	f8c9 3000 	str.w	r3, [r9]
 8008976:	e762      	b.n	800883e <_scanf_float+0x4a>
 8008978:	eb1a 0105 	adds.w	r1, sl, r5
 800897c:	f47f af6d 	bne.w	800885a <_scanf_float+0x66>
 8008980:	6822      	ldr	r2, [r4, #0]
 8008982:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008986:	6022      	str	r2, [r4, #0]
 8008988:	460d      	mov	r5, r1
 800898a:	468a      	mov	sl, r1
 800898c:	f806 3b01 	strb.w	r3, [r6], #1
 8008990:	e7de      	b.n	8008950 <_scanf_float+0x15c>
 8008992:	6822      	ldr	r2, [r4, #0]
 8008994:	0610      	lsls	r0, r2, #24
 8008996:	f57f af60 	bpl.w	800885a <_scanf_float+0x66>
 800899a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800899e:	6022      	str	r2, [r4, #0]
 80089a0:	e7f4      	b.n	800898c <_scanf_float+0x198>
 80089a2:	f1ba 0f00 	cmp.w	sl, #0
 80089a6:	d10c      	bne.n	80089c2 <_scanf_float+0x1ce>
 80089a8:	b977      	cbnz	r7, 80089c8 <_scanf_float+0x1d4>
 80089aa:	6822      	ldr	r2, [r4, #0]
 80089ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80089b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80089b4:	d108      	bne.n	80089c8 <_scanf_float+0x1d4>
 80089b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80089ba:	6022      	str	r2, [r4, #0]
 80089bc:	f04f 0a01 	mov.w	sl, #1
 80089c0:	e7e4      	b.n	800898c <_scanf_float+0x198>
 80089c2:	f1ba 0f02 	cmp.w	sl, #2
 80089c6:	d050      	beq.n	8008a6a <_scanf_float+0x276>
 80089c8:	2d01      	cmp	r5, #1
 80089ca:	d002      	beq.n	80089d2 <_scanf_float+0x1de>
 80089cc:	2d04      	cmp	r5, #4
 80089ce:	f47f af44 	bne.w	800885a <_scanf_float+0x66>
 80089d2:	3501      	adds	r5, #1
 80089d4:	b2ed      	uxtb	r5, r5
 80089d6:	e7d9      	b.n	800898c <_scanf_float+0x198>
 80089d8:	f1ba 0f01 	cmp.w	sl, #1
 80089dc:	f47f af3d 	bne.w	800885a <_scanf_float+0x66>
 80089e0:	f04f 0a02 	mov.w	sl, #2
 80089e4:	e7d2      	b.n	800898c <_scanf_float+0x198>
 80089e6:	b975      	cbnz	r5, 8008a06 <_scanf_float+0x212>
 80089e8:	2f00      	cmp	r7, #0
 80089ea:	f47f af37 	bne.w	800885c <_scanf_float+0x68>
 80089ee:	6822      	ldr	r2, [r4, #0]
 80089f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80089f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80089f8:	f040 8103 	bne.w	8008c02 <_scanf_float+0x40e>
 80089fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a00:	6022      	str	r2, [r4, #0]
 8008a02:	2501      	movs	r5, #1
 8008a04:	e7c2      	b.n	800898c <_scanf_float+0x198>
 8008a06:	2d03      	cmp	r5, #3
 8008a08:	d0e3      	beq.n	80089d2 <_scanf_float+0x1de>
 8008a0a:	2d05      	cmp	r5, #5
 8008a0c:	e7df      	b.n	80089ce <_scanf_float+0x1da>
 8008a0e:	2d02      	cmp	r5, #2
 8008a10:	f47f af23 	bne.w	800885a <_scanf_float+0x66>
 8008a14:	2503      	movs	r5, #3
 8008a16:	e7b9      	b.n	800898c <_scanf_float+0x198>
 8008a18:	2d06      	cmp	r5, #6
 8008a1a:	f47f af1e 	bne.w	800885a <_scanf_float+0x66>
 8008a1e:	2507      	movs	r5, #7
 8008a20:	e7b4      	b.n	800898c <_scanf_float+0x198>
 8008a22:	6822      	ldr	r2, [r4, #0]
 8008a24:	0591      	lsls	r1, r2, #22
 8008a26:	f57f af18 	bpl.w	800885a <_scanf_float+0x66>
 8008a2a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008a2e:	6022      	str	r2, [r4, #0]
 8008a30:	9702      	str	r7, [sp, #8]
 8008a32:	e7ab      	b.n	800898c <_scanf_float+0x198>
 8008a34:	6822      	ldr	r2, [r4, #0]
 8008a36:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008a3a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008a3e:	d005      	beq.n	8008a4c <_scanf_float+0x258>
 8008a40:	0550      	lsls	r0, r2, #21
 8008a42:	f57f af0a 	bpl.w	800885a <_scanf_float+0x66>
 8008a46:	2f00      	cmp	r7, #0
 8008a48:	f000 80db 	beq.w	8008c02 <_scanf_float+0x40e>
 8008a4c:	0591      	lsls	r1, r2, #22
 8008a4e:	bf58      	it	pl
 8008a50:	9902      	ldrpl	r1, [sp, #8]
 8008a52:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a56:	bf58      	it	pl
 8008a58:	1a79      	subpl	r1, r7, r1
 8008a5a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008a5e:	bf58      	it	pl
 8008a60:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008a64:	6022      	str	r2, [r4, #0]
 8008a66:	2700      	movs	r7, #0
 8008a68:	e790      	b.n	800898c <_scanf_float+0x198>
 8008a6a:	f04f 0a03 	mov.w	sl, #3
 8008a6e:	e78d      	b.n	800898c <_scanf_float+0x198>
 8008a70:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008a74:	4649      	mov	r1, r9
 8008a76:	4640      	mov	r0, r8
 8008a78:	4798      	blx	r3
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	f43f aedf 	beq.w	800883e <_scanf_float+0x4a>
 8008a80:	e6eb      	b.n	800885a <_scanf_float+0x66>
 8008a82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a8a:	464a      	mov	r2, r9
 8008a8c:	4640      	mov	r0, r8
 8008a8e:	4798      	blx	r3
 8008a90:	6923      	ldr	r3, [r4, #16]
 8008a92:	3b01      	subs	r3, #1
 8008a94:	6123      	str	r3, [r4, #16]
 8008a96:	e6eb      	b.n	8008870 <_scanf_float+0x7c>
 8008a98:	1e6b      	subs	r3, r5, #1
 8008a9a:	2b06      	cmp	r3, #6
 8008a9c:	d824      	bhi.n	8008ae8 <_scanf_float+0x2f4>
 8008a9e:	2d02      	cmp	r5, #2
 8008aa0:	d836      	bhi.n	8008b10 <_scanf_float+0x31c>
 8008aa2:	9b01      	ldr	r3, [sp, #4]
 8008aa4:	429e      	cmp	r6, r3
 8008aa6:	f67f aee7 	bls.w	8008878 <_scanf_float+0x84>
 8008aaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008aae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ab2:	464a      	mov	r2, r9
 8008ab4:	4640      	mov	r0, r8
 8008ab6:	4798      	blx	r3
 8008ab8:	6923      	ldr	r3, [r4, #16]
 8008aba:	3b01      	subs	r3, #1
 8008abc:	6123      	str	r3, [r4, #16]
 8008abe:	e7f0      	b.n	8008aa2 <_scanf_float+0x2ae>
 8008ac0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ac4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008ac8:	464a      	mov	r2, r9
 8008aca:	4640      	mov	r0, r8
 8008acc:	4798      	blx	r3
 8008ace:	6923      	ldr	r3, [r4, #16]
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	6123      	str	r3, [r4, #16]
 8008ad4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ad8:	fa5f fa8a 	uxtb.w	sl, sl
 8008adc:	f1ba 0f02 	cmp.w	sl, #2
 8008ae0:	d1ee      	bne.n	8008ac0 <_scanf_float+0x2cc>
 8008ae2:	3d03      	subs	r5, #3
 8008ae4:	b2ed      	uxtb	r5, r5
 8008ae6:	1b76      	subs	r6, r6, r5
 8008ae8:	6823      	ldr	r3, [r4, #0]
 8008aea:	05da      	lsls	r2, r3, #23
 8008aec:	d530      	bpl.n	8008b50 <_scanf_float+0x35c>
 8008aee:	055b      	lsls	r3, r3, #21
 8008af0:	d511      	bpl.n	8008b16 <_scanf_float+0x322>
 8008af2:	9b01      	ldr	r3, [sp, #4]
 8008af4:	429e      	cmp	r6, r3
 8008af6:	f67f aebf 	bls.w	8008878 <_scanf_float+0x84>
 8008afa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008afe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b02:	464a      	mov	r2, r9
 8008b04:	4640      	mov	r0, r8
 8008b06:	4798      	blx	r3
 8008b08:	6923      	ldr	r3, [r4, #16]
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	6123      	str	r3, [r4, #16]
 8008b0e:	e7f0      	b.n	8008af2 <_scanf_float+0x2fe>
 8008b10:	46aa      	mov	sl, r5
 8008b12:	46b3      	mov	fp, r6
 8008b14:	e7de      	b.n	8008ad4 <_scanf_float+0x2e0>
 8008b16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b1a:	6923      	ldr	r3, [r4, #16]
 8008b1c:	2965      	cmp	r1, #101	@ 0x65
 8008b1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b22:	f106 35ff 	add.w	r5, r6, #4294967295
 8008b26:	6123      	str	r3, [r4, #16]
 8008b28:	d00c      	beq.n	8008b44 <_scanf_float+0x350>
 8008b2a:	2945      	cmp	r1, #69	@ 0x45
 8008b2c:	d00a      	beq.n	8008b44 <_scanf_float+0x350>
 8008b2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b32:	464a      	mov	r2, r9
 8008b34:	4640      	mov	r0, r8
 8008b36:	4798      	blx	r3
 8008b38:	6923      	ldr	r3, [r4, #16]
 8008b3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	1eb5      	subs	r5, r6, #2
 8008b42:	6123      	str	r3, [r4, #16]
 8008b44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b48:	464a      	mov	r2, r9
 8008b4a:	4640      	mov	r0, r8
 8008b4c:	4798      	blx	r3
 8008b4e:	462e      	mov	r6, r5
 8008b50:	6822      	ldr	r2, [r4, #0]
 8008b52:	f012 0210 	ands.w	r2, r2, #16
 8008b56:	d001      	beq.n	8008b5c <_scanf_float+0x368>
 8008b58:	2000      	movs	r0, #0
 8008b5a:	e68e      	b.n	800887a <_scanf_float+0x86>
 8008b5c:	7032      	strb	r2, [r6, #0]
 8008b5e:	6823      	ldr	r3, [r4, #0]
 8008b60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008b64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b68:	d125      	bne.n	8008bb6 <_scanf_float+0x3c2>
 8008b6a:	9b02      	ldr	r3, [sp, #8]
 8008b6c:	429f      	cmp	r7, r3
 8008b6e:	d00a      	beq.n	8008b86 <_scanf_float+0x392>
 8008b70:	1bda      	subs	r2, r3, r7
 8008b72:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008b76:	429e      	cmp	r6, r3
 8008b78:	bf28      	it	cs
 8008b7a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008b7e:	4922      	ldr	r1, [pc, #136]	@ (8008c08 <_scanf_float+0x414>)
 8008b80:	4630      	mov	r0, r6
 8008b82:	f000 f907 	bl	8008d94 <siprintf>
 8008b86:	9901      	ldr	r1, [sp, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	4640      	mov	r0, r8
 8008b8c:	f002 fc60 	bl	800b450 <_strtod_r>
 8008b90:	9b03      	ldr	r3, [sp, #12]
 8008b92:	6821      	ldr	r1, [r4, #0]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f011 0f02 	tst.w	r1, #2
 8008b9a:	ec57 6b10 	vmov	r6, r7, d0
 8008b9e:	f103 0204 	add.w	r2, r3, #4
 8008ba2:	d015      	beq.n	8008bd0 <_scanf_float+0x3dc>
 8008ba4:	9903      	ldr	r1, [sp, #12]
 8008ba6:	600a      	str	r2, [r1, #0]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	e9c3 6700 	strd	r6, r7, [r3]
 8008bae:	68e3      	ldr	r3, [r4, #12]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	60e3      	str	r3, [r4, #12]
 8008bb4:	e7d0      	b.n	8008b58 <_scanf_float+0x364>
 8008bb6:	9b04      	ldr	r3, [sp, #16]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d0e4      	beq.n	8008b86 <_scanf_float+0x392>
 8008bbc:	9905      	ldr	r1, [sp, #20]
 8008bbe:	230a      	movs	r3, #10
 8008bc0:	3101      	adds	r1, #1
 8008bc2:	4640      	mov	r0, r8
 8008bc4:	f002 fcc4 	bl	800b550 <_strtol_r>
 8008bc8:	9b04      	ldr	r3, [sp, #16]
 8008bca:	9e05      	ldr	r6, [sp, #20]
 8008bcc:	1ac2      	subs	r2, r0, r3
 8008bce:	e7d0      	b.n	8008b72 <_scanf_float+0x37e>
 8008bd0:	f011 0f04 	tst.w	r1, #4
 8008bd4:	9903      	ldr	r1, [sp, #12]
 8008bd6:	600a      	str	r2, [r1, #0]
 8008bd8:	d1e6      	bne.n	8008ba8 <_scanf_float+0x3b4>
 8008bda:	681d      	ldr	r5, [r3, #0]
 8008bdc:	4632      	mov	r2, r6
 8008bde:	463b      	mov	r3, r7
 8008be0:	4630      	mov	r0, r6
 8008be2:	4639      	mov	r1, r7
 8008be4:	f7f7 ffa2 	bl	8000b2c <__aeabi_dcmpun>
 8008be8:	b128      	cbz	r0, 8008bf6 <_scanf_float+0x402>
 8008bea:	4808      	ldr	r0, [pc, #32]	@ (8008c0c <_scanf_float+0x418>)
 8008bec:	f000 fa24 	bl	8009038 <nanf>
 8008bf0:	ed85 0a00 	vstr	s0, [r5]
 8008bf4:	e7db      	b.n	8008bae <_scanf_float+0x3ba>
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	4639      	mov	r1, r7
 8008bfa:	f7f7 fff5 	bl	8000be8 <__aeabi_d2f>
 8008bfe:	6028      	str	r0, [r5, #0]
 8008c00:	e7d5      	b.n	8008bae <_scanf_float+0x3ba>
 8008c02:	2700      	movs	r7, #0
 8008c04:	e62e      	b.n	8008864 <_scanf_float+0x70>
 8008c06:	bf00      	nop
 8008c08:	0800c838 	.word	0x0800c838
 8008c0c:	0800c979 	.word	0x0800c979

08008c10 <std>:
 8008c10:	2300      	movs	r3, #0
 8008c12:	b510      	push	{r4, lr}
 8008c14:	4604      	mov	r4, r0
 8008c16:	e9c0 3300 	strd	r3, r3, [r0]
 8008c1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c1e:	6083      	str	r3, [r0, #8]
 8008c20:	8181      	strh	r1, [r0, #12]
 8008c22:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c24:	81c2      	strh	r2, [r0, #14]
 8008c26:	6183      	str	r3, [r0, #24]
 8008c28:	4619      	mov	r1, r3
 8008c2a:	2208      	movs	r2, #8
 8008c2c:	305c      	adds	r0, #92	@ 0x5c
 8008c2e:	f000 f916 	bl	8008e5e <memset>
 8008c32:	4b0d      	ldr	r3, [pc, #52]	@ (8008c68 <std+0x58>)
 8008c34:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c36:	4b0d      	ldr	r3, [pc, #52]	@ (8008c6c <std+0x5c>)
 8008c38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c70 <std+0x60>)
 8008c3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c74 <std+0x64>)
 8008c40:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c42:	4b0d      	ldr	r3, [pc, #52]	@ (8008c78 <std+0x68>)
 8008c44:	6224      	str	r4, [r4, #32]
 8008c46:	429c      	cmp	r4, r3
 8008c48:	d006      	beq.n	8008c58 <std+0x48>
 8008c4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c4e:	4294      	cmp	r4, r2
 8008c50:	d002      	beq.n	8008c58 <std+0x48>
 8008c52:	33d0      	adds	r3, #208	@ 0xd0
 8008c54:	429c      	cmp	r4, r3
 8008c56:	d105      	bne.n	8008c64 <std+0x54>
 8008c58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c60:	f000 b9d8 	b.w	8009014 <__retarget_lock_init_recursive>
 8008c64:	bd10      	pop	{r4, pc}
 8008c66:	bf00      	nop
 8008c68:	08008dd9 	.word	0x08008dd9
 8008c6c:	08008dfb 	.word	0x08008dfb
 8008c70:	08008e33 	.word	0x08008e33
 8008c74:	08008e57 	.word	0x08008e57
 8008c78:	200046b0 	.word	0x200046b0

08008c7c <stdio_exit_handler>:
 8008c7c:	4a02      	ldr	r2, [pc, #8]	@ (8008c88 <stdio_exit_handler+0xc>)
 8008c7e:	4903      	ldr	r1, [pc, #12]	@ (8008c8c <stdio_exit_handler+0x10>)
 8008c80:	4803      	ldr	r0, [pc, #12]	@ (8008c90 <stdio_exit_handler+0x14>)
 8008c82:	f000 b869 	b.w	8008d58 <_fwalk_sglue>
 8008c86:	bf00      	nop
 8008c88:	20000014 	.word	0x20000014
 8008c8c:	0800b90d 	.word	0x0800b90d
 8008c90:	20000024 	.word	0x20000024

08008c94 <cleanup_stdio>:
 8008c94:	6841      	ldr	r1, [r0, #4]
 8008c96:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc8 <cleanup_stdio+0x34>)
 8008c98:	4299      	cmp	r1, r3
 8008c9a:	b510      	push	{r4, lr}
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	d001      	beq.n	8008ca4 <cleanup_stdio+0x10>
 8008ca0:	f002 fe34 	bl	800b90c <_fflush_r>
 8008ca4:	68a1      	ldr	r1, [r4, #8]
 8008ca6:	4b09      	ldr	r3, [pc, #36]	@ (8008ccc <cleanup_stdio+0x38>)
 8008ca8:	4299      	cmp	r1, r3
 8008caa:	d002      	beq.n	8008cb2 <cleanup_stdio+0x1e>
 8008cac:	4620      	mov	r0, r4
 8008cae:	f002 fe2d 	bl	800b90c <_fflush_r>
 8008cb2:	68e1      	ldr	r1, [r4, #12]
 8008cb4:	4b06      	ldr	r3, [pc, #24]	@ (8008cd0 <cleanup_stdio+0x3c>)
 8008cb6:	4299      	cmp	r1, r3
 8008cb8:	d004      	beq.n	8008cc4 <cleanup_stdio+0x30>
 8008cba:	4620      	mov	r0, r4
 8008cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cc0:	f002 be24 	b.w	800b90c <_fflush_r>
 8008cc4:	bd10      	pop	{r4, pc}
 8008cc6:	bf00      	nop
 8008cc8:	200046b0 	.word	0x200046b0
 8008ccc:	20004718 	.word	0x20004718
 8008cd0:	20004780 	.word	0x20004780

08008cd4 <global_stdio_init.part.0>:
 8008cd4:	b510      	push	{r4, lr}
 8008cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8008d04 <global_stdio_init.part.0+0x30>)
 8008cd8:	4c0b      	ldr	r4, [pc, #44]	@ (8008d08 <global_stdio_init.part.0+0x34>)
 8008cda:	4a0c      	ldr	r2, [pc, #48]	@ (8008d0c <global_stdio_init.part.0+0x38>)
 8008cdc:	601a      	str	r2, [r3, #0]
 8008cde:	4620      	mov	r0, r4
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	2104      	movs	r1, #4
 8008ce4:	f7ff ff94 	bl	8008c10 <std>
 8008ce8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008cec:	2201      	movs	r2, #1
 8008cee:	2109      	movs	r1, #9
 8008cf0:	f7ff ff8e 	bl	8008c10 <std>
 8008cf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008cf8:	2202      	movs	r2, #2
 8008cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cfe:	2112      	movs	r1, #18
 8008d00:	f7ff bf86 	b.w	8008c10 <std>
 8008d04:	200047e8 	.word	0x200047e8
 8008d08:	200046b0 	.word	0x200046b0
 8008d0c:	08008c7d 	.word	0x08008c7d

08008d10 <__sfp_lock_acquire>:
 8008d10:	4801      	ldr	r0, [pc, #4]	@ (8008d18 <__sfp_lock_acquire+0x8>)
 8008d12:	f000 b980 	b.w	8009016 <__retarget_lock_acquire_recursive>
 8008d16:	bf00      	nop
 8008d18:	200047f1 	.word	0x200047f1

08008d1c <__sfp_lock_release>:
 8008d1c:	4801      	ldr	r0, [pc, #4]	@ (8008d24 <__sfp_lock_release+0x8>)
 8008d1e:	f000 b97b 	b.w	8009018 <__retarget_lock_release_recursive>
 8008d22:	bf00      	nop
 8008d24:	200047f1 	.word	0x200047f1

08008d28 <__sinit>:
 8008d28:	b510      	push	{r4, lr}
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	f7ff fff0 	bl	8008d10 <__sfp_lock_acquire>
 8008d30:	6a23      	ldr	r3, [r4, #32]
 8008d32:	b11b      	cbz	r3, 8008d3c <__sinit+0x14>
 8008d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d38:	f7ff bff0 	b.w	8008d1c <__sfp_lock_release>
 8008d3c:	4b04      	ldr	r3, [pc, #16]	@ (8008d50 <__sinit+0x28>)
 8008d3e:	6223      	str	r3, [r4, #32]
 8008d40:	4b04      	ldr	r3, [pc, #16]	@ (8008d54 <__sinit+0x2c>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1f5      	bne.n	8008d34 <__sinit+0xc>
 8008d48:	f7ff ffc4 	bl	8008cd4 <global_stdio_init.part.0>
 8008d4c:	e7f2      	b.n	8008d34 <__sinit+0xc>
 8008d4e:	bf00      	nop
 8008d50:	08008c95 	.word	0x08008c95
 8008d54:	200047e8 	.word	0x200047e8

08008d58 <_fwalk_sglue>:
 8008d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d5c:	4607      	mov	r7, r0
 8008d5e:	4688      	mov	r8, r1
 8008d60:	4614      	mov	r4, r2
 8008d62:	2600      	movs	r6, #0
 8008d64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d68:	f1b9 0901 	subs.w	r9, r9, #1
 8008d6c:	d505      	bpl.n	8008d7a <_fwalk_sglue+0x22>
 8008d6e:	6824      	ldr	r4, [r4, #0]
 8008d70:	2c00      	cmp	r4, #0
 8008d72:	d1f7      	bne.n	8008d64 <_fwalk_sglue+0xc>
 8008d74:	4630      	mov	r0, r6
 8008d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d7a:	89ab      	ldrh	r3, [r5, #12]
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d907      	bls.n	8008d90 <_fwalk_sglue+0x38>
 8008d80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d84:	3301      	adds	r3, #1
 8008d86:	d003      	beq.n	8008d90 <_fwalk_sglue+0x38>
 8008d88:	4629      	mov	r1, r5
 8008d8a:	4638      	mov	r0, r7
 8008d8c:	47c0      	blx	r8
 8008d8e:	4306      	orrs	r6, r0
 8008d90:	3568      	adds	r5, #104	@ 0x68
 8008d92:	e7e9      	b.n	8008d68 <_fwalk_sglue+0x10>

08008d94 <siprintf>:
 8008d94:	b40e      	push	{r1, r2, r3}
 8008d96:	b510      	push	{r4, lr}
 8008d98:	b09d      	sub	sp, #116	@ 0x74
 8008d9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008d9c:	9002      	str	r0, [sp, #8]
 8008d9e:	9006      	str	r0, [sp, #24]
 8008da0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008da4:	480a      	ldr	r0, [pc, #40]	@ (8008dd0 <siprintf+0x3c>)
 8008da6:	9107      	str	r1, [sp, #28]
 8008da8:	9104      	str	r1, [sp, #16]
 8008daa:	490a      	ldr	r1, [pc, #40]	@ (8008dd4 <siprintf+0x40>)
 8008dac:	f853 2b04 	ldr.w	r2, [r3], #4
 8008db0:	9105      	str	r1, [sp, #20]
 8008db2:	2400      	movs	r4, #0
 8008db4:	a902      	add	r1, sp, #8
 8008db6:	6800      	ldr	r0, [r0, #0]
 8008db8:	9301      	str	r3, [sp, #4]
 8008dba:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008dbc:	f002 fc26 	bl	800b60c <_svfiprintf_r>
 8008dc0:	9b02      	ldr	r3, [sp, #8]
 8008dc2:	701c      	strb	r4, [r3, #0]
 8008dc4:	b01d      	add	sp, #116	@ 0x74
 8008dc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dca:	b003      	add	sp, #12
 8008dcc:	4770      	bx	lr
 8008dce:	bf00      	nop
 8008dd0:	20000020 	.word	0x20000020
 8008dd4:	ffff0208 	.word	0xffff0208

08008dd8 <__sread>:
 8008dd8:	b510      	push	{r4, lr}
 8008dda:	460c      	mov	r4, r1
 8008ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de0:	f000 f8ca 	bl	8008f78 <_read_r>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	bfab      	itete	ge
 8008de8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008dea:	89a3      	ldrhlt	r3, [r4, #12]
 8008dec:	181b      	addge	r3, r3, r0
 8008dee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008df2:	bfac      	ite	ge
 8008df4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008df6:	81a3      	strhlt	r3, [r4, #12]
 8008df8:	bd10      	pop	{r4, pc}

08008dfa <__swrite>:
 8008dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dfe:	461f      	mov	r7, r3
 8008e00:	898b      	ldrh	r3, [r1, #12]
 8008e02:	05db      	lsls	r3, r3, #23
 8008e04:	4605      	mov	r5, r0
 8008e06:	460c      	mov	r4, r1
 8008e08:	4616      	mov	r6, r2
 8008e0a:	d505      	bpl.n	8008e18 <__swrite+0x1e>
 8008e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e10:	2302      	movs	r3, #2
 8008e12:	2200      	movs	r2, #0
 8008e14:	f000 f89e 	bl	8008f54 <_lseek_r>
 8008e18:	89a3      	ldrh	r3, [r4, #12]
 8008e1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e22:	81a3      	strh	r3, [r4, #12]
 8008e24:	4632      	mov	r2, r6
 8008e26:	463b      	mov	r3, r7
 8008e28:	4628      	mov	r0, r5
 8008e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2e:	f000 b8b5 	b.w	8008f9c <_write_r>

08008e32 <__sseek>:
 8008e32:	b510      	push	{r4, lr}
 8008e34:	460c      	mov	r4, r1
 8008e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e3a:	f000 f88b 	bl	8008f54 <_lseek_r>
 8008e3e:	1c43      	adds	r3, r0, #1
 8008e40:	89a3      	ldrh	r3, [r4, #12]
 8008e42:	bf15      	itete	ne
 8008e44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008e46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008e4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008e4e:	81a3      	strheq	r3, [r4, #12]
 8008e50:	bf18      	it	ne
 8008e52:	81a3      	strhne	r3, [r4, #12]
 8008e54:	bd10      	pop	{r4, pc}

08008e56 <__sclose>:
 8008e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e5a:	f000 b80d 	b.w	8008e78 <_close_r>

08008e5e <memset>:
 8008e5e:	4402      	add	r2, r0
 8008e60:	4603      	mov	r3, r0
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d100      	bne.n	8008e68 <memset+0xa>
 8008e66:	4770      	bx	lr
 8008e68:	f803 1b01 	strb.w	r1, [r3], #1
 8008e6c:	e7f9      	b.n	8008e62 <memset+0x4>
	...

08008e70 <_localeconv_r>:
 8008e70:	4800      	ldr	r0, [pc, #0]	@ (8008e74 <_localeconv_r+0x4>)
 8008e72:	4770      	bx	lr
 8008e74:	20000160 	.word	0x20000160

08008e78 <_close_r>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	4d06      	ldr	r5, [pc, #24]	@ (8008e94 <_close_r+0x1c>)
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	4604      	mov	r4, r0
 8008e80:	4608      	mov	r0, r1
 8008e82:	602b      	str	r3, [r5, #0]
 8008e84:	f7f9 f804 	bl	8001e90 <_close>
 8008e88:	1c43      	adds	r3, r0, #1
 8008e8a:	d102      	bne.n	8008e92 <_close_r+0x1a>
 8008e8c:	682b      	ldr	r3, [r5, #0]
 8008e8e:	b103      	cbz	r3, 8008e92 <_close_r+0x1a>
 8008e90:	6023      	str	r3, [r4, #0]
 8008e92:	bd38      	pop	{r3, r4, r5, pc}
 8008e94:	200047ec 	.word	0x200047ec

08008e98 <_reclaim_reent>:
 8008e98:	4b2d      	ldr	r3, [pc, #180]	@ (8008f50 <_reclaim_reent+0xb8>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4283      	cmp	r3, r0
 8008e9e:	b570      	push	{r4, r5, r6, lr}
 8008ea0:	4604      	mov	r4, r0
 8008ea2:	d053      	beq.n	8008f4c <_reclaim_reent+0xb4>
 8008ea4:	69c3      	ldr	r3, [r0, #28]
 8008ea6:	b31b      	cbz	r3, 8008ef0 <_reclaim_reent+0x58>
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	b163      	cbz	r3, 8008ec6 <_reclaim_reent+0x2e>
 8008eac:	2500      	movs	r5, #0
 8008eae:	69e3      	ldr	r3, [r4, #28]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	5959      	ldr	r1, [r3, r5]
 8008eb4:	b9b1      	cbnz	r1, 8008ee4 <_reclaim_reent+0x4c>
 8008eb6:	3504      	adds	r5, #4
 8008eb8:	2d80      	cmp	r5, #128	@ 0x80
 8008eba:	d1f8      	bne.n	8008eae <_reclaim_reent+0x16>
 8008ebc:	69e3      	ldr	r3, [r4, #28]
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	68d9      	ldr	r1, [r3, #12]
 8008ec2:	f000 ff19 	bl	8009cf8 <_free_r>
 8008ec6:	69e3      	ldr	r3, [r4, #28]
 8008ec8:	6819      	ldr	r1, [r3, #0]
 8008eca:	b111      	cbz	r1, 8008ed2 <_reclaim_reent+0x3a>
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f000 ff13 	bl	8009cf8 <_free_r>
 8008ed2:	69e3      	ldr	r3, [r4, #28]
 8008ed4:	689d      	ldr	r5, [r3, #8]
 8008ed6:	b15d      	cbz	r5, 8008ef0 <_reclaim_reent+0x58>
 8008ed8:	4629      	mov	r1, r5
 8008eda:	4620      	mov	r0, r4
 8008edc:	682d      	ldr	r5, [r5, #0]
 8008ede:	f000 ff0b 	bl	8009cf8 <_free_r>
 8008ee2:	e7f8      	b.n	8008ed6 <_reclaim_reent+0x3e>
 8008ee4:	680e      	ldr	r6, [r1, #0]
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	f000 ff06 	bl	8009cf8 <_free_r>
 8008eec:	4631      	mov	r1, r6
 8008eee:	e7e1      	b.n	8008eb4 <_reclaim_reent+0x1c>
 8008ef0:	6961      	ldr	r1, [r4, #20]
 8008ef2:	b111      	cbz	r1, 8008efa <_reclaim_reent+0x62>
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	f000 feff 	bl	8009cf8 <_free_r>
 8008efa:	69e1      	ldr	r1, [r4, #28]
 8008efc:	b111      	cbz	r1, 8008f04 <_reclaim_reent+0x6c>
 8008efe:	4620      	mov	r0, r4
 8008f00:	f000 fefa 	bl	8009cf8 <_free_r>
 8008f04:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008f06:	b111      	cbz	r1, 8008f0e <_reclaim_reent+0x76>
 8008f08:	4620      	mov	r0, r4
 8008f0a:	f000 fef5 	bl	8009cf8 <_free_r>
 8008f0e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f10:	b111      	cbz	r1, 8008f18 <_reclaim_reent+0x80>
 8008f12:	4620      	mov	r0, r4
 8008f14:	f000 fef0 	bl	8009cf8 <_free_r>
 8008f18:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008f1a:	b111      	cbz	r1, 8008f22 <_reclaim_reent+0x8a>
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f000 feeb 	bl	8009cf8 <_free_r>
 8008f22:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008f24:	b111      	cbz	r1, 8008f2c <_reclaim_reent+0x94>
 8008f26:	4620      	mov	r0, r4
 8008f28:	f000 fee6 	bl	8009cf8 <_free_r>
 8008f2c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008f2e:	b111      	cbz	r1, 8008f36 <_reclaim_reent+0x9e>
 8008f30:	4620      	mov	r0, r4
 8008f32:	f000 fee1 	bl	8009cf8 <_free_r>
 8008f36:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008f38:	b111      	cbz	r1, 8008f40 <_reclaim_reent+0xa8>
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f000 fedc 	bl	8009cf8 <_free_r>
 8008f40:	6a23      	ldr	r3, [r4, #32]
 8008f42:	b11b      	cbz	r3, 8008f4c <_reclaim_reent+0xb4>
 8008f44:	4620      	mov	r0, r4
 8008f46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008f4a:	4718      	bx	r3
 8008f4c:	bd70      	pop	{r4, r5, r6, pc}
 8008f4e:	bf00      	nop
 8008f50:	20000020 	.word	0x20000020

08008f54 <_lseek_r>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	4d07      	ldr	r5, [pc, #28]	@ (8008f74 <_lseek_r+0x20>)
 8008f58:	4604      	mov	r4, r0
 8008f5a:	4608      	mov	r0, r1
 8008f5c:	4611      	mov	r1, r2
 8008f5e:	2200      	movs	r2, #0
 8008f60:	602a      	str	r2, [r5, #0]
 8008f62:	461a      	mov	r2, r3
 8008f64:	f7f8 ffbb 	bl	8001ede <_lseek>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	d102      	bne.n	8008f72 <_lseek_r+0x1e>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	b103      	cbz	r3, 8008f72 <_lseek_r+0x1e>
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	200047ec 	.word	0x200047ec

08008f78 <_read_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4d07      	ldr	r5, [pc, #28]	@ (8008f98 <_read_r+0x20>)
 8008f7c:	4604      	mov	r4, r0
 8008f7e:	4608      	mov	r0, r1
 8008f80:	4611      	mov	r1, r2
 8008f82:	2200      	movs	r2, #0
 8008f84:	602a      	str	r2, [r5, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	f7f8 ff49 	bl	8001e1e <_read>
 8008f8c:	1c43      	adds	r3, r0, #1
 8008f8e:	d102      	bne.n	8008f96 <_read_r+0x1e>
 8008f90:	682b      	ldr	r3, [r5, #0]
 8008f92:	b103      	cbz	r3, 8008f96 <_read_r+0x1e>
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	200047ec 	.word	0x200047ec

08008f9c <_write_r>:
 8008f9c:	b538      	push	{r3, r4, r5, lr}
 8008f9e:	4d07      	ldr	r5, [pc, #28]	@ (8008fbc <_write_r+0x20>)
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	4608      	mov	r0, r1
 8008fa4:	4611      	mov	r1, r2
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	602a      	str	r2, [r5, #0]
 8008faa:	461a      	mov	r2, r3
 8008fac:	f7f8 ff54 	bl	8001e58 <_write>
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	d102      	bne.n	8008fba <_write_r+0x1e>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	b103      	cbz	r3, 8008fba <_write_r+0x1e>
 8008fb8:	6023      	str	r3, [r4, #0]
 8008fba:	bd38      	pop	{r3, r4, r5, pc}
 8008fbc:	200047ec 	.word	0x200047ec

08008fc0 <__errno>:
 8008fc0:	4b01      	ldr	r3, [pc, #4]	@ (8008fc8 <__errno+0x8>)
 8008fc2:	6818      	ldr	r0, [r3, #0]
 8008fc4:	4770      	bx	lr
 8008fc6:	bf00      	nop
 8008fc8:	20000020 	.word	0x20000020

08008fcc <__libc_init_array>:
 8008fcc:	b570      	push	{r4, r5, r6, lr}
 8008fce:	4d0d      	ldr	r5, [pc, #52]	@ (8009004 <__libc_init_array+0x38>)
 8008fd0:	4c0d      	ldr	r4, [pc, #52]	@ (8009008 <__libc_init_array+0x3c>)
 8008fd2:	1b64      	subs	r4, r4, r5
 8008fd4:	10a4      	asrs	r4, r4, #2
 8008fd6:	2600      	movs	r6, #0
 8008fd8:	42a6      	cmp	r6, r4
 8008fda:	d109      	bne.n	8008ff0 <__libc_init_array+0x24>
 8008fdc:	4d0b      	ldr	r5, [pc, #44]	@ (800900c <__libc_init_array+0x40>)
 8008fde:	4c0c      	ldr	r4, [pc, #48]	@ (8009010 <__libc_init_array+0x44>)
 8008fe0:	f003 fb78 	bl	800c6d4 <_init>
 8008fe4:	1b64      	subs	r4, r4, r5
 8008fe6:	10a4      	asrs	r4, r4, #2
 8008fe8:	2600      	movs	r6, #0
 8008fea:	42a6      	cmp	r6, r4
 8008fec:	d105      	bne.n	8008ffa <__libc_init_array+0x2e>
 8008fee:	bd70      	pop	{r4, r5, r6, pc}
 8008ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ff4:	4798      	blx	r3
 8008ff6:	3601      	adds	r6, #1
 8008ff8:	e7ee      	b.n	8008fd8 <__libc_init_array+0xc>
 8008ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ffe:	4798      	blx	r3
 8009000:	3601      	adds	r6, #1
 8009002:	e7f2      	b.n	8008fea <__libc_init_array+0x1e>
 8009004:	0800cc34 	.word	0x0800cc34
 8009008:	0800cc34 	.word	0x0800cc34
 800900c:	0800cc34 	.word	0x0800cc34
 8009010:	0800cc38 	.word	0x0800cc38

08009014 <__retarget_lock_init_recursive>:
 8009014:	4770      	bx	lr

08009016 <__retarget_lock_acquire_recursive>:
 8009016:	4770      	bx	lr

08009018 <__retarget_lock_release_recursive>:
 8009018:	4770      	bx	lr

0800901a <memcpy>:
 800901a:	440a      	add	r2, r1
 800901c:	4291      	cmp	r1, r2
 800901e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009022:	d100      	bne.n	8009026 <memcpy+0xc>
 8009024:	4770      	bx	lr
 8009026:	b510      	push	{r4, lr}
 8009028:	f811 4b01 	ldrb.w	r4, [r1], #1
 800902c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009030:	4291      	cmp	r1, r2
 8009032:	d1f9      	bne.n	8009028 <memcpy+0xe>
 8009034:	bd10      	pop	{r4, pc}
	...

08009038 <nanf>:
 8009038:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009040 <nanf+0x8>
 800903c:	4770      	bx	lr
 800903e:	bf00      	nop
 8009040:	7fc00000 	.word	0x7fc00000

08009044 <quorem>:
 8009044:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009048:	6903      	ldr	r3, [r0, #16]
 800904a:	690c      	ldr	r4, [r1, #16]
 800904c:	42a3      	cmp	r3, r4
 800904e:	4607      	mov	r7, r0
 8009050:	db7e      	blt.n	8009150 <quorem+0x10c>
 8009052:	3c01      	subs	r4, #1
 8009054:	f101 0814 	add.w	r8, r1, #20
 8009058:	00a3      	lsls	r3, r4, #2
 800905a:	f100 0514 	add.w	r5, r0, #20
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009064:	9301      	str	r3, [sp, #4]
 8009066:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800906a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800906e:	3301      	adds	r3, #1
 8009070:	429a      	cmp	r2, r3
 8009072:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009076:	fbb2 f6f3 	udiv	r6, r2, r3
 800907a:	d32e      	bcc.n	80090da <quorem+0x96>
 800907c:	f04f 0a00 	mov.w	sl, #0
 8009080:	46c4      	mov	ip, r8
 8009082:	46ae      	mov	lr, r5
 8009084:	46d3      	mov	fp, sl
 8009086:	f85c 3b04 	ldr.w	r3, [ip], #4
 800908a:	b298      	uxth	r0, r3
 800908c:	fb06 a000 	mla	r0, r6, r0, sl
 8009090:	0c02      	lsrs	r2, r0, #16
 8009092:	0c1b      	lsrs	r3, r3, #16
 8009094:	fb06 2303 	mla	r3, r6, r3, r2
 8009098:	f8de 2000 	ldr.w	r2, [lr]
 800909c:	b280      	uxth	r0, r0
 800909e:	b292      	uxth	r2, r2
 80090a0:	1a12      	subs	r2, r2, r0
 80090a2:	445a      	add	r2, fp
 80090a4:	f8de 0000 	ldr.w	r0, [lr]
 80090a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80090b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80090b6:	b292      	uxth	r2, r2
 80090b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090bc:	45e1      	cmp	r9, ip
 80090be:	f84e 2b04 	str.w	r2, [lr], #4
 80090c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80090c6:	d2de      	bcs.n	8009086 <quorem+0x42>
 80090c8:	9b00      	ldr	r3, [sp, #0]
 80090ca:	58eb      	ldr	r3, [r5, r3]
 80090cc:	b92b      	cbnz	r3, 80090da <quorem+0x96>
 80090ce:	9b01      	ldr	r3, [sp, #4]
 80090d0:	3b04      	subs	r3, #4
 80090d2:	429d      	cmp	r5, r3
 80090d4:	461a      	mov	r2, r3
 80090d6:	d32f      	bcc.n	8009138 <quorem+0xf4>
 80090d8:	613c      	str	r4, [r7, #16]
 80090da:	4638      	mov	r0, r7
 80090dc:	f001 f9c8 	bl	800a470 <__mcmp>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	db25      	blt.n	8009130 <quorem+0xec>
 80090e4:	4629      	mov	r1, r5
 80090e6:	2000      	movs	r0, #0
 80090e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80090ec:	f8d1 c000 	ldr.w	ip, [r1]
 80090f0:	fa1f fe82 	uxth.w	lr, r2
 80090f4:	fa1f f38c 	uxth.w	r3, ip
 80090f8:	eba3 030e 	sub.w	r3, r3, lr
 80090fc:	4403      	add	r3, r0
 80090fe:	0c12      	lsrs	r2, r2, #16
 8009100:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009104:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009108:	b29b      	uxth	r3, r3
 800910a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800910e:	45c1      	cmp	r9, r8
 8009110:	f841 3b04 	str.w	r3, [r1], #4
 8009114:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009118:	d2e6      	bcs.n	80090e8 <quorem+0xa4>
 800911a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800911e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009122:	b922      	cbnz	r2, 800912e <quorem+0xea>
 8009124:	3b04      	subs	r3, #4
 8009126:	429d      	cmp	r5, r3
 8009128:	461a      	mov	r2, r3
 800912a:	d30b      	bcc.n	8009144 <quorem+0x100>
 800912c:	613c      	str	r4, [r7, #16]
 800912e:	3601      	adds	r6, #1
 8009130:	4630      	mov	r0, r6
 8009132:	b003      	add	sp, #12
 8009134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009138:	6812      	ldr	r2, [r2, #0]
 800913a:	3b04      	subs	r3, #4
 800913c:	2a00      	cmp	r2, #0
 800913e:	d1cb      	bne.n	80090d8 <quorem+0x94>
 8009140:	3c01      	subs	r4, #1
 8009142:	e7c6      	b.n	80090d2 <quorem+0x8e>
 8009144:	6812      	ldr	r2, [r2, #0]
 8009146:	3b04      	subs	r3, #4
 8009148:	2a00      	cmp	r2, #0
 800914a:	d1ef      	bne.n	800912c <quorem+0xe8>
 800914c:	3c01      	subs	r4, #1
 800914e:	e7ea      	b.n	8009126 <quorem+0xe2>
 8009150:	2000      	movs	r0, #0
 8009152:	e7ee      	b.n	8009132 <quorem+0xee>
 8009154:	0000      	movs	r0, r0
	...

08009158 <_dtoa_r>:
 8009158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800915c:	69c7      	ldr	r7, [r0, #28]
 800915e:	b097      	sub	sp, #92	@ 0x5c
 8009160:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009164:	ec55 4b10 	vmov	r4, r5, d0
 8009168:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800916a:	9107      	str	r1, [sp, #28]
 800916c:	4681      	mov	r9, r0
 800916e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009170:	9311      	str	r3, [sp, #68]	@ 0x44
 8009172:	b97f      	cbnz	r7, 8009194 <_dtoa_r+0x3c>
 8009174:	2010      	movs	r0, #16
 8009176:	f000 fe09 	bl	8009d8c <malloc>
 800917a:	4602      	mov	r2, r0
 800917c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009180:	b920      	cbnz	r0, 800918c <_dtoa_r+0x34>
 8009182:	4ba9      	ldr	r3, [pc, #676]	@ (8009428 <_dtoa_r+0x2d0>)
 8009184:	21ef      	movs	r1, #239	@ 0xef
 8009186:	48a9      	ldr	r0, [pc, #676]	@ (800942c <_dtoa_r+0x2d4>)
 8009188:	f002 fc2e 	bl	800b9e8 <__assert_func>
 800918c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009190:	6007      	str	r7, [r0, #0]
 8009192:	60c7      	str	r7, [r0, #12]
 8009194:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009198:	6819      	ldr	r1, [r3, #0]
 800919a:	b159      	cbz	r1, 80091b4 <_dtoa_r+0x5c>
 800919c:	685a      	ldr	r2, [r3, #4]
 800919e:	604a      	str	r2, [r1, #4]
 80091a0:	2301      	movs	r3, #1
 80091a2:	4093      	lsls	r3, r2
 80091a4:	608b      	str	r3, [r1, #8]
 80091a6:	4648      	mov	r0, r9
 80091a8:	f000 fee6 	bl	8009f78 <_Bfree>
 80091ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091b0:	2200      	movs	r2, #0
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	1e2b      	subs	r3, r5, #0
 80091b6:	bfb9      	ittee	lt
 80091b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80091bc:	9305      	strlt	r3, [sp, #20]
 80091be:	2300      	movge	r3, #0
 80091c0:	6033      	strge	r3, [r6, #0]
 80091c2:	9f05      	ldr	r7, [sp, #20]
 80091c4:	4b9a      	ldr	r3, [pc, #616]	@ (8009430 <_dtoa_r+0x2d8>)
 80091c6:	bfbc      	itt	lt
 80091c8:	2201      	movlt	r2, #1
 80091ca:	6032      	strlt	r2, [r6, #0]
 80091cc:	43bb      	bics	r3, r7
 80091ce:	d112      	bne.n	80091f6 <_dtoa_r+0x9e>
 80091d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091d6:	6013      	str	r3, [r2, #0]
 80091d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091dc:	4323      	orrs	r3, r4
 80091de:	f000 855a 	beq.w	8009c96 <_dtoa_r+0xb3e>
 80091e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009444 <_dtoa_r+0x2ec>
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	f000 855c 	beq.w	8009ca6 <_dtoa_r+0xb4e>
 80091ee:	f10a 0303 	add.w	r3, sl, #3
 80091f2:	f000 bd56 	b.w	8009ca2 <_dtoa_r+0xb4a>
 80091f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80091fa:	2200      	movs	r2, #0
 80091fc:	ec51 0b17 	vmov	r0, r1, d7
 8009200:	2300      	movs	r3, #0
 8009202:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009206:	f7f7 fc5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800920a:	4680      	mov	r8, r0
 800920c:	b158      	cbz	r0, 8009226 <_dtoa_r+0xce>
 800920e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009210:	2301      	movs	r3, #1
 8009212:	6013      	str	r3, [r2, #0]
 8009214:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009216:	b113      	cbz	r3, 800921e <_dtoa_r+0xc6>
 8009218:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800921a:	4b86      	ldr	r3, [pc, #536]	@ (8009434 <_dtoa_r+0x2dc>)
 800921c:	6013      	str	r3, [r2, #0]
 800921e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009448 <_dtoa_r+0x2f0>
 8009222:	f000 bd40 	b.w	8009ca6 <_dtoa_r+0xb4e>
 8009226:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800922a:	aa14      	add	r2, sp, #80	@ 0x50
 800922c:	a915      	add	r1, sp, #84	@ 0x54
 800922e:	4648      	mov	r0, r9
 8009230:	f001 fa3e 	bl	800a6b0 <__d2b>
 8009234:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009238:	9002      	str	r0, [sp, #8]
 800923a:	2e00      	cmp	r6, #0
 800923c:	d078      	beq.n	8009330 <_dtoa_r+0x1d8>
 800923e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009240:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009248:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800924c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009250:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009254:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009258:	4619      	mov	r1, r3
 800925a:	2200      	movs	r2, #0
 800925c:	4b76      	ldr	r3, [pc, #472]	@ (8009438 <_dtoa_r+0x2e0>)
 800925e:	f7f7 f813 	bl	8000288 <__aeabi_dsub>
 8009262:	a36b      	add	r3, pc, #428	@ (adr r3, 8009410 <_dtoa_r+0x2b8>)
 8009264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009268:	f7f7 f9c6 	bl	80005f8 <__aeabi_dmul>
 800926c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009418 <_dtoa_r+0x2c0>)
 800926e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009272:	f7f7 f80b 	bl	800028c <__adddf3>
 8009276:	4604      	mov	r4, r0
 8009278:	4630      	mov	r0, r6
 800927a:	460d      	mov	r5, r1
 800927c:	f7f7 f952 	bl	8000524 <__aeabi_i2d>
 8009280:	a367      	add	r3, pc, #412	@ (adr r3, 8009420 <_dtoa_r+0x2c8>)
 8009282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009286:	f7f7 f9b7 	bl	80005f8 <__aeabi_dmul>
 800928a:	4602      	mov	r2, r0
 800928c:	460b      	mov	r3, r1
 800928e:	4620      	mov	r0, r4
 8009290:	4629      	mov	r1, r5
 8009292:	f7f6 fffb 	bl	800028c <__adddf3>
 8009296:	4604      	mov	r4, r0
 8009298:	460d      	mov	r5, r1
 800929a:	f7f7 fc5d 	bl	8000b58 <__aeabi_d2iz>
 800929e:	2200      	movs	r2, #0
 80092a0:	4607      	mov	r7, r0
 80092a2:	2300      	movs	r3, #0
 80092a4:	4620      	mov	r0, r4
 80092a6:	4629      	mov	r1, r5
 80092a8:	f7f7 fc18 	bl	8000adc <__aeabi_dcmplt>
 80092ac:	b140      	cbz	r0, 80092c0 <_dtoa_r+0x168>
 80092ae:	4638      	mov	r0, r7
 80092b0:	f7f7 f938 	bl	8000524 <__aeabi_i2d>
 80092b4:	4622      	mov	r2, r4
 80092b6:	462b      	mov	r3, r5
 80092b8:	f7f7 fc06 	bl	8000ac8 <__aeabi_dcmpeq>
 80092bc:	b900      	cbnz	r0, 80092c0 <_dtoa_r+0x168>
 80092be:	3f01      	subs	r7, #1
 80092c0:	2f16      	cmp	r7, #22
 80092c2:	d852      	bhi.n	800936a <_dtoa_r+0x212>
 80092c4:	4b5d      	ldr	r3, [pc, #372]	@ (800943c <_dtoa_r+0x2e4>)
 80092c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80092d2:	f7f7 fc03 	bl	8000adc <__aeabi_dcmplt>
 80092d6:	2800      	cmp	r0, #0
 80092d8:	d049      	beq.n	800936e <_dtoa_r+0x216>
 80092da:	3f01      	subs	r7, #1
 80092dc:	2300      	movs	r3, #0
 80092de:	9310      	str	r3, [sp, #64]	@ 0x40
 80092e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092e2:	1b9b      	subs	r3, r3, r6
 80092e4:	1e5a      	subs	r2, r3, #1
 80092e6:	bf45      	ittet	mi
 80092e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80092ec:	9300      	strmi	r3, [sp, #0]
 80092ee:	2300      	movpl	r3, #0
 80092f0:	2300      	movmi	r3, #0
 80092f2:	9206      	str	r2, [sp, #24]
 80092f4:	bf54      	ite	pl
 80092f6:	9300      	strpl	r3, [sp, #0]
 80092f8:	9306      	strmi	r3, [sp, #24]
 80092fa:	2f00      	cmp	r7, #0
 80092fc:	db39      	blt.n	8009372 <_dtoa_r+0x21a>
 80092fe:	9b06      	ldr	r3, [sp, #24]
 8009300:	970d      	str	r7, [sp, #52]	@ 0x34
 8009302:	443b      	add	r3, r7
 8009304:	9306      	str	r3, [sp, #24]
 8009306:	2300      	movs	r3, #0
 8009308:	9308      	str	r3, [sp, #32]
 800930a:	9b07      	ldr	r3, [sp, #28]
 800930c:	2b09      	cmp	r3, #9
 800930e:	d863      	bhi.n	80093d8 <_dtoa_r+0x280>
 8009310:	2b05      	cmp	r3, #5
 8009312:	bfc4      	itt	gt
 8009314:	3b04      	subgt	r3, #4
 8009316:	9307      	strgt	r3, [sp, #28]
 8009318:	9b07      	ldr	r3, [sp, #28]
 800931a:	f1a3 0302 	sub.w	r3, r3, #2
 800931e:	bfcc      	ite	gt
 8009320:	2400      	movgt	r4, #0
 8009322:	2401      	movle	r4, #1
 8009324:	2b03      	cmp	r3, #3
 8009326:	d863      	bhi.n	80093f0 <_dtoa_r+0x298>
 8009328:	e8df f003 	tbb	[pc, r3]
 800932c:	2b375452 	.word	0x2b375452
 8009330:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009334:	441e      	add	r6, r3
 8009336:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800933a:	2b20      	cmp	r3, #32
 800933c:	bfc1      	itttt	gt
 800933e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009342:	409f      	lslgt	r7, r3
 8009344:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009348:	fa24 f303 	lsrgt.w	r3, r4, r3
 800934c:	bfd6      	itet	le
 800934e:	f1c3 0320 	rsble	r3, r3, #32
 8009352:	ea47 0003 	orrgt.w	r0, r7, r3
 8009356:	fa04 f003 	lslle.w	r0, r4, r3
 800935a:	f7f7 f8d3 	bl	8000504 <__aeabi_ui2d>
 800935e:	2201      	movs	r2, #1
 8009360:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009364:	3e01      	subs	r6, #1
 8009366:	9212      	str	r2, [sp, #72]	@ 0x48
 8009368:	e776      	b.n	8009258 <_dtoa_r+0x100>
 800936a:	2301      	movs	r3, #1
 800936c:	e7b7      	b.n	80092de <_dtoa_r+0x186>
 800936e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009370:	e7b6      	b.n	80092e0 <_dtoa_r+0x188>
 8009372:	9b00      	ldr	r3, [sp, #0]
 8009374:	1bdb      	subs	r3, r3, r7
 8009376:	9300      	str	r3, [sp, #0]
 8009378:	427b      	negs	r3, r7
 800937a:	9308      	str	r3, [sp, #32]
 800937c:	2300      	movs	r3, #0
 800937e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009380:	e7c3      	b.n	800930a <_dtoa_r+0x1b2>
 8009382:	2301      	movs	r3, #1
 8009384:	9309      	str	r3, [sp, #36]	@ 0x24
 8009386:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009388:	eb07 0b03 	add.w	fp, r7, r3
 800938c:	f10b 0301 	add.w	r3, fp, #1
 8009390:	2b01      	cmp	r3, #1
 8009392:	9303      	str	r3, [sp, #12]
 8009394:	bfb8      	it	lt
 8009396:	2301      	movlt	r3, #1
 8009398:	e006      	b.n	80093a8 <_dtoa_r+0x250>
 800939a:	2301      	movs	r3, #1
 800939c:	9309      	str	r3, [sp, #36]	@ 0x24
 800939e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	dd28      	ble.n	80093f6 <_dtoa_r+0x29e>
 80093a4:	469b      	mov	fp, r3
 80093a6:	9303      	str	r3, [sp, #12]
 80093a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80093ac:	2100      	movs	r1, #0
 80093ae:	2204      	movs	r2, #4
 80093b0:	f102 0514 	add.w	r5, r2, #20
 80093b4:	429d      	cmp	r5, r3
 80093b6:	d926      	bls.n	8009406 <_dtoa_r+0x2ae>
 80093b8:	6041      	str	r1, [r0, #4]
 80093ba:	4648      	mov	r0, r9
 80093bc:	f000 fd9c 	bl	8009ef8 <_Balloc>
 80093c0:	4682      	mov	sl, r0
 80093c2:	2800      	cmp	r0, #0
 80093c4:	d142      	bne.n	800944c <_dtoa_r+0x2f4>
 80093c6:	4b1e      	ldr	r3, [pc, #120]	@ (8009440 <_dtoa_r+0x2e8>)
 80093c8:	4602      	mov	r2, r0
 80093ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80093ce:	e6da      	b.n	8009186 <_dtoa_r+0x2e>
 80093d0:	2300      	movs	r3, #0
 80093d2:	e7e3      	b.n	800939c <_dtoa_r+0x244>
 80093d4:	2300      	movs	r3, #0
 80093d6:	e7d5      	b.n	8009384 <_dtoa_r+0x22c>
 80093d8:	2401      	movs	r4, #1
 80093da:	2300      	movs	r3, #0
 80093dc:	9307      	str	r3, [sp, #28]
 80093de:	9409      	str	r4, [sp, #36]	@ 0x24
 80093e0:	f04f 3bff 	mov.w	fp, #4294967295
 80093e4:	2200      	movs	r2, #0
 80093e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80093ea:	2312      	movs	r3, #18
 80093ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80093ee:	e7db      	b.n	80093a8 <_dtoa_r+0x250>
 80093f0:	2301      	movs	r3, #1
 80093f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80093f4:	e7f4      	b.n	80093e0 <_dtoa_r+0x288>
 80093f6:	f04f 0b01 	mov.w	fp, #1
 80093fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80093fe:	465b      	mov	r3, fp
 8009400:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009404:	e7d0      	b.n	80093a8 <_dtoa_r+0x250>
 8009406:	3101      	adds	r1, #1
 8009408:	0052      	lsls	r2, r2, #1
 800940a:	e7d1      	b.n	80093b0 <_dtoa_r+0x258>
 800940c:	f3af 8000 	nop.w
 8009410:	636f4361 	.word	0x636f4361
 8009414:	3fd287a7 	.word	0x3fd287a7
 8009418:	8b60c8b3 	.word	0x8b60c8b3
 800941c:	3fc68a28 	.word	0x3fc68a28
 8009420:	509f79fb 	.word	0x509f79fb
 8009424:	3fd34413 	.word	0x3fd34413
 8009428:	0800c84a 	.word	0x0800c84a
 800942c:	0800c861 	.word	0x0800c861
 8009430:	7ff00000 	.word	0x7ff00000
 8009434:	0800c815 	.word	0x0800c815
 8009438:	3ff80000 	.word	0x3ff80000
 800943c:	0800ca10 	.word	0x0800ca10
 8009440:	0800c8b9 	.word	0x0800c8b9
 8009444:	0800c846 	.word	0x0800c846
 8009448:	0800c814 	.word	0x0800c814
 800944c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009450:	6018      	str	r0, [r3, #0]
 8009452:	9b03      	ldr	r3, [sp, #12]
 8009454:	2b0e      	cmp	r3, #14
 8009456:	f200 80a1 	bhi.w	800959c <_dtoa_r+0x444>
 800945a:	2c00      	cmp	r4, #0
 800945c:	f000 809e 	beq.w	800959c <_dtoa_r+0x444>
 8009460:	2f00      	cmp	r7, #0
 8009462:	dd33      	ble.n	80094cc <_dtoa_r+0x374>
 8009464:	4b9c      	ldr	r3, [pc, #624]	@ (80096d8 <_dtoa_r+0x580>)
 8009466:	f007 020f 	and.w	r2, r7, #15
 800946a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800946e:	ed93 7b00 	vldr	d7, [r3]
 8009472:	05f8      	lsls	r0, r7, #23
 8009474:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009478:	ea4f 1427 	mov.w	r4, r7, asr #4
 800947c:	d516      	bpl.n	80094ac <_dtoa_r+0x354>
 800947e:	4b97      	ldr	r3, [pc, #604]	@ (80096dc <_dtoa_r+0x584>)
 8009480:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009484:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009488:	f7f7 f9e0 	bl	800084c <__aeabi_ddiv>
 800948c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009490:	f004 040f 	and.w	r4, r4, #15
 8009494:	2603      	movs	r6, #3
 8009496:	4d91      	ldr	r5, [pc, #580]	@ (80096dc <_dtoa_r+0x584>)
 8009498:	b954      	cbnz	r4, 80094b0 <_dtoa_r+0x358>
 800949a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800949e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094a2:	f7f7 f9d3 	bl	800084c <__aeabi_ddiv>
 80094a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094aa:	e028      	b.n	80094fe <_dtoa_r+0x3a6>
 80094ac:	2602      	movs	r6, #2
 80094ae:	e7f2      	b.n	8009496 <_dtoa_r+0x33e>
 80094b0:	07e1      	lsls	r1, r4, #31
 80094b2:	d508      	bpl.n	80094c6 <_dtoa_r+0x36e>
 80094b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094bc:	f7f7 f89c 	bl	80005f8 <__aeabi_dmul>
 80094c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80094c4:	3601      	adds	r6, #1
 80094c6:	1064      	asrs	r4, r4, #1
 80094c8:	3508      	adds	r5, #8
 80094ca:	e7e5      	b.n	8009498 <_dtoa_r+0x340>
 80094cc:	f000 80af 	beq.w	800962e <_dtoa_r+0x4d6>
 80094d0:	427c      	negs	r4, r7
 80094d2:	4b81      	ldr	r3, [pc, #516]	@ (80096d8 <_dtoa_r+0x580>)
 80094d4:	4d81      	ldr	r5, [pc, #516]	@ (80096dc <_dtoa_r+0x584>)
 80094d6:	f004 020f 	and.w	r2, r4, #15
 80094da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094e6:	f7f7 f887 	bl	80005f8 <__aeabi_dmul>
 80094ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094ee:	1124      	asrs	r4, r4, #4
 80094f0:	2300      	movs	r3, #0
 80094f2:	2602      	movs	r6, #2
 80094f4:	2c00      	cmp	r4, #0
 80094f6:	f040 808f 	bne.w	8009618 <_dtoa_r+0x4c0>
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1d3      	bne.n	80094a6 <_dtoa_r+0x34e>
 80094fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009500:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009504:	2b00      	cmp	r3, #0
 8009506:	f000 8094 	beq.w	8009632 <_dtoa_r+0x4da>
 800950a:	4b75      	ldr	r3, [pc, #468]	@ (80096e0 <_dtoa_r+0x588>)
 800950c:	2200      	movs	r2, #0
 800950e:	4620      	mov	r0, r4
 8009510:	4629      	mov	r1, r5
 8009512:	f7f7 fae3 	bl	8000adc <__aeabi_dcmplt>
 8009516:	2800      	cmp	r0, #0
 8009518:	f000 808b 	beq.w	8009632 <_dtoa_r+0x4da>
 800951c:	9b03      	ldr	r3, [sp, #12]
 800951e:	2b00      	cmp	r3, #0
 8009520:	f000 8087 	beq.w	8009632 <_dtoa_r+0x4da>
 8009524:	f1bb 0f00 	cmp.w	fp, #0
 8009528:	dd34      	ble.n	8009594 <_dtoa_r+0x43c>
 800952a:	4620      	mov	r0, r4
 800952c:	4b6d      	ldr	r3, [pc, #436]	@ (80096e4 <_dtoa_r+0x58c>)
 800952e:	2200      	movs	r2, #0
 8009530:	4629      	mov	r1, r5
 8009532:	f7f7 f861 	bl	80005f8 <__aeabi_dmul>
 8009536:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800953a:	f107 38ff 	add.w	r8, r7, #4294967295
 800953e:	3601      	adds	r6, #1
 8009540:	465c      	mov	r4, fp
 8009542:	4630      	mov	r0, r6
 8009544:	f7f6 ffee 	bl	8000524 <__aeabi_i2d>
 8009548:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800954c:	f7f7 f854 	bl	80005f8 <__aeabi_dmul>
 8009550:	4b65      	ldr	r3, [pc, #404]	@ (80096e8 <_dtoa_r+0x590>)
 8009552:	2200      	movs	r2, #0
 8009554:	f7f6 fe9a 	bl	800028c <__adddf3>
 8009558:	4605      	mov	r5, r0
 800955a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800955e:	2c00      	cmp	r4, #0
 8009560:	d16a      	bne.n	8009638 <_dtoa_r+0x4e0>
 8009562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009566:	4b61      	ldr	r3, [pc, #388]	@ (80096ec <_dtoa_r+0x594>)
 8009568:	2200      	movs	r2, #0
 800956a:	f7f6 fe8d 	bl	8000288 <__aeabi_dsub>
 800956e:	4602      	mov	r2, r0
 8009570:	460b      	mov	r3, r1
 8009572:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009576:	462a      	mov	r2, r5
 8009578:	4633      	mov	r3, r6
 800957a:	f7f7 facd 	bl	8000b18 <__aeabi_dcmpgt>
 800957e:	2800      	cmp	r0, #0
 8009580:	f040 8298 	bne.w	8009ab4 <_dtoa_r+0x95c>
 8009584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009588:	462a      	mov	r2, r5
 800958a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800958e:	f7f7 faa5 	bl	8000adc <__aeabi_dcmplt>
 8009592:	bb38      	cbnz	r0, 80095e4 <_dtoa_r+0x48c>
 8009594:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009598:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800959c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800959e:	2b00      	cmp	r3, #0
 80095a0:	f2c0 8157 	blt.w	8009852 <_dtoa_r+0x6fa>
 80095a4:	2f0e      	cmp	r7, #14
 80095a6:	f300 8154 	bgt.w	8009852 <_dtoa_r+0x6fa>
 80095aa:	4b4b      	ldr	r3, [pc, #300]	@ (80096d8 <_dtoa_r+0x580>)
 80095ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80095b0:	ed93 7b00 	vldr	d7, [r3]
 80095b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	ed8d 7b00 	vstr	d7, [sp]
 80095bc:	f280 80e5 	bge.w	800978a <_dtoa_r+0x632>
 80095c0:	9b03      	ldr	r3, [sp, #12]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f300 80e1 	bgt.w	800978a <_dtoa_r+0x632>
 80095c8:	d10c      	bne.n	80095e4 <_dtoa_r+0x48c>
 80095ca:	4b48      	ldr	r3, [pc, #288]	@ (80096ec <_dtoa_r+0x594>)
 80095cc:	2200      	movs	r2, #0
 80095ce:	ec51 0b17 	vmov	r0, r1, d7
 80095d2:	f7f7 f811 	bl	80005f8 <__aeabi_dmul>
 80095d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095da:	f7f7 fa93 	bl	8000b04 <__aeabi_dcmpge>
 80095de:	2800      	cmp	r0, #0
 80095e0:	f000 8266 	beq.w	8009ab0 <_dtoa_r+0x958>
 80095e4:	2400      	movs	r4, #0
 80095e6:	4625      	mov	r5, r4
 80095e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095ea:	4656      	mov	r6, sl
 80095ec:	ea6f 0803 	mvn.w	r8, r3
 80095f0:	2700      	movs	r7, #0
 80095f2:	4621      	mov	r1, r4
 80095f4:	4648      	mov	r0, r9
 80095f6:	f000 fcbf 	bl	8009f78 <_Bfree>
 80095fa:	2d00      	cmp	r5, #0
 80095fc:	f000 80bd 	beq.w	800977a <_dtoa_r+0x622>
 8009600:	b12f      	cbz	r7, 800960e <_dtoa_r+0x4b6>
 8009602:	42af      	cmp	r7, r5
 8009604:	d003      	beq.n	800960e <_dtoa_r+0x4b6>
 8009606:	4639      	mov	r1, r7
 8009608:	4648      	mov	r0, r9
 800960a:	f000 fcb5 	bl	8009f78 <_Bfree>
 800960e:	4629      	mov	r1, r5
 8009610:	4648      	mov	r0, r9
 8009612:	f000 fcb1 	bl	8009f78 <_Bfree>
 8009616:	e0b0      	b.n	800977a <_dtoa_r+0x622>
 8009618:	07e2      	lsls	r2, r4, #31
 800961a:	d505      	bpl.n	8009628 <_dtoa_r+0x4d0>
 800961c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009620:	f7f6 ffea 	bl	80005f8 <__aeabi_dmul>
 8009624:	3601      	adds	r6, #1
 8009626:	2301      	movs	r3, #1
 8009628:	1064      	asrs	r4, r4, #1
 800962a:	3508      	adds	r5, #8
 800962c:	e762      	b.n	80094f4 <_dtoa_r+0x39c>
 800962e:	2602      	movs	r6, #2
 8009630:	e765      	b.n	80094fe <_dtoa_r+0x3a6>
 8009632:	9c03      	ldr	r4, [sp, #12]
 8009634:	46b8      	mov	r8, r7
 8009636:	e784      	b.n	8009542 <_dtoa_r+0x3ea>
 8009638:	4b27      	ldr	r3, [pc, #156]	@ (80096d8 <_dtoa_r+0x580>)
 800963a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800963c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009640:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009644:	4454      	add	r4, sl
 8009646:	2900      	cmp	r1, #0
 8009648:	d054      	beq.n	80096f4 <_dtoa_r+0x59c>
 800964a:	4929      	ldr	r1, [pc, #164]	@ (80096f0 <_dtoa_r+0x598>)
 800964c:	2000      	movs	r0, #0
 800964e:	f7f7 f8fd 	bl	800084c <__aeabi_ddiv>
 8009652:	4633      	mov	r3, r6
 8009654:	462a      	mov	r2, r5
 8009656:	f7f6 fe17 	bl	8000288 <__aeabi_dsub>
 800965a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800965e:	4656      	mov	r6, sl
 8009660:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009664:	f7f7 fa78 	bl	8000b58 <__aeabi_d2iz>
 8009668:	4605      	mov	r5, r0
 800966a:	f7f6 ff5b 	bl	8000524 <__aeabi_i2d>
 800966e:	4602      	mov	r2, r0
 8009670:	460b      	mov	r3, r1
 8009672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009676:	f7f6 fe07 	bl	8000288 <__aeabi_dsub>
 800967a:	3530      	adds	r5, #48	@ 0x30
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009684:	f806 5b01 	strb.w	r5, [r6], #1
 8009688:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800968c:	f7f7 fa26 	bl	8000adc <__aeabi_dcmplt>
 8009690:	2800      	cmp	r0, #0
 8009692:	d172      	bne.n	800977a <_dtoa_r+0x622>
 8009694:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009698:	4911      	ldr	r1, [pc, #68]	@ (80096e0 <_dtoa_r+0x588>)
 800969a:	2000      	movs	r0, #0
 800969c:	f7f6 fdf4 	bl	8000288 <__aeabi_dsub>
 80096a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80096a4:	f7f7 fa1a 	bl	8000adc <__aeabi_dcmplt>
 80096a8:	2800      	cmp	r0, #0
 80096aa:	f040 80b4 	bne.w	8009816 <_dtoa_r+0x6be>
 80096ae:	42a6      	cmp	r6, r4
 80096b0:	f43f af70 	beq.w	8009594 <_dtoa_r+0x43c>
 80096b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096b8:	4b0a      	ldr	r3, [pc, #40]	@ (80096e4 <_dtoa_r+0x58c>)
 80096ba:	2200      	movs	r2, #0
 80096bc:	f7f6 ff9c 	bl	80005f8 <__aeabi_dmul>
 80096c0:	4b08      	ldr	r3, [pc, #32]	@ (80096e4 <_dtoa_r+0x58c>)
 80096c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096c6:	2200      	movs	r2, #0
 80096c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096cc:	f7f6 ff94 	bl	80005f8 <__aeabi_dmul>
 80096d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096d4:	e7c4      	b.n	8009660 <_dtoa_r+0x508>
 80096d6:	bf00      	nop
 80096d8:	0800ca10 	.word	0x0800ca10
 80096dc:	0800c9e8 	.word	0x0800c9e8
 80096e0:	3ff00000 	.word	0x3ff00000
 80096e4:	40240000 	.word	0x40240000
 80096e8:	401c0000 	.word	0x401c0000
 80096ec:	40140000 	.word	0x40140000
 80096f0:	3fe00000 	.word	0x3fe00000
 80096f4:	4631      	mov	r1, r6
 80096f6:	4628      	mov	r0, r5
 80096f8:	f7f6 ff7e 	bl	80005f8 <__aeabi_dmul>
 80096fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009700:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009702:	4656      	mov	r6, sl
 8009704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009708:	f7f7 fa26 	bl	8000b58 <__aeabi_d2iz>
 800970c:	4605      	mov	r5, r0
 800970e:	f7f6 ff09 	bl	8000524 <__aeabi_i2d>
 8009712:	4602      	mov	r2, r0
 8009714:	460b      	mov	r3, r1
 8009716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800971a:	f7f6 fdb5 	bl	8000288 <__aeabi_dsub>
 800971e:	3530      	adds	r5, #48	@ 0x30
 8009720:	f806 5b01 	strb.w	r5, [r6], #1
 8009724:	4602      	mov	r2, r0
 8009726:	460b      	mov	r3, r1
 8009728:	42a6      	cmp	r6, r4
 800972a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800972e:	f04f 0200 	mov.w	r2, #0
 8009732:	d124      	bne.n	800977e <_dtoa_r+0x626>
 8009734:	4baf      	ldr	r3, [pc, #700]	@ (80099f4 <_dtoa_r+0x89c>)
 8009736:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800973a:	f7f6 fda7 	bl	800028c <__adddf3>
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009746:	f7f7 f9e7 	bl	8000b18 <__aeabi_dcmpgt>
 800974a:	2800      	cmp	r0, #0
 800974c:	d163      	bne.n	8009816 <_dtoa_r+0x6be>
 800974e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009752:	49a8      	ldr	r1, [pc, #672]	@ (80099f4 <_dtoa_r+0x89c>)
 8009754:	2000      	movs	r0, #0
 8009756:	f7f6 fd97 	bl	8000288 <__aeabi_dsub>
 800975a:	4602      	mov	r2, r0
 800975c:	460b      	mov	r3, r1
 800975e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009762:	f7f7 f9bb 	bl	8000adc <__aeabi_dcmplt>
 8009766:	2800      	cmp	r0, #0
 8009768:	f43f af14 	beq.w	8009594 <_dtoa_r+0x43c>
 800976c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800976e:	1e73      	subs	r3, r6, #1
 8009770:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009772:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009776:	2b30      	cmp	r3, #48	@ 0x30
 8009778:	d0f8      	beq.n	800976c <_dtoa_r+0x614>
 800977a:	4647      	mov	r7, r8
 800977c:	e03b      	b.n	80097f6 <_dtoa_r+0x69e>
 800977e:	4b9e      	ldr	r3, [pc, #632]	@ (80099f8 <_dtoa_r+0x8a0>)
 8009780:	f7f6 ff3a 	bl	80005f8 <__aeabi_dmul>
 8009784:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009788:	e7bc      	b.n	8009704 <_dtoa_r+0x5ac>
 800978a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800978e:	4656      	mov	r6, sl
 8009790:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009794:	4620      	mov	r0, r4
 8009796:	4629      	mov	r1, r5
 8009798:	f7f7 f858 	bl	800084c <__aeabi_ddiv>
 800979c:	f7f7 f9dc 	bl	8000b58 <__aeabi_d2iz>
 80097a0:	4680      	mov	r8, r0
 80097a2:	f7f6 febf 	bl	8000524 <__aeabi_i2d>
 80097a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097aa:	f7f6 ff25 	bl	80005f8 <__aeabi_dmul>
 80097ae:	4602      	mov	r2, r0
 80097b0:	460b      	mov	r3, r1
 80097b2:	4620      	mov	r0, r4
 80097b4:	4629      	mov	r1, r5
 80097b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80097ba:	f7f6 fd65 	bl	8000288 <__aeabi_dsub>
 80097be:	f806 4b01 	strb.w	r4, [r6], #1
 80097c2:	9d03      	ldr	r5, [sp, #12]
 80097c4:	eba6 040a 	sub.w	r4, r6, sl
 80097c8:	42a5      	cmp	r5, r4
 80097ca:	4602      	mov	r2, r0
 80097cc:	460b      	mov	r3, r1
 80097ce:	d133      	bne.n	8009838 <_dtoa_r+0x6e0>
 80097d0:	f7f6 fd5c 	bl	800028c <__adddf3>
 80097d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097d8:	4604      	mov	r4, r0
 80097da:	460d      	mov	r5, r1
 80097dc:	f7f7 f99c 	bl	8000b18 <__aeabi_dcmpgt>
 80097e0:	b9c0      	cbnz	r0, 8009814 <_dtoa_r+0x6bc>
 80097e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097e6:	4620      	mov	r0, r4
 80097e8:	4629      	mov	r1, r5
 80097ea:	f7f7 f96d 	bl	8000ac8 <__aeabi_dcmpeq>
 80097ee:	b110      	cbz	r0, 80097f6 <_dtoa_r+0x69e>
 80097f0:	f018 0f01 	tst.w	r8, #1
 80097f4:	d10e      	bne.n	8009814 <_dtoa_r+0x6bc>
 80097f6:	9902      	ldr	r1, [sp, #8]
 80097f8:	4648      	mov	r0, r9
 80097fa:	f000 fbbd 	bl	8009f78 <_Bfree>
 80097fe:	2300      	movs	r3, #0
 8009800:	7033      	strb	r3, [r6, #0]
 8009802:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009804:	3701      	adds	r7, #1
 8009806:	601f      	str	r7, [r3, #0]
 8009808:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800980a:	2b00      	cmp	r3, #0
 800980c:	f000 824b 	beq.w	8009ca6 <_dtoa_r+0xb4e>
 8009810:	601e      	str	r6, [r3, #0]
 8009812:	e248      	b.n	8009ca6 <_dtoa_r+0xb4e>
 8009814:	46b8      	mov	r8, r7
 8009816:	4633      	mov	r3, r6
 8009818:	461e      	mov	r6, r3
 800981a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800981e:	2a39      	cmp	r2, #57	@ 0x39
 8009820:	d106      	bne.n	8009830 <_dtoa_r+0x6d8>
 8009822:	459a      	cmp	sl, r3
 8009824:	d1f8      	bne.n	8009818 <_dtoa_r+0x6c0>
 8009826:	2230      	movs	r2, #48	@ 0x30
 8009828:	f108 0801 	add.w	r8, r8, #1
 800982c:	f88a 2000 	strb.w	r2, [sl]
 8009830:	781a      	ldrb	r2, [r3, #0]
 8009832:	3201      	adds	r2, #1
 8009834:	701a      	strb	r2, [r3, #0]
 8009836:	e7a0      	b.n	800977a <_dtoa_r+0x622>
 8009838:	4b6f      	ldr	r3, [pc, #444]	@ (80099f8 <_dtoa_r+0x8a0>)
 800983a:	2200      	movs	r2, #0
 800983c:	f7f6 fedc 	bl	80005f8 <__aeabi_dmul>
 8009840:	2200      	movs	r2, #0
 8009842:	2300      	movs	r3, #0
 8009844:	4604      	mov	r4, r0
 8009846:	460d      	mov	r5, r1
 8009848:	f7f7 f93e 	bl	8000ac8 <__aeabi_dcmpeq>
 800984c:	2800      	cmp	r0, #0
 800984e:	d09f      	beq.n	8009790 <_dtoa_r+0x638>
 8009850:	e7d1      	b.n	80097f6 <_dtoa_r+0x69e>
 8009852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009854:	2a00      	cmp	r2, #0
 8009856:	f000 80ea 	beq.w	8009a2e <_dtoa_r+0x8d6>
 800985a:	9a07      	ldr	r2, [sp, #28]
 800985c:	2a01      	cmp	r2, #1
 800985e:	f300 80cd 	bgt.w	80099fc <_dtoa_r+0x8a4>
 8009862:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009864:	2a00      	cmp	r2, #0
 8009866:	f000 80c1 	beq.w	80099ec <_dtoa_r+0x894>
 800986a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800986e:	9c08      	ldr	r4, [sp, #32]
 8009870:	9e00      	ldr	r6, [sp, #0]
 8009872:	9a00      	ldr	r2, [sp, #0]
 8009874:	441a      	add	r2, r3
 8009876:	9200      	str	r2, [sp, #0]
 8009878:	9a06      	ldr	r2, [sp, #24]
 800987a:	2101      	movs	r1, #1
 800987c:	441a      	add	r2, r3
 800987e:	4648      	mov	r0, r9
 8009880:	9206      	str	r2, [sp, #24]
 8009882:	f000 fc77 	bl	800a174 <__i2b>
 8009886:	4605      	mov	r5, r0
 8009888:	b166      	cbz	r6, 80098a4 <_dtoa_r+0x74c>
 800988a:	9b06      	ldr	r3, [sp, #24]
 800988c:	2b00      	cmp	r3, #0
 800988e:	dd09      	ble.n	80098a4 <_dtoa_r+0x74c>
 8009890:	42b3      	cmp	r3, r6
 8009892:	9a00      	ldr	r2, [sp, #0]
 8009894:	bfa8      	it	ge
 8009896:	4633      	movge	r3, r6
 8009898:	1ad2      	subs	r2, r2, r3
 800989a:	9200      	str	r2, [sp, #0]
 800989c:	9a06      	ldr	r2, [sp, #24]
 800989e:	1af6      	subs	r6, r6, r3
 80098a0:	1ad3      	subs	r3, r2, r3
 80098a2:	9306      	str	r3, [sp, #24]
 80098a4:	9b08      	ldr	r3, [sp, #32]
 80098a6:	b30b      	cbz	r3, 80098ec <_dtoa_r+0x794>
 80098a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	f000 80c6 	beq.w	8009a3c <_dtoa_r+0x8e4>
 80098b0:	2c00      	cmp	r4, #0
 80098b2:	f000 80c0 	beq.w	8009a36 <_dtoa_r+0x8de>
 80098b6:	4629      	mov	r1, r5
 80098b8:	4622      	mov	r2, r4
 80098ba:	4648      	mov	r0, r9
 80098bc:	f000 fd12 	bl	800a2e4 <__pow5mult>
 80098c0:	9a02      	ldr	r2, [sp, #8]
 80098c2:	4601      	mov	r1, r0
 80098c4:	4605      	mov	r5, r0
 80098c6:	4648      	mov	r0, r9
 80098c8:	f000 fc6a 	bl	800a1a0 <__multiply>
 80098cc:	9902      	ldr	r1, [sp, #8]
 80098ce:	4680      	mov	r8, r0
 80098d0:	4648      	mov	r0, r9
 80098d2:	f000 fb51 	bl	8009f78 <_Bfree>
 80098d6:	9b08      	ldr	r3, [sp, #32]
 80098d8:	1b1b      	subs	r3, r3, r4
 80098da:	9308      	str	r3, [sp, #32]
 80098dc:	f000 80b1 	beq.w	8009a42 <_dtoa_r+0x8ea>
 80098e0:	9a08      	ldr	r2, [sp, #32]
 80098e2:	4641      	mov	r1, r8
 80098e4:	4648      	mov	r0, r9
 80098e6:	f000 fcfd 	bl	800a2e4 <__pow5mult>
 80098ea:	9002      	str	r0, [sp, #8]
 80098ec:	2101      	movs	r1, #1
 80098ee:	4648      	mov	r0, r9
 80098f0:	f000 fc40 	bl	800a174 <__i2b>
 80098f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098f6:	4604      	mov	r4, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	f000 81d8 	beq.w	8009cae <_dtoa_r+0xb56>
 80098fe:	461a      	mov	r2, r3
 8009900:	4601      	mov	r1, r0
 8009902:	4648      	mov	r0, r9
 8009904:	f000 fcee 	bl	800a2e4 <__pow5mult>
 8009908:	9b07      	ldr	r3, [sp, #28]
 800990a:	2b01      	cmp	r3, #1
 800990c:	4604      	mov	r4, r0
 800990e:	f300 809f 	bgt.w	8009a50 <_dtoa_r+0x8f8>
 8009912:	9b04      	ldr	r3, [sp, #16]
 8009914:	2b00      	cmp	r3, #0
 8009916:	f040 8097 	bne.w	8009a48 <_dtoa_r+0x8f0>
 800991a:	9b05      	ldr	r3, [sp, #20]
 800991c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009920:	2b00      	cmp	r3, #0
 8009922:	f040 8093 	bne.w	8009a4c <_dtoa_r+0x8f4>
 8009926:	9b05      	ldr	r3, [sp, #20]
 8009928:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800992c:	0d1b      	lsrs	r3, r3, #20
 800992e:	051b      	lsls	r3, r3, #20
 8009930:	b133      	cbz	r3, 8009940 <_dtoa_r+0x7e8>
 8009932:	9b00      	ldr	r3, [sp, #0]
 8009934:	3301      	adds	r3, #1
 8009936:	9300      	str	r3, [sp, #0]
 8009938:	9b06      	ldr	r3, [sp, #24]
 800993a:	3301      	adds	r3, #1
 800993c:	9306      	str	r3, [sp, #24]
 800993e:	2301      	movs	r3, #1
 8009940:	9308      	str	r3, [sp, #32]
 8009942:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009944:	2b00      	cmp	r3, #0
 8009946:	f000 81b8 	beq.w	8009cba <_dtoa_r+0xb62>
 800994a:	6923      	ldr	r3, [r4, #16]
 800994c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009950:	6918      	ldr	r0, [r3, #16]
 8009952:	f000 fbc3 	bl	800a0dc <__hi0bits>
 8009956:	f1c0 0020 	rsb	r0, r0, #32
 800995a:	9b06      	ldr	r3, [sp, #24]
 800995c:	4418      	add	r0, r3
 800995e:	f010 001f 	ands.w	r0, r0, #31
 8009962:	f000 8082 	beq.w	8009a6a <_dtoa_r+0x912>
 8009966:	f1c0 0320 	rsb	r3, r0, #32
 800996a:	2b04      	cmp	r3, #4
 800996c:	dd73      	ble.n	8009a56 <_dtoa_r+0x8fe>
 800996e:	9b00      	ldr	r3, [sp, #0]
 8009970:	f1c0 001c 	rsb	r0, r0, #28
 8009974:	4403      	add	r3, r0
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	9b06      	ldr	r3, [sp, #24]
 800997a:	4403      	add	r3, r0
 800997c:	4406      	add	r6, r0
 800997e:	9306      	str	r3, [sp, #24]
 8009980:	9b00      	ldr	r3, [sp, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	dd05      	ble.n	8009992 <_dtoa_r+0x83a>
 8009986:	9902      	ldr	r1, [sp, #8]
 8009988:	461a      	mov	r2, r3
 800998a:	4648      	mov	r0, r9
 800998c:	f000 fd04 	bl	800a398 <__lshift>
 8009990:	9002      	str	r0, [sp, #8]
 8009992:	9b06      	ldr	r3, [sp, #24]
 8009994:	2b00      	cmp	r3, #0
 8009996:	dd05      	ble.n	80099a4 <_dtoa_r+0x84c>
 8009998:	4621      	mov	r1, r4
 800999a:	461a      	mov	r2, r3
 800999c:	4648      	mov	r0, r9
 800999e:	f000 fcfb 	bl	800a398 <__lshift>
 80099a2:	4604      	mov	r4, r0
 80099a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d061      	beq.n	8009a6e <_dtoa_r+0x916>
 80099aa:	9802      	ldr	r0, [sp, #8]
 80099ac:	4621      	mov	r1, r4
 80099ae:	f000 fd5f 	bl	800a470 <__mcmp>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	da5b      	bge.n	8009a6e <_dtoa_r+0x916>
 80099b6:	2300      	movs	r3, #0
 80099b8:	9902      	ldr	r1, [sp, #8]
 80099ba:	220a      	movs	r2, #10
 80099bc:	4648      	mov	r0, r9
 80099be:	f000 fafd 	bl	8009fbc <__multadd>
 80099c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c4:	9002      	str	r0, [sp, #8]
 80099c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	f000 8177 	beq.w	8009cbe <_dtoa_r+0xb66>
 80099d0:	4629      	mov	r1, r5
 80099d2:	2300      	movs	r3, #0
 80099d4:	220a      	movs	r2, #10
 80099d6:	4648      	mov	r0, r9
 80099d8:	f000 faf0 	bl	8009fbc <__multadd>
 80099dc:	f1bb 0f00 	cmp.w	fp, #0
 80099e0:	4605      	mov	r5, r0
 80099e2:	dc6f      	bgt.n	8009ac4 <_dtoa_r+0x96c>
 80099e4:	9b07      	ldr	r3, [sp, #28]
 80099e6:	2b02      	cmp	r3, #2
 80099e8:	dc49      	bgt.n	8009a7e <_dtoa_r+0x926>
 80099ea:	e06b      	b.n	8009ac4 <_dtoa_r+0x96c>
 80099ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80099f2:	e73c      	b.n	800986e <_dtoa_r+0x716>
 80099f4:	3fe00000 	.word	0x3fe00000
 80099f8:	40240000 	.word	0x40240000
 80099fc:	9b03      	ldr	r3, [sp, #12]
 80099fe:	1e5c      	subs	r4, r3, #1
 8009a00:	9b08      	ldr	r3, [sp, #32]
 8009a02:	42a3      	cmp	r3, r4
 8009a04:	db09      	blt.n	8009a1a <_dtoa_r+0x8c2>
 8009a06:	1b1c      	subs	r4, r3, r4
 8009a08:	9b03      	ldr	r3, [sp, #12]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	f6bf af30 	bge.w	8009870 <_dtoa_r+0x718>
 8009a10:	9b00      	ldr	r3, [sp, #0]
 8009a12:	9a03      	ldr	r2, [sp, #12]
 8009a14:	1a9e      	subs	r6, r3, r2
 8009a16:	2300      	movs	r3, #0
 8009a18:	e72b      	b.n	8009872 <_dtoa_r+0x71a>
 8009a1a:	9b08      	ldr	r3, [sp, #32]
 8009a1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a1e:	9408      	str	r4, [sp, #32]
 8009a20:	1ae3      	subs	r3, r4, r3
 8009a22:	441a      	add	r2, r3
 8009a24:	9e00      	ldr	r6, [sp, #0]
 8009a26:	9b03      	ldr	r3, [sp, #12]
 8009a28:	920d      	str	r2, [sp, #52]	@ 0x34
 8009a2a:	2400      	movs	r4, #0
 8009a2c:	e721      	b.n	8009872 <_dtoa_r+0x71a>
 8009a2e:	9c08      	ldr	r4, [sp, #32]
 8009a30:	9e00      	ldr	r6, [sp, #0]
 8009a32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009a34:	e728      	b.n	8009888 <_dtoa_r+0x730>
 8009a36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009a3a:	e751      	b.n	80098e0 <_dtoa_r+0x788>
 8009a3c:	9a08      	ldr	r2, [sp, #32]
 8009a3e:	9902      	ldr	r1, [sp, #8]
 8009a40:	e750      	b.n	80098e4 <_dtoa_r+0x78c>
 8009a42:	f8cd 8008 	str.w	r8, [sp, #8]
 8009a46:	e751      	b.n	80098ec <_dtoa_r+0x794>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	e779      	b.n	8009940 <_dtoa_r+0x7e8>
 8009a4c:	9b04      	ldr	r3, [sp, #16]
 8009a4e:	e777      	b.n	8009940 <_dtoa_r+0x7e8>
 8009a50:	2300      	movs	r3, #0
 8009a52:	9308      	str	r3, [sp, #32]
 8009a54:	e779      	b.n	800994a <_dtoa_r+0x7f2>
 8009a56:	d093      	beq.n	8009980 <_dtoa_r+0x828>
 8009a58:	9a00      	ldr	r2, [sp, #0]
 8009a5a:	331c      	adds	r3, #28
 8009a5c:	441a      	add	r2, r3
 8009a5e:	9200      	str	r2, [sp, #0]
 8009a60:	9a06      	ldr	r2, [sp, #24]
 8009a62:	441a      	add	r2, r3
 8009a64:	441e      	add	r6, r3
 8009a66:	9206      	str	r2, [sp, #24]
 8009a68:	e78a      	b.n	8009980 <_dtoa_r+0x828>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	e7f4      	b.n	8009a58 <_dtoa_r+0x900>
 8009a6e:	9b03      	ldr	r3, [sp, #12]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	46b8      	mov	r8, r7
 8009a74:	dc20      	bgt.n	8009ab8 <_dtoa_r+0x960>
 8009a76:	469b      	mov	fp, r3
 8009a78:	9b07      	ldr	r3, [sp, #28]
 8009a7a:	2b02      	cmp	r3, #2
 8009a7c:	dd1e      	ble.n	8009abc <_dtoa_r+0x964>
 8009a7e:	f1bb 0f00 	cmp.w	fp, #0
 8009a82:	f47f adb1 	bne.w	80095e8 <_dtoa_r+0x490>
 8009a86:	4621      	mov	r1, r4
 8009a88:	465b      	mov	r3, fp
 8009a8a:	2205      	movs	r2, #5
 8009a8c:	4648      	mov	r0, r9
 8009a8e:	f000 fa95 	bl	8009fbc <__multadd>
 8009a92:	4601      	mov	r1, r0
 8009a94:	4604      	mov	r4, r0
 8009a96:	9802      	ldr	r0, [sp, #8]
 8009a98:	f000 fcea 	bl	800a470 <__mcmp>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	f77f ada3 	ble.w	80095e8 <_dtoa_r+0x490>
 8009aa2:	4656      	mov	r6, sl
 8009aa4:	2331      	movs	r3, #49	@ 0x31
 8009aa6:	f806 3b01 	strb.w	r3, [r6], #1
 8009aaa:	f108 0801 	add.w	r8, r8, #1
 8009aae:	e59f      	b.n	80095f0 <_dtoa_r+0x498>
 8009ab0:	9c03      	ldr	r4, [sp, #12]
 8009ab2:	46b8      	mov	r8, r7
 8009ab4:	4625      	mov	r5, r4
 8009ab6:	e7f4      	b.n	8009aa2 <_dtoa_r+0x94a>
 8009ab8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	f000 8101 	beq.w	8009cc6 <_dtoa_r+0xb6e>
 8009ac4:	2e00      	cmp	r6, #0
 8009ac6:	dd05      	ble.n	8009ad4 <_dtoa_r+0x97c>
 8009ac8:	4629      	mov	r1, r5
 8009aca:	4632      	mov	r2, r6
 8009acc:	4648      	mov	r0, r9
 8009ace:	f000 fc63 	bl	800a398 <__lshift>
 8009ad2:	4605      	mov	r5, r0
 8009ad4:	9b08      	ldr	r3, [sp, #32]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d05c      	beq.n	8009b94 <_dtoa_r+0xa3c>
 8009ada:	6869      	ldr	r1, [r5, #4]
 8009adc:	4648      	mov	r0, r9
 8009ade:	f000 fa0b 	bl	8009ef8 <_Balloc>
 8009ae2:	4606      	mov	r6, r0
 8009ae4:	b928      	cbnz	r0, 8009af2 <_dtoa_r+0x99a>
 8009ae6:	4b82      	ldr	r3, [pc, #520]	@ (8009cf0 <_dtoa_r+0xb98>)
 8009ae8:	4602      	mov	r2, r0
 8009aea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009aee:	f7ff bb4a 	b.w	8009186 <_dtoa_r+0x2e>
 8009af2:	692a      	ldr	r2, [r5, #16]
 8009af4:	3202      	adds	r2, #2
 8009af6:	0092      	lsls	r2, r2, #2
 8009af8:	f105 010c 	add.w	r1, r5, #12
 8009afc:	300c      	adds	r0, #12
 8009afe:	f7ff fa8c 	bl	800901a <memcpy>
 8009b02:	2201      	movs	r2, #1
 8009b04:	4631      	mov	r1, r6
 8009b06:	4648      	mov	r0, r9
 8009b08:	f000 fc46 	bl	800a398 <__lshift>
 8009b0c:	f10a 0301 	add.w	r3, sl, #1
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	eb0a 030b 	add.w	r3, sl, fp
 8009b16:	9308      	str	r3, [sp, #32]
 8009b18:	9b04      	ldr	r3, [sp, #16]
 8009b1a:	f003 0301 	and.w	r3, r3, #1
 8009b1e:	462f      	mov	r7, r5
 8009b20:	9306      	str	r3, [sp, #24]
 8009b22:	4605      	mov	r5, r0
 8009b24:	9b00      	ldr	r3, [sp, #0]
 8009b26:	9802      	ldr	r0, [sp, #8]
 8009b28:	4621      	mov	r1, r4
 8009b2a:	f103 3bff 	add.w	fp, r3, #4294967295
 8009b2e:	f7ff fa89 	bl	8009044 <quorem>
 8009b32:	4603      	mov	r3, r0
 8009b34:	3330      	adds	r3, #48	@ 0x30
 8009b36:	9003      	str	r0, [sp, #12]
 8009b38:	4639      	mov	r1, r7
 8009b3a:	9802      	ldr	r0, [sp, #8]
 8009b3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b3e:	f000 fc97 	bl	800a470 <__mcmp>
 8009b42:	462a      	mov	r2, r5
 8009b44:	9004      	str	r0, [sp, #16]
 8009b46:	4621      	mov	r1, r4
 8009b48:	4648      	mov	r0, r9
 8009b4a:	f000 fcad 	bl	800a4a8 <__mdiff>
 8009b4e:	68c2      	ldr	r2, [r0, #12]
 8009b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b52:	4606      	mov	r6, r0
 8009b54:	bb02      	cbnz	r2, 8009b98 <_dtoa_r+0xa40>
 8009b56:	4601      	mov	r1, r0
 8009b58:	9802      	ldr	r0, [sp, #8]
 8009b5a:	f000 fc89 	bl	800a470 <__mcmp>
 8009b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b60:	4602      	mov	r2, r0
 8009b62:	4631      	mov	r1, r6
 8009b64:	4648      	mov	r0, r9
 8009b66:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b6a:	f000 fa05 	bl	8009f78 <_Bfree>
 8009b6e:	9b07      	ldr	r3, [sp, #28]
 8009b70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009b72:	9e00      	ldr	r6, [sp, #0]
 8009b74:	ea42 0103 	orr.w	r1, r2, r3
 8009b78:	9b06      	ldr	r3, [sp, #24]
 8009b7a:	4319      	orrs	r1, r3
 8009b7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b7e:	d10d      	bne.n	8009b9c <_dtoa_r+0xa44>
 8009b80:	2b39      	cmp	r3, #57	@ 0x39
 8009b82:	d027      	beq.n	8009bd4 <_dtoa_r+0xa7c>
 8009b84:	9a04      	ldr	r2, [sp, #16]
 8009b86:	2a00      	cmp	r2, #0
 8009b88:	dd01      	ble.n	8009b8e <_dtoa_r+0xa36>
 8009b8a:	9b03      	ldr	r3, [sp, #12]
 8009b8c:	3331      	adds	r3, #49	@ 0x31
 8009b8e:	f88b 3000 	strb.w	r3, [fp]
 8009b92:	e52e      	b.n	80095f2 <_dtoa_r+0x49a>
 8009b94:	4628      	mov	r0, r5
 8009b96:	e7b9      	b.n	8009b0c <_dtoa_r+0x9b4>
 8009b98:	2201      	movs	r2, #1
 8009b9a:	e7e2      	b.n	8009b62 <_dtoa_r+0xa0a>
 8009b9c:	9904      	ldr	r1, [sp, #16]
 8009b9e:	2900      	cmp	r1, #0
 8009ba0:	db04      	blt.n	8009bac <_dtoa_r+0xa54>
 8009ba2:	9807      	ldr	r0, [sp, #28]
 8009ba4:	4301      	orrs	r1, r0
 8009ba6:	9806      	ldr	r0, [sp, #24]
 8009ba8:	4301      	orrs	r1, r0
 8009baa:	d120      	bne.n	8009bee <_dtoa_r+0xa96>
 8009bac:	2a00      	cmp	r2, #0
 8009bae:	ddee      	ble.n	8009b8e <_dtoa_r+0xa36>
 8009bb0:	9902      	ldr	r1, [sp, #8]
 8009bb2:	9300      	str	r3, [sp, #0]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	4648      	mov	r0, r9
 8009bb8:	f000 fbee 	bl	800a398 <__lshift>
 8009bbc:	4621      	mov	r1, r4
 8009bbe:	9002      	str	r0, [sp, #8]
 8009bc0:	f000 fc56 	bl	800a470 <__mcmp>
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	9b00      	ldr	r3, [sp, #0]
 8009bc8:	dc02      	bgt.n	8009bd0 <_dtoa_r+0xa78>
 8009bca:	d1e0      	bne.n	8009b8e <_dtoa_r+0xa36>
 8009bcc:	07da      	lsls	r2, r3, #31
 8009bce:	d5de      	bpl.n	8009b8e <_dtoa_r+0xa36>
 8009bd0:	2b39      	cmp	r3, #57	@ 0x39
 8009bd2:	d1da      	bne.n	8009b8a <_dtoa_r+0xa32>
 8009bd4:	2339      	movs	r3, #57	@ 0x39
 8009bd6:	f88b 3000 	strb.w	r3, [fp]
 8009bda:	4633      	mov	r3, r6
 8009bdc:	461e      	mov	r6, r3
 8009bde:	3b01      	subs	r3, #1
 8009be0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009be4:	2a39      	cmp	r2, #57	@ 0x39
 8009be6:	d04e      	beq.n	8009c86 <_dtoa_r+0xb2e>
 8009be8:	3201      	adds	r2, #1
 8009bea:	701a      	strb	r2, [r3, #0]
 8009bec:	e501      	b.n	80095f2 <_dtoa_r+0x49a>
 8009bee:	2a00      	cmp	r2, #0
 8009bf0:	dd03      	ble.n	8009bfa <_dtoa_r+0xaa2>
 8009bf2:	2b39      	cmp	r3, #57	@ 0x39
 8009bf4:	d0ee      	beq.n	8009bd4 <_dtoa_r+0xa7c>
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	e7c9      	b.n	8009b8e <_dtoa_r+0xa36>
 8009bfa:	9a00      	ldr	r2, [sp, #0]
 8009bfc:	9908      	ldr	r1, [sp, #32]
 8009bfe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009c02:	428a      	cmp	r2, r1
 8009c04:	d028      	beq.n	8009c58 <_dtoa_r+0xb00>
 8009c06:	9902      	ldr	r1, [sp, #8]
 8009c08:	2300      	movs	r3, #0
 8009c0a:	220a      	movs	r2, #10
 8009c0c:	4648      	mov	r0, r9
 8009c0e:	f000 f9d5 	bl	8009fbc <__multadd>
 8009c12:	42af      	cmp	r7, r5
 8009c14:	9002      	str	r0, [sp, #8]
 8009c16:	f04f 0300 	mov.w	r3, #0
 8009c1a:	f04f 020a 	mov.w	r2, #10
 8009c1e:	4639      	mov	r1, r7
 8009c20:	4648      	mov	r0, r9
 8009c22:	d107      	bne.n	8009c34 <_dtoa_r+0xadc>
 8009c24:	f000 f9ca 	bl	8009fbc <__multadd>
 8009c28:	4607      	mov	r7, r0
 8009c2a:	4605      	mov	r5, r0
 8009c2c:	9b00      	ldr	r3, [sp, #0]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	e777      	b.n	8009b24 <_dtoa_r+0x9cc>
 8009c34:	f000 f9c2 	bl	8009fbc <__multadd>
 8009c38:	4629      	mov	r1, r5
 8009c3a:	4607      	mov	r7, r0
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	220a      	movs	r2, #10
 8009c40:	4648      	mov	r0, r9
 8009c42:	f000 f9bb 	bl	8009fbc <__multadd>
 8009c46:	4605      	mov	r5, r0
 8009c48:	e7f0      	b.n	8009c2c <_dtoa_r+0xad4>
 8009c4a:	f1bb 0f00 	cmp.w	fp, #0
 8009c4e:	bfcc      	ite	gt
 8009c50:	465e      	movgt	r6, fp
 8009c52:	2601      	movle	r6, #1
 8009c54:	4456      	add	r6, sl
 8009c56:	2700      	movs	r7, #0
 8009c58:	9902      	ldr	r1, [sp, #8]
 8009c5a:	9300      	str	r3, [sp, #0]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	4648      	mov	r0, r9
 8009c60:	f000 fb9a 	bl	800a398 <__lshift>
 8009c64:	4621      	mov	r1, r4
 8009c66:	9002      	str	r0, [sp, #8]
 8009c68:	f000 fc02 	bl	800a470 <__mcmp>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	dcb4      	bgt.n	8009bda <_dtoa_r+0xa82>
 8009c70:	d102      	bne.n	8009c78 <_dtoa_r+0xb20>
 8009c72:	9b00      	ldr	r3, [sp, #0]
 8009c74:	07db      	lsls	r3, r3, #31
 8009c76:	d4b0      	bmi.n	8009bda <_dtoa_r+0xa82>
 8009c78:	4633      	mov	r3, r6
 8009c7a:	461e      	mov	r6, r3
 8009c7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c80:	2a30      	cmp	r2, #48	@ 0x30
 8009c82:	d0fa      	beq.n	8009c7a <_dtoa_r+0xb22>
 8009c84:	e4b5      	b.n	80095f2 <_dtoa_r+0x49a>
 8009c86:	459a      	cmp	sl, r3
 8009c88:	d1a8      	bne.n	8009bdc <_dtoa_r+0xa84>
 8009c8a:	2331      	movs	r3, #49	@ 0x31
 8009c8c:	f108 0801 	add.w	r8, r8, #1
 8009c90:	f88a 3000 	strb.w	r3, [sl]
 8009c94:	e4ad      	b.n	80095f2 <_dtoa_r+0x49a>
 8009c96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009cf4 <_dtoa_r+0xb9c>
 8009c9c:	b11b      	cbz	r3, 8009ca6 <_dtoa_r+0xb4e>
 8009c9e:	f10a 0308 	add.w	r3, sl, #8
 8009ca2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009ca4:	6013      	str	r3, [r2, #0]
 8009ca6:	4650      	mov	r0, sl
 8009ca8:	b017      	add	sp, #92	@ 0x5c
 8009caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cae:	9b07      	ldr	r3, [sp, #28]
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	f77f ae2e 	ble.w	8009912 <_dtoa_r+0x7ba>
 8009cb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cb8:	9308      	str	r3, [sp, #32]
 8009cba:	2001      	movs	r0, #1
 8009cbc:	e64d      	b.n	800995a <_dtoa_r+0x802>
 8009cbe:	f1bb 0f00 	cmp.w	fp, #0
 8009cc2:	f77f aed9 	ble.w	8009a78 <_dtoa_r+0x920>
 8009cc6:	4656      	mov	r6, sl
 8009cc8:	9802      	ldr	r0, [sp, #8]
 8009cca:	4621      	mov	r1, r4
 8009ccc:	f7ff f9ba 	bl	8009044 <quorem>
 8009cd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009cd4:	f806 3b01 	strb.w	r3, [r6], #1
 8009cd8:	eba6 020a 	sub.w	r2, r6, sl
 8009cdc:	4593      	cmp	fp, r2
 8009cde:	ddb4      	ble.n	8009c4a <_dtoa_r+0xaf2>
 8009ce0:	9902      	ldr	r1, [sp, #8]
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	220a      	movs	r2, #10
 8009ce6:	4648      	mov	r0, r9
 8009ce8:	f000 f968 	bl	8009fbc <__multadd>
 8009cec:	9002      	str	r0, [sp, #8]
 8009cee:	e7eb      	b.n	8009cc8 <_dtoa_r+0xb70>
 8009cf0:	0800c8b9 	.word	0x0800c8b9
 8009cf4:	0800c83d 	.word	0x0800c83d

08009cf8 <_free_r>:
 8009cf8:	b538      	push	{r3, r4, r5, lr}
 8009cfa:	4605      	mov	r5, r0
 8009cfc:	2900      	cmp	r1, #0
 8009cfe:	d041      	beq.n	8009d84 <_free_r+0x8c>
 8009d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d04:	1f0c      	subs	r4, r1, #4
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	bfb8      	it	lt
 8009d0a:	18e4      	addlt	r4, r4, r3
 8009d0c:	f000 f8e8 	bl	8009ee0 <__malloc_lock>
 8009d10:	4a1d      	ldr	r2, [pc, #116]	@ (8009d88 <_free_r+0x90>)
 8009d12:	6813      	ldr	r3, [r2, #0]
 8009d14:	b933      	cbnz	r3, 8009d24 <_free_r+0x2c>
 8009d16:	6063      	str	r3, [r4, #4]
 8009d18:	6014      	str	r4, [r2, #0]
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d20:	f000 b8e4 	b.w	8009eec <__malloc_unlock>
 8009d24:	42a3      	cmp	r3, r4
 8009d26:	d908      	bls.n	8009d3a <_free_r+0x42>
 8009d28:	6820      	ldr	r0, [r4, #0]
 8009d2a:	1821      	adds	r1, r4, r0
 8009d2c:	428b      	cmp	r3, r1
 8009d2e:	bf01      	itttt	eq
 8009d30:	6819      	ldreq	r1, [r3, #0]
 8009d32:	685b      	ldreq	r3, [r3, #4]
 8009d34:	1809      	addeq	r1, r1, r0
 8009d36:	6021      	streq	r1, [r4, #0]
 8009d38:	e7ed      	b.n	8009d16 <_free_r+0x1e>
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	b10b      	cbz	r3, 8009d44 <_free_r+0x4c>
 8009d40:	42a3      	cmp	r3, r4
 8009d42:	d9fa      	bls.n	8009d3a <_free_r+0x42>
 8009d44:	6811      	ldr	r1, [r2, #0]
 8009d46:	1850      	adds	r0, r2, r1
 8009d48:	42a0      	cmp	r0, r4
 8009d4a:	d10b      	bne.n	8009d64 <_free_r+0x6c>
 8009d4c:	6820      	ldr	r0, [r4, #0]
 8009d4e:	4401      	add	r1, r0
 8009d50:	1850      	adds	r0, r2, r1
 8009d52:	4283      	cmp	r3, r0
 8009d54:	6011      	str	r1, [r2, #0]
 8009d56:	d1e0      	bne.n	8009d1a <_free_r+0x22>
 8009d58:	6818      	ldr	r0, [r3, #0]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	6053      	str	r3, [r2, #4]
 8009d5e:	4408      	add	r0, r1
 8009d60:	6010      	str	r0, [r2, #0]
 8009d62:	e7da      	b.n	8009d1a <_free_r+0x22>
 8009d64:	d902      	bls.n	8009d6c <_free_r+0x74>
 8009d66:	230c      	movs	r3, #12
 8009d68:	602b      	str	r3, [r5, #0]
 8009d6a:	e7d6      	b.n	8009d1a <_free_r+0x22>
 8009d6c:	6820      	ldr	r0, [r4, #0]
 8009d6e:	1821      	adds	r1, r4, r0
 8009d70:	428b      	cmp	r3, r1
 8009d72:	bf04      	itt	eq
 8009d74:	6819      	ldreq	r1, [r3, #0]
 8009d76:	685b      	ldreq	r3, [r3, #4]
 8009d78:	6063      	str	r3, [r4, #4]
 8009d7a:	bf04      	itt	eq
 8009d7c:	1809      	addeq	r1, r1, r0
 8009d7e:	6021      	streq	r1, [r4, #0]
 8009d80:	6054      	str	r4, [r2, #4]
 8009d82:	e7ca      	b.n	8009d1a <_free_r+0x22>
 8009d84:	bd38      	pop	{r3, r4, r5, pc}
 8009d86:	bf00      	nop
 8009d88:	200047f8 	.word	0x200047f8

08009d8c <malloc>:
 8009d8c:	4b02      	ldr	r3, [pc, #8]	@ (8009d98 <malloc+0xc>)
 8009d8e:	4601      	mov	r1, r0
 8009d90:	6818      	ldr	r0, [r3, #0]
 8009d92:	f000 b825 	b.w	8009de0 <_malloc_r>
 8009d96:	bf00      	nop
 8009d98:	20000020 	.word	0x20000020

08009d9c <sbrk_aligned>:
 8009d9c:	b570      	push	{r4, r5, r6, lr}
 8009d9e:	4e0f      	ldr	r6, [pc, #60]	@ (8009ddc <sbrk_aligned+0x40>)
 8009da0:	460c      	mov	r4, r1
 8009da2:	6831      	ldr	r1, [r6, #0]
 8009da4:	4605      	mov	r5, r0
 8009da6:	b911      	cbnz	r1, 8009dae <sbrk_aligned+0x12>
 8009da8:	f001 fe04 	bl	800b9b4 <_sbrk_r>
 8009dac:	6030      	str	r0, [r6, #0]
 8009dae:	4621      	mov	r1, r4
 8009db0:	4628      	mov	r0, r5
 8009db2:	f001 fdff 	bl	800b9b4 <_sbrk_r>
 8009db6:	1c43      	adds	r3, r0, #1
 8009db8:	d103      	bne.n	8009dc2 <sbrk_aligned+0x26>
 8009dba:	f04f 34ff 	mov.w	r4, #4294967295
 8009dbe:	4620      	mov	r0, r4
 8009dc0:	bd70      	pop	{r4, r5, r6, pc}
 8009dc2:	1cc4      	adds	r4, r0, #3
 8009dc4:	f024 0403 	bic.w	r4, r4, #3
 8009dc8:	42a0      	cmp	r0, r4
 8009dca:	d0f8      	beq.n	8009dbe <sbrk_aligned+0x22>
 8009dcc:	1a21      	subs	r1, r4, r0
 8009dce:	4628      	mov	r0, r5
 8009dd0:	f001 fdf0 	bl	800b9b4 <_sbrk_r>
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	d1f2      	bne.n	8009dbe <sbrk_aligned+0x22>
 8009dd8:	e7ef      	b.n	8009dba <sbrk_aligned+0x1e>
 8009dda:	bf00      	nop
 8009ddc:	200047f4 	.word	0x200047f4

08009de0 <_malloc_r>:
 8009de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009de4:	1ccd      	adds	r5, r1, #3
 8009de6:	f025 0503 	bic.w	r5, r5, #3
 8009dea:	3508      	adds	r5, #8
 8009dec:	2d0c      	cmp	r5, #12
 8009dee:	bf38      	it	cc
 8009df0:	250c      	movcc	r5, #12
 8009df2:	2d00      	cmp	r5, #0
 8009df4:	4606      	mov	r6, r0
 8009df6:	db01      	blt.n	8009dfc <_malloc_r+0x1c>
 8009df8:	42a9      	cmp	r1, r5
 8009dfa:	d904      	bls.n	8009e06 <_malloc_r+0x26>
 8009dfc:	230c      	movs	r3, #12
 8009dfe:	6033      	str	r3, [r6, #0]
 8009e00:	2000      	movs	r0, #0
 8009e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009edc <_malloc_r+0xfc>
 8009e0a:	f000 f869 	bl	8009ee0 <__malloc_lock>
 8009e0e:	f8d8 3000 	ldr.w	r3, [r8]
 8009e12:	461c      	mov	r4, r3
 8009e14:	bb44      	cbnz	r4, 8009e68 <_malloc_r+0x88>
 8009e16:	4629      	mov	r1, r5
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f7ff ffbf 	bl	8009d9c <sbrk_aligned>
 8009e1e:	1c43      	adds	r3, r0, #1
 8009e20:	4604      	mov	r4, r0
 8009e22:	d158      	bne.n	8009ed6 <_malloc_r+0xf6>
 8009e24:	f8d8 4000 	ldr.w	r4, [r8]
 8009e28:	4627      	mov	r7, r4
 8009e2a:	2f00      	cmp	r7, #0
 8009e2c:	d143      	bne.n	8009eb6 <_malloc_r+0xd6>
 8009e2e:	2c00      	cmp	r4, #0
 8009e30:	d04b      	beq.n	8009eca <_malloc_r+0xea>
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	4639      	mov	r1, r7
 8009e36:	4630      	mov	r0, r6
 8009e38:	eb04 0903 	add.w	r9, r4, r3
 8009e3c:	f001 fdba 	bl	800b9b4 <_sbrk_r>
 8009e40:	4581      	cmp	r9, r0
 8009e42:	d142      	bne.n	8009eca <_malloc_r+0xea>
 8009e44:	6821      	ldr	r1, [r4, #0]
 8009e46:	1a6d      	subs	r5, r5, r1
 8009e48:	4629      	mov	r1, r5
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f7ff ffa6 	bl	8009d9c <sbrk_aligned>
 8009e50:	3001      	adds	r0, #1
 8009e52:	d03a      	beq.n	8009eca <_malloc_r+0xea>
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	442b      	add	r3, r5
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	f8d8 3000 	ldr.w	r3, [r8]
 8009e5e:	685a      	ldr	r2, [r3, #4]
 8009e60:	bb62      	cbnz	r2, 8009ebc <_malloc_r+0xdc>
 8009e62:	f8c8 7000 	str.w	r7, [r8]
 8009e66:	e00f      	b.n	8009e88 <_malloc_r+0xa8>
 8009e68:	6822      	ldr	r2, [r4, #0]
 8009e6a:	1b52      	subs	r2, r2, r5
 8009e6c:	d420      	bmi.n	8009eb0 <_malloc_r+0xd0>
 8009e6e:	2a0b      	cmp	r2, #11
 8009e70:	d917      	bls.n	8009ea2 <_malloc_r+0xc2>
 8009e72:	1961      	adds	r1, r4, r5
 8009e74:	42a3      	cmp	r3, r4
 8009e76:	6025      	str	r5, [r4, #0]
 8009e78:	bf18      	it	ne
 8009e7a:	6059      	strne	r1, [r3, #4]
 8009e7c:	6863      	ldr	r3, [r4, #4]
 8009e7e:	bf08      	it	eq
 8009e80:	f8c8 1000 	streq.w	r1, [r8]
 8009e84:	5162      	str	r2, [r4, r5]
 8009e86:	604b      	str	r3, [r1, #4]
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f000 f82f 	bl	8009eec <__malloc_unlock>
 8009e8e:	f104 000b 	add.w	r0, r4, #11
 8009e92:	1d23      	adds	r3, r4, #4
 8009e94:	f020 0007 	bic.w	r0, r0, #7
 8009e98:	1ac2      	subs	r2, r0, r3
 8009e9a:	bf1c      	itt	ne
 8009e9c:	1a1b      	subne	r3, r3, r0
 8009e9e:	50a3      	strne	r3, [r4, r2]
 8009ea0:	e7af      	b.n	8009e02 <_malloc_r+0x22>
 8009ea2:	6862      	ldr	r2, [r4, #4]
 8009ea4:	42a3      	cmp	r3, r4
 8009ea6:	bf0c      	ite	eq
 8009ea8:	f8c8 2000 	streq.w	r2, [r8]
 8009eac:	605a      	strne	r2, [r3, #4]
 8009eae:	e7eb      	b.n	8009e88 <_malloc_r+0xa8>
 8009eb0:	4623      	mov	r3, r4
 8009eb2:	6864      	ldr	r4, [r4, #4]
 8009eb4:	e7ae      	b.n	8009e14 <_malloc_r+0x34>
 8009eb6:	463c      	mov	r4, r7
 8009eb8:	687f      	ldr	r7, [r7, #4]
 8009eba:	e7b6      	b.n	8009e2a <_malloc_r+0x4a>
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	42a3      	cmp	r3, r4
 8009ec2:	d1fb      	bne.n	8009ebc <_malloc_r+0xdc>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	6053      	str	r3, [r2, #4]
 8009ec8:	e7de      	b.n	8009e88 <_malloc_r+0xa8>
 8009eca:	230c      	movs	r3, #12
 8009ecc:	6033      	str	r3, [r6, #0]
 8009ece:	4630      	mov	r0, r6
 8009ed0:	f000 f80c 	bl	8009eec <__malloc_unlock>
 8009ed4:	e794      	b.n	8009e00 <_malloc_r+0x20>
 8009ed6:	6005      	str	r5, [r0, #0]
 8009ed8:	e7d6      	b.n	8009e88 <_malloc_r+0xa8>
 8009eda:	bf00      	nop
 8009edc:	200047f8 	.word	0x200047f8

08009ee0 <__malloc_lock>:
 8009ee0:	4801      	ldr	r0, [pc, #4]	@ (8009ee8 <__malloc_lock+0x8>)
 8009ee2:	f7ff b898 	b.w	8009016 <__retarget_lock_acquire_recursive>
 8009ee6:	bf00      	nop
 8009ee8:	200047f0 	.word	0x200047f0

08009eec <__malloc_unlock>:
 8009eec:	4801      	ldr	r0, [pc, #4]	@ (8009ef4 <__malloc_unlock+0x8>)
 8009eee:	f7ff b893 	b.w	8009018 <__retarget_lock_release_recursive>
 8009ef2:	bf00      	nop
 8009ef4:	200047f0 	.word	0x200047f0

08009ef8 <_Balloc>:
 8009ef8:	b570      	push	{r4, r5, r6, lr}
 8009efa:	69c6      	ldr	r6, [r0, #28]
 8009efc:	4604      	mov	r4, r0
 8009efe:	460d      	mov	r5, r1
 8009f00:	b976      	cbnz	r6, 8009f20 <_Balloc+0x28>
 8009f02:	2010      	movs	r0, #16
 8009f04:	f7ff ff42 	bl	8009d8c <malloc>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	61e0      	str	r0, [r4, #28]
 8009f0c:	b920      	cbnz	r0, 8009f18 <_Balloc+0x20>
 8009f0e:	4b18      	ldr	r3, [pc, #96]	@ (8009f70 <_Balloc+0x78>)
 8009f10:	4818      	ldr	r0, [pc, #96]	@ (8009f74 <_Balloc+0x7c>)
 8009f12:	216b      	movs	r1, #107	@ 0x6b
 8009f14:	f001 fd68 	bl	800b9e8 <__assert_func>
 8009f18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f1c:	6006      	str	r6, [r0, #0]
 8009f1e:	60c6      	str	r6, [r0, #12]
 8009f20:	69e6      	ldr	r6, [r4, #28]
 8009f22:	68f3      	ldr	r3, [r6, #12]
 8009f24:	b183      	cbz	r3, 8009f48 <_Balloc+0x50>
 8009f26:	69e3      	ldr	r3, [r4, #28]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f2e:	b9b8      	cbnz	r0, 8009f60 <_Balloc+0x68>
 8009f30:	2101      	movs	r1, #1
 8009f32:	fa01 f605 	lsl.w	r6, r1, r5
 8009f36:	1d72      	adds	r2, r6, #5
 8009f38:	0092      	lsls	r2, r2, #2
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f001 fd72 	bl	800ba24 <_calloc_r>
 8009f40:	b160      	cbz	r0, 8009f5c <_Balloc+0x64>
 8009f42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f46:	e00e      	b.n	8009f66 <_Balloc+0x6e>
 8009f48:	2221      	movs	r2, #33	@ 0x21
 8009f4a:	2104      	movs	r1, #4
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	f001 fd69 	bl	800ba24 <_calloc_r>
 8009f52:	69e3      	ldr	r3, [r4, #28]
 8009f54:	60f0      	str	r0, [r6, #12]
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d1e4      	bne.n	8009f26 <_Balloc+0x2e>
 8009f5c:	2000      	movs	r0, #0
 8009f5e:	bd70      	pop	{r4, r5, r6, pc}
 8009f60:	6802      	ldr	r2, [r0, #0]
 8009f62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f66:	2300      	movs	r3, #0
 8009f68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f6c:	e7f7      	b.n	8009f5e <_Balloc+0x66>
 8009f6e:	bf00      	nop
 8009f70:	0800c84a 	.word	0x0800c84a
 8009f74:	0800c8ca 	.word	0x0800c8ca

08009f78 <_Bfree>:
 8009f78:	b570      	push	{r4, r5, r6, lr}
 8009f7a:	69c6      	ldr	r6, [r0, #28]
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	460c      	mov	r4, r1
 8009f80:	b976      	cbnz	r6, 8009fa0 <_Bfree+0x28>
 8009f82:	2010      	movs	r0, #16
 8009f84:	f7ff ff02 	bl	8009d8c <malloc>
 8009f88:	4602      	mov	r2, r0
 8009f8a:	61e8      	str	r0, [r5, #28]
 8009f8c:	b920      	cbnz	r0, 8009f98 <_Bfree+0x20>
 8009f8e:	4b09      	ldr	r3, [pc, #36]	@ (8009fb4 <_Bfree+0x3c>)
 8009f90:	4809      	ldr	r0, [pc, #36]	@ (8009fb8 <_Bfree+0x40>)
 8009f92:	218f      	movs	r1, #143	@ 0x8f
 8009f94:	f001 fd28 	bl	800b9e8 <__assert_func>
 8009f98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f9c:	6006      	str	r6, [r0, #0]
 8009f9e:	60c6      	str	r6, [r0, #12]
 8009fa0:	b13c      	cbz	r4, 8009fb2 <_Bfree+0x3a>
 8009fa2:	69eb      	ldr	r3, [r5, #28]
 8009fa4:	6862      	ldr	r2, [r4, #4]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fac:	6021      	str	r1, [r4, #0]
 8009fae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009fb2:	bd70      	pop	{r4, r5, r6, pc}
 8009fb4:	0800c84a 	.word	0x0800c84a
 8009fb8:	0800c8ca 	.word	0x0800c8ca

08009fbc <__multadd>:
 8009fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fc0:	690d      	ldr	r5, [r1, #16]
 8009fc2:	4607      	mov	r7, r0
 8009fc4:	460c      	mov	r4, r1
 8009fc6:	461e      	mov	r6, r3
 8009fc8:	f101 0c14 	add.w	ip, r1, #20
 8009fcc:	2000      	movs	r0, #0
 8009fce:	f8dc 3000 	ldr.w	r3, [ip]
 8009fd2:	b299      	uxth	r1, r3
 8009fd4:	fb02 6101 	mla	r1, r2, r1, r6
 8009fd8:	0c1e      	lsrs	r6, r3, #16
 8009fda:	0c0b      	lsrs	r3, r1, #16
 8009fdc:	fb02 3306 	mla	r3, r2, r6, r3
 8009fe0:	b289      	uxth	r1, r1
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fe8:	4285      	cmp	r5, r0
 8009fea:	f84c 1b04 	str.w	r1, [ip], #4
 8009fee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ff2:	dcec      	bgt.n	8009fce <__multadd+0x12>
 8009ff4:	b30e      	cbz	r6, 800a03a <__multadd+0x7e>
 8009ff6:	68a3      	ldr	r3, [r4, #8]
 8009ff8:	42ab      	cmp	r3, r5
 8009ffa:	dc19      	bgt.n	800a030 <__multadd+0x74>
 8009ffc:	6861      	ldr	r1, [r4, #4]
 8009ffe:	4638      	mov	r0, r7
 800a000:	3101      	adds	r1, #1
 800a002:	f7ff ff79 	bl	8009ef8 <_Balloc>
 800a006:	4680      	mov	r8, r0
 800a008:	b928      	cbnz	r0, 800a016 <__multadd+0x5a>
 800a00a:	4602      	mov	r2, r0
 800a00c:	4b0c      	ldr	r3, [pc, #48]	@ (800a040 <__multadd+0x84>)
 800a00e:	480d      	ldr	r0, [pc, #52]	@ (800a044 <__multadd+0x88>)
 800a010:	21ba      	movs	r1, #186	@ 0xba
 800a012:	f001 fce9 	bl	800b9e8 <__assert_func>
 800a016:	6922      	ldr	r2, [r4, #16]
 800a018:	3202      	adds	r2, #2
 800a01a:	f104 010c 	add.w	r1, r4, #12
 800a01e:	0092      	lsls	r2, r2, #2
 800a020:	300c      	adds	r0, #12
 800a022:	f7fe fffa 	bl	800901a <memcpy>
 800a026:	4621      	mov	r1, r4
 800a028:	4638      	mov	r0, r7
 800a02a:	f7ff ffa5 	bl	8009f78 <_Bfree>
 800a02e:	4644      	mov	r4, r8
 800a030:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a034:	3501      	adds	r5, #1
 800a036:	615e      	str	r6, [r3, #20]
 800a038:	6125      	str	r5, [r4, #16]
 800a03a:	4620      	mov	r0, r4
 800a03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a040:	0800c8b9 	.word	0x0800c8b9
 800a044:	0800c8ca 	.word	0x0800c8ca

0800a048 <__s2b>:
 800a048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a04c:	460c      	mov	r4, r1
 800a04e:	4615      	mov	r5, r2
 800a050:	461f      	mov	r7, r3
 800a052:	2209      	movs	r2, #9
 800a054:	3308      	adds	r3, #8
 800a056:	4606      	mov	r6, r0
 800a058:	fb93 f3f2 	sdiv	r3, r3, r2
 800a05c:	2100      	movs	r1, #0
 800a05e:	2201      	movs	r2, #1
 800a060:	429a      	cmp	r2, r3
 800a062:	db09      	blt.n	800a078 <__s2b+0x30>
 800a064:	4630      	mov	r0, r6
 800a066:	f7ff ff47 	bl	8009ef8 <_Balloc>
 800a06a:	b940      	cbnz	r0, 800a07e <__s2b+0x36>
 800a06c:	4602      	mov	r2, r0
 800a06e:	4b19      	ldr	r3, [pc, #100]	@ (800a0d4 <__s2b+0x8c>)
 800a070:	4819      	ldr	r0, [pc, #100]	@ (800a0d8 <__s2b+0x90>)
 800a072:	21d3      	movs	r1, #211	@ 0xd3
 800a074:	f001 fcb8 	bl	800b9e8 <__assert_func>
 800a078:	0052      	lsls	r2, r2, #1
 800a07a:	3101      	adds	r1, #1
 800a07c:	e7f0      	b.n	800a060 <__s2b+0x18>
 800a07e:	9b08      	ldr	r3, [sp, #32]
 800a080:	6143      	str	r3, [r0, #20]
 800a082:	2d09      	cmp	r5, #9
 800a084:	f04f 0301 	mov.w	r3, #1
 800a088:	6103      	str	r3, [r0, #16]
 800a08a:	dd16      	ble.n	800a0ba <__s2b+0x72>
 800a08c:	f104 0909 	add.w	r9, r4, #9
 800a090:	46c8      	mov	r8, r9
 800a092:	442c      	add	r4, r5
 800a094:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a098:	4601      	mov	r1, r0
 800a09a:	3b30      	subs	r3, #48	@ 0x30
 800a09c:	220a      	movs	r2, #10
 800a09e:	4630      	mov	r0, r6
 800a0a0:	f7ff ff8c 	bl	8009fbc <__multadd>
 800a0a4:	45a0      	cmp	r8, r4
 800a0a6:	d1f5      	bne.n	800a094 <__s2b+0x4c>
 800a0a8:	f1a5 0408 	sub.w	r4, r5, #8
 800a0ac:	444c      	add	r4, r9
 800a0ae:	1b2d      	subs	r5, r5, r4
 800a0b0:	1963      	adds	r3, r4, r5
 800a0b2:	42bb      	cmp	r3, r7
 800a0b4:	db04      	blt.n	800a0c0 <__s2b+0x78>
 800a0b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ba:	340a      	adds	r4, #10
 800a0bc:	2509      	movs	r5, #9
 800a0be:	e7f6      	b.n	800a0ae <__s2b+0x66>
 800a0c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a0c4:	4601      	mov	r1, r0
 800a0c6:	3b30      	subs	r3, #48	@ 0x30
 800a0c8:	220a      	movs	r2, #10
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	f7ff ff76 	bl	8009fbc <__multadd>
 800a0d0:	e7ee      	b.n	800a0b0 <__s2b+0x68>
 800a0d2:	bf00      	nop
 800a0d4:	0800c8b9 	.word	0x0800c8b9
 800a0d8:	0800c8ca 	.word	0x0800c8ca

0800a0dc <__hi0bits>:
 800a0dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	bf36      	itet	cc
 800a0e4:	0403      	lslcc	r3, r0, #16
 800a0e6:	2000      	movcs	r0, #0
 800a0e8:	2010      	movcc	r0, #16
 800a0ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0ee:	bf3c      	itt	cc
 800a0f0:	021b      	lslcc	r3, r3, #8
 800a0f2:	3008      	addcc	r0, #8
 800a0f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0f8:	bf3c      	itt	cc
 800a0fa:	011b      	lslcc	r3, r3, #4
 800a0fc:	3004      	addcc	r0, #4
 800a0fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a102:	bf3c      	itt	cc
 800a104:	009b      	lslcc	r3, r3, #2
 800a106:	3002      	addcc	r0, #2
 800a108:	2b00      	cmp	r3, #0
 800a10a:	db05      	blt.n	800a118 <__hi0bits+0x3c>
 800a10c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a110:	f100 0001 	add.w	r0, r0, #1
 800a114:	bf08      	it	eq
 800a116:	2020      	moveq	r0, #32
 800a118:	4770      	bx	lr

0800a11a <__lo0bits>:
 800a11a:	6803      	ldr	r3, [r0, #0]
 800a11c:	4602      	mov	r2, r0
 800a11e:	f013 0007 	ands.w	r0, r3, #7
 800a122:	d00b      	beq.n	800a13c <__lo0bits+0x22>
 800a124:	07d9      	lsls	r1, r3, #31
 800a126:	d421      	bmi.n	800a16c <__lo0bits+0x52>
 800a128:	0798      	lsls	r0, r3, #30
 800a12a:	bf49      	itett	mi
 800a12c:	085b      	lsrmi	r3, r3, #1
 800a12e:	089b      	lsrpl	r3, r3, #2
 800a130:	2001      	movmi	r0, #1
 800a132:	6013      	strmi	r3, [r2, #0]
 800a134:	bf5c      	itt	pl
 800a136:	6013      	strpl	r3, [r2, #0]
 800a138:	2002      	movpl	r0, #2
 800a13a:	4770      	bx	lr
 800a13c:	b299      	uxth	r1, r3
 800a13e:	b909      	cbnz	r1, 800a144 <__lo0bits+0x2a>
 800a140:	0c1b      	lsrs	r3, r3, #16
 800a142:	2010      	movs	r0, #16
 800a144:	b2d9      	uxtb	r1, r3
 800a146:	b909      	cbnz	r1, 800a14c <__lo0bits+0x32>
 800a148:	3008      	adds	r0, #8
 800a14a:	0a1b      	lsrs	r3, r3, #8
 800a14c:	0719      	lsls	r1, r3, #28
 800a14e:	bf04      	itt	eq
 800a150:	091b      	lsreq	r3, r3, #4
 800a152:	3004      	addeq	r0, #4
 800a154:	0799      	lsls	r1, r3, #30
 800a156:	bf04      	itt	eq
 800a158:	089b      	lsreq	r3, r3, #2
 800a15a:	3002      	addeq	r0, #2
 800a15c:	07d9      	lsls	r1, r3, #31
 800a15e:	d403      	bmi.n	800a168 <__lo0bits+0x4e>
 800a160:	085b      	lsrs	r3, r3, #1
 800a162:	f100 0001 	add.w	r0, r0, #1
 800a166:	d003      	beq.n	800a170 <__lo0bits+0x56>
 800a168:	6013      	str	r3, [r2, #0]
 800a16a:	4770      	bx	lr
 800a16c:	2000      	movs	r0, #0
 800a16e:	4770      	bx	lr
 800a170:	2020      	movs	r0, #32
 800a172:	4770      	bx	lr

0800a174 <__i2b>:
 800a174:	b510      	push	{r4, lr}
 800a176:	460c      	mov	r4, r1
 800a178:	2101      	movs	r1, #1
 800a17a:	f7ff febd 	bl	8009ef8 <_Balloc>
 800a17e:	4602      	mov	r2, r0
 800a180:	b928      	cbnz	r0, 800a18e <__i2b+0x1a>
 800a182:	4b05      	ldr	r3, [pc, #20]	@ (800a198 <__i2b+0x24>)
 800a184:	4805      	ldr	r0, [pc, #20]	@ (800a19c <__i2b+0x28>)
 800a186:	f240 1145 	movw	r1, #325	@ 0x145
 800a18a:	f001 fc2d 	bl	800b9e8 <__assert_func>
 800a18e:	2301      	movs	r3, #1
 800a190:	6144      	str	r4, [r0, #20]
 800a192:	6103      	str	r3, [r0, #16]
 800a194:	bd10      	pop	{r4, pc}
 800a196:	bf00      	nop
 800a198:	0800c8b9 	.word	0x0800c8b9
 800a19c:	0800c8ca 	.word	0x0800c8ca

0800a1a0 <__multiply>:
 800a1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a4:	4617      	mov	r7, r2
 800a1a6:	690a      	ldr	r2, [r1, #16]
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	bfa8      	it	ge
 800a1ae:	463b      	movge	r3, r7
 800a1b0:	4689      	mov	r9, r1
 800a1b2:	bfa4      	itt	ge
 800a1b4:	460f      	movge	r7, r1
 800a1b6:	4699      	movge	r9, r3
 800a1b8:	693d      	ldr	r5, [r7, #16]
 800a1ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	6879      	ldr	r1, [r7, #4]
 800a1c2:	eb05 060a 	add.w	r6, r5, sl
 800a1c6:	42b3      	cmp	r3, r6
 800a1c8:	b085      	sub	sp, #20
 800a1ca:	bfb8      	it	lt
 800a1cc:	3101      	addlt	r1, #1
 800a1ce:	f7ff fe93 	bl	8009ef8 <_Balloc>
 800a1d2:	b930      	cbnz	r0, 800a1e2 <__multiply+0x42>
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	4b41      	ldr	r3, [pc, #260]	@ (800a2dc <__multiply+0x13c>)
 800a1d8:	4841      	ldr	r0, [pc, #260]	@ (800a2e0 <__multiply+0x140>)
 800a1da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a1de:	f001 fc03 	bl	800b9e8 <__assert_func>
 800a1e2:	f100 0414 	add.w	r4, r0, #20
 800a1e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a1ea:	4623      	mov	r3, r4
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	4573      	cmp	r3, lr
 800a1f0:	d320      	bcc.n	800a234 <__multiply+0x94>
 800a1f2:	f107 0814 	add.w	r8, r7, #20
 800a1f6:	f109 0114 	add.w	r1, r9, #20
 800a1fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a1fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a202:	9302      	str	r3, [sp, #8]
 800a204:	1beb      	subs	r3, r5, r7
 800a206:	3b15      	subs	r3, #21
 800a208:	f023 0303 	bic.w	r3, r3, #3
 800a20c:	3304      	adds	r3, #4
 800a20e:	3715      	adds	r7, #21
 800a210:	42bd      	cmp	r5, r7
 800a212:	bf38      	it	cc
 800a214:	2304      	movcc	r3, #4
 800a216:	9301      	str	r3, [sp, #4]
 800a218:	9b02      	ldr	r3, [sp, #8]
 800a21a:	9103      	str	r1, [sp, #12]
 800a21c:	428b      	cmp	r3, r1
 800a21e:	d80c      	bhi.n	800a23a <__multiply+0x9a>
 800a220:	2e00      	cmp	r6, #0
 800a222:	dd03      	ble.n	800a22c <__multiply+0x8c>
 800a224:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d055      	beq.n	800a2d8 <__multiply+0x138>
 800a22c:	6106      	str	r6, [r0, #16]
 800a22e:	b005      	add	sp, #20
 800a230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a234:	f843 2b04 	str.w	r2, [r3], #4
 800a238:	e7d9      	b.n	800a1ee <__multiply+0x4e>
 800a23a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a23e:	f1ba 0f00 	cmp.w	sl, #0
 800a242:	d01f      	beq.n	800a284 <__multiply+0xe4>
 800a244:	46c4      	mov	ip, r8
 800a246:	46a1      	mov	r9, r4
 800a248:	2700      	movs	r7, #0
 800a24a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a24e:	f8d9 3000 	ldr.w	r3, [r9]
 800a252:	fa1f fb82 	uxth.w	fp, r2
 800a256:	b29b      	uxth	r3, r3
 800a258:	fb0a 330b 	mla	r3, sl, fp, r3
 800a25c:	443b      	add	r3, r7
 800a25e:	f8d9 7000 	ldr.w	r7, [r9]
 800a262:	0c12      	lsrs	r2, r2, #16
 800a264:	0c3f      	lsrs	r7, r7, #16
 800a266:	fb0a 7202 	mla	r2, sl, r2, r7
 800a26a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a26e:	b29b      	uxth	r3, r3
 800a270:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a274:	4565      	cmp	r5, ip
 800a276:	f849 3b04 	str.w	r3, [r9], #4
 800a27a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a27e:	d8e4      	bhi.n	800a24a <__multiply+0xaa>
 800a280:	9b01      	ldr	r3, [sp, #4]
 800a282:	50e7      	str	r7, [r4, r3]
 800a284:	9b03      	ldr	r3, [sp, #12]
 800a286:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a28a:	3104      	adds	r1, #4
 800a28c:	f1b9 0f00 	cmp.w	r9, #0
 800a290:	d020      	beq.n	800a2d4 <__multiply+0x134>
 800a292:	6823      	ldr	r3, [r4, #0]
 800a294:	4647      	mov	r7, r8
 800a296:	46a4      	mov	ip, r4
 800a298:	f04f 0a00 	mov.w	sl, #0
 800a29c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a2a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a2a4:	fb09 220b 	mla	r2, r9, fp, r2
 800a2a8:	4452      	add	r2, sl
 800a2aa:	b29b      	uxth	r3, r3
 800a2ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2b0:	f84c 3b04 	str.w	r3, [ip], #4
 800a2b4:	f857 3b04 	ldr.w	r3, [r7], #4
 800a2b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2bc:	f8bc 3000 	ldrh.w	r3, [ip]
 800a2c0:	fb09 330a 	mla	r3, r9, sl, r3
 800a2c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a2c8:	42bd      	cmp	r5, r7
 800a2ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2ce:	d8e5      	bhi.n	800a29c <__multiply+0xfc>
 800a2d0:	9a01      	ldr	r2, [sp, #4]
 800a2d2:	50a3      	str	r3, [r4, r2]
 800a2d4:	3404      	adds	r4, #4
 800a2d6:	e79f      	b.n	800a218 <__multiply+0x78>
 800a2d8:	3e01      	subs	r6, #1
 800a2da:	e7a1      	b.n	800a220 <__multiply+0x80>
 800a2dc:	0800c8b9 	.word	0x0800c8b9
 800a2e0:	0800c8ca 	.word	0x0800c8ca

0800a2e4 <__pow5mult>:
 800a2e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2e8:	4615      	mov	r5, r2
 800a2ea:	f012 0203 	ands.w	r2, r2, #3
 800a2ee:	4607      	mov	r7, r0
 800a2f0:	460e      	mov	r6, r1
 800a2f2:	d007      	beq.n	800a304 <__pow5mult+0x20>
 800a2f4:	4c25      	ldr	r4, [pc, #148]	@ (800a38c <__pow5mult+0xa8>)
 800a2f6:	3a01      	subs	r2, #1
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a2fe:	f7ff fe5d 	bl	8009fbc <__multadd>
 800a302:	4606      	mov	r6, r0
 800a304:	10ad      	asrs	r5, r5, #2
 800a306:	d03d      	beq.n	800a384 <__pow5mult+0xa0>
 800a308:	69fc      	ldr	r4, [r7, #28]
 800a30a:	b97c      	cbnz	r4, 800a32c <__pow5mult+0x48>
 800a30c:	2010      	movs	r0, #16
 800a30e:	f7ff fd3d 	bl	8009d8c <malloc>
 800a312:	4602      	mov	r2, r0
 800a314:	61f8      	str	r0, [r7, #28]
 800a316:	b928      	cbnz	r0, 800a324 <__pow5mult+0x40>
 800a318:	4b1d      	ldr	r3, [pc, #116]	@ (800a390 <__pow5mult+0xac>)
 800a31a:	481e      	ldr	r0, [pc, #120]	@ (800a394 <__pow5mult+0xb0>)
 800a31c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a320:	f001 fb62 	bl	800b9e8 <__assert_func>
 800a324:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a328:	6004      	str	r4, [r0, #0]
 800a32a:	60c4      	str	r4, [r0, #12]
 800a32c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a330:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a334:	b94c      	cbnz	r4, 800a34a <__pow5mult+0x66>
 800a336:	f240 2171 	movw	r1, #625	@ 0x271
 800a33a:	4638      	mov	r0, r7
 800a33c:	f7ff ff1a 	bl	800a174 <__i2b>
 800a340:	2300      	movs	r3, #0
 800a342:	f8c8 0008 	str.w	r0, [r8, #8]
 800a346:	4604      	mov	r4, r0
 800a348:	6003      	str	r3, [r0, #0]
 800a34a:	f04f 0900 	mov.w	r9, #0
 800a34e:	07eb      	lsls	r3, r5, #31
 800a350:	d50a      	bpl.n	800a368 <__pow5mult+0x84>
 800a352:	4631      	mov	r1, r6
 800a354:	4622      	mov	r2, r4
 800a356:	4638      	mov	r0, r7
 800a358:	f7ff ff22 	bl	800a1a0 <__multiply>
 800a35c:	4631      	mov	r1, r6
 800a35e:	4680      	mov	r8, r0
 800a360:	4638      	mov	r0, r7
 800a362:	f7ff fe09 	bl	8009f78 <_Bfree>
 800a366:	4646      	mov	r6, r8
 800a368:	106d      	asrs	r5, r5, #1
 800a36a:	d00b      	beq.n	800a384 <__pow5mult+0xa0>
 800a36c:	6820      	ldr	r0, [r4, #0]
 800a36e:	b938      	cbnz	r0, 800a380 <__pow5mult+0x9c>
 800a370:	4622      	mov	r2, r4
 800a372:	4621      	mov	r1, r4
 800a374:	4638      	mov	r0, r7
 800a376:	f7ff ff13 	bl	800a1a0 <__multiply>
 800a37a:	6020      	str	r0, [r4, #0]
 800a37c:	f8c0 9000 	str.w	r9, [r0]
 800a380:	4604      	mov	r4, r0
 800a382:	e7e4      	b.n	800a34e <__pow5mult+0x6a>
 800a384:	4630      	mov	r0, r6
 800a386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a38a:	bf00      	nop
 800a38c:	0800c9dc 	.word	0x0800c9dc
 800a390:	0800c84a 	.word	0x0800c84a
 800a394:	0800c8ca 	.word	0x0800c8ca

0800a398 <__lshift>:
 800a398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a39c:	460c      	mov	r4, r1
 800a39e:	6849      	ldr	r1, [r1, #4]
 800a3a0:	6923      	ldr	r3, [r4, #16]
 800a3a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3a6:	68a3      	ldr	r3, [r4, #8]
 800a3a8:	4607      	mov	r7, r0
 800a3aa:	4691      	mov	r9, r2
 800a3ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3b0:	f108 0601 	add.w	r6, r8, #1
 800a3b4:	42b3      	cmp	r3, r6
 800a3b6:	db0b      	blt.n	800a3d0 <__lshift+0x38>
 800a3b8:	4638      	mov	r0, r7
 800a3ba:	f7ff fd9d 	bl	8009ef8 <_Balloc>
 800a3be:	4605      	mov	r5, r0
 800a3c0:	b948      	cbnz	r0, 800a3d6 <__lshift+0x3e>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	4b28      	ldr	r3, [pc, #160]	@ (800a468 <__lshift+0xd0>)
 800a3c6:	4829      	ldr	r0, [pc, #164]	@ (800a46c <__lshift+0xd4>)
 800a3c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a3cc:	f001 fb0c 	bl	800b9e8 <__assert_func>
 800a3d0:	3101      	adds	r1, #1
 800a3d2:	005b      	lsls	r3, r3, #1
 800a3d4:	e7ee      	b.n	800a3b4 <__lshift+0x1c>
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	f100 0114 	add.w	r1, r0, #20
 800a3dc:	f100 0210 	add.w	r2, r0, #16
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	4553      	cmp	r3, sl
 800a3e4:	db33      	blt.n	800a44e <__lshift+0xb6>
 800a3e6:	6920      	ldr	r0, [r4, #16]
 800a3e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3ec:	f104 0314 	add.w	r3, r4, #20
 800a3f0:	f019 091f 	ands.w	r9, r9, #31
 800a3f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a3f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a3fc:	d02b      	beq.n	800a456 <__lshift+0xbe>
 800a3fe:	f1c9 0e20 	rsb	lr, r9, #32
 800a402:	468a      	mov	sl, r1
 800a404:	2200      	movs	r2, #0
 800a406:	6818      	ldr	r0, [r3, #0]
 800a408:	fa00 f009 	lsl.w	r0, r0, r9
 800a40c:	4310      	orrs	r0, r2
 800a40e:	f84a 0b04 	str.w	r0, [sl], #4
 800a412:	f853 2b04 	ldr.w	r2, [r3], #4
 800a416:	459c      	cmp	ip, r3
 800a418:	fa22 f20e 	lsr.w	r2, r2, lr
 800a41c:	d8f3      	bhi.n	800a406 <__lshift+0x6e>
 800a41e:	ebac 0304 	sub.w	r3, ip, r4
 800a422:	3b15      	subs	r3, #21
 800a424:	f023 0303 	bic.w	r3, r3, #3
 800a428:	3304      	adds	r3, #4
 800a42a:	f104 0015 	add.w	r0, r4, #21
 800a42e:	4560      	cmp	r0, ip
 800a430:	bf88      	it	hi
 800a432:	2304      	movhi	r3, #4
 800a434:	50ca      	str	r2, [r1, r3]
 800a436:	b10a      	cbz	r2, 800a43c <__lshift+0xa4>
 800a438:	f108 0602 	add.w	r6, r8, #2
 800a43c:	3e01      	subs	r6, #1
 800a43e:	4638      	mov	r0, r7
 800a440:	612e      	str	r6, [r5, #16]
 800a442:	4621      	mov	r1, r4
 800a444:	f7ff fd98 	bl	8009f78 <_Bfree>
 800a448:	4628      	mov	r0, r5
 800a44a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a44e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a452:	3301      	adds	r3, #1
 800a454:	e7c5      	b.n	800a3e2 <__lshift+0x4a>
 800a456:	3904      	subs	r1, #4
 800a458:	f853 2b04 	ldr.w	r2, [r3], #4
 800a45c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a460:	459c      	cmp	ip, r3
 800a462:	d8f9      	bhi.n	800a458 <__lshift+0xc0>
 800a464:	e7ea      	b.n	800a43c <__lshift+0xa4>
 800a466:	bf00      	nop
 800a468:	0800c8b9 	.word	0x0800c8b9
 800a46c:	0800c8ca 	.word	0x0800c8ca

0800a470 <__mcmp>:
 800a470:	690a      	ldr	r2, [r1, #16]
 800a472:	4603      	mov	r3, r0
 800a474:	6900      	ldr	r0, [r0, #16]
 800a476:	1a80      	subs	r0, r0, r2
 800a478:	b530      	push	{r4, r5, lr}
 800a47a:	d10e      	bne.n	800a49a <__mcmp+0x2a>
 800a47c:	3314      	adds	r3, #20
 800a47e:	3114      	adds	r1, #20
 800a480:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a484:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a488:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a48c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a490:	4295      	cmp	r5, r2
 800a492:	d003      	beq.n	800a49c <__mcmp+0x2c>
 800a494:	d205      	bcs.n	800a4a2 <__mcmp+0x32>
 800a496:	f04f 30ff 	mov.w	r0, #4294967295
 800a49a:	bd30      	pop	{r4, r5, pc}
 800a49c:	42a3      	cmp	r3, r4
 800a49e:	d3f3      	bcc.n	800a488 <__mcmp+0x18>
 800a4a0:	e7fb      	b.n	800a49a <__mcmp+0x2a>
 800a4a2:	2001      	movs	r0, #1
 800a4a4:	e7f9      	b.n	800a49a <__mcmp+0x2a>
	...

0800a4a8 <__mdiff>:
 800a4a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ac:	4689      	mov	r9, r1
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	4611      	mov	r1, r2
 800a4b2:	4648      	mov	r0, r9
 800a4b4:	4614      	mov	r4, r2
 800a4b6:	f7ff ffdb 	bl	800a470 <__mcmp>
 800a4ba:	1e05      	subs	r5, r0, #0
 800a4bc:	d112      	bne.n	800a4e4 <__mdiff+0x3c>
 800a4be:	4629      	mov	r1, r5
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	f7ff fd19 	bl	8009ef8 <_Balloc>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	b928      	cbnz	r0, 800a4d6 <__mdiff+0x2e>
 800a4ca:	4b3f      	ldr	r3, [pc, #252]	@ (800a5c8 <__mdiff+0x120>)
 800a4cc:	f240 2137 	movw	r1, #567	@ 0x237
 800a4d0:	483e      	ldr	r0, [pc, #248]	@ (800a5cc <__mdiff+0x124>)
 800a4d2:	f001 fa89 	bl	800b9e8 <__assert_func>
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a4dc:	4610      	mov	r0, r2
 800a4de:	b003      	add	sp, #12
 800a4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4e4:	bfbc      	itt	lt
 800a4e6:	464b      	movlt	r3, r9
 800a4e8:	46a1      	movlt	r9, r4
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a4f0:	bfba      	itte	lt
 800a4f2:	461c      	movlt	r4, r3
 800a4f4:	2501      	movlt	r5, #1
 800a4f6:	2500      	movge	r5, #0
 800a4f8:	f7ff fcfe 	bl	8009ef8 <_Balloc>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	b918      	cbnz	r0, 800a508 <__mdiff+0x60>
 800a500:	4b31      	ldr	r3, [pc, #196]	@ (800a5c8 <__mdiff+0x120>)
 800a502:	f240 2145 	movw	r1, #581	@ 0x245
 800a506:	e7e3      	b.n	800a4d0 <__mdiff+0x28>
 800a508:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a50c:	6926      	ldr	r6, [r4, #16]
 800a50e:	60c5      	str	r5, [r0, #12]
 800a510:	f109 0310 	add.w	r3, r9, #16
 800a514:	f109 0514 	add.w	r5, r9, #20
 800a518:	f104 0e14 	add.w	lr, r4, #20
 800a51c:	f100 0b14 	add.w	fp, r0, #20
 800a520:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a524:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a528:	9301      	str	r3, [sp, #4]
 800a52a:	46d9      	mov	r9, fp
 800a52c:	f04f 0c00 	mov.w	ip, #0
 800a530:	9b01      	ldr	r3, [sp, #4]
 800a532:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a536:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a53a:	9301      	str	r3, [sp, #4]
 800a53c:	fa1f f38a 	uxth.w	r3, sl
 800a540:	4619      	mov	r1, r3
 800a542:	b283      	uxth	r3, r0
 800a544:	1acb      	subs	r3, r1, r3
 800a546:	0c00      	lsrs	r0, r0, #16
 800a548:	4463      	add	r3, ip
 800a54a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a54e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a552:	b29b      	uxth	r3, r3
 800a554:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a558:	4576      	cmp	r6, lr
 800a55a:	f849 3b04 	str.w	r3, [r9], #4
 800a55e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a562:	d8e5      	bhi.n	800a530 <__mdiff+0x88>
 800a564:	1b33      	subs	r3, r6, r4
 800a566:	3b15      	subs	r3, #21
 800a568:	f023 0303 	bic.w	r3, r3, #3
 800a56c:	3415      	adds	r4, #21
 800a56e:	3304      	adds	r3, #4
 800a570:	42a6      	cmp	r6, r4
 800a572:	bf38      	it	cc
 800a574:	2304      	movcc	r3, #4
 800a576:	441d      	add	r5, r3
 800a578:	445b      	add	r3, fp
 800a57a:	461e      	mov	r6, r3
 800a57c:	462c      	mov	r4, r5
 800a57e:	4544      	cmp	r4, r8
 800a580:	d30e      	bcc.n	800a5a0 <__mdiff+0xf8>
 800a582:	f108 0103 	add.w	r1, r8, #3
 800a586:	1b49      	subs	r1, r1, r5
 800a588:	f021 0103 	bic.w	r1, r1, #3
 800a58c:	3d03      	subs	r5, #3
 800a58e:	45a8      	cmp	r8, r5
 800a590:	bf38      	it	cc
 800a592:	2100      	movcc	r1, #0
 800a594:	440b      	add	r3, r1
 800a596:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a59a:	b191      	cbz	r1, 800a5c2 <__mdiff+0x11a>
 800a59c:	6117      	str	r7, [r2, #16]
 800a59e:	e79d      	b.n	800a4dc <__mdiff+0x34>
 800a5a0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a5a4:	46e6      	mov	lr, ip
 800a5a6:	0c08      	lsrs	r0, r1, #16
 800a5a8:	fa1c fc81 	uxtah	ip, ip, r1
 800a5ac:	4471      	add	r1, lr
 800a5ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a5b2:	b289      	uxth	r1, r1
 800a5b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a5b8:	f846 1b04 	str.w	r1, [r6], #4
 800a5bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a5c0:	e7dd      	b.n	800a57e <__mdiff+0xd6>
 800a5c2:	3f01      	subs	r7, #1
 800a5c4:	e7e7      	b.n	800a596 <__mdiff+0xee>
 800a5c6:	bf00      	nop
 800a5c8:	0800c8b9 	.word	0x0800c8b9
 800a5cc:	0800c8ca 	.word	0x0800c8ca

0800a5d0 <__ulp>:
 800a5d0:	b082      	sub	sp, #8
 800a5d2:	ed8d 0b00 	vstr	d0, [sp]
 800a5d6:	9a01      	ldr	r2, [sp, #4]
 800a5d8:	4b0f      	ldr	r3, [pc, #60]	@ (800a618 <__ulp+0x48>)
 800a5da:	4013      	ands	r3, r2
 800a5dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	dc08      	bgt.n	800a5f6 <__ulp+0x26>
 800a5e4:	425b      	negs	r3, r3
 800a5e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a5ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a5ee:	da04      	bge.n	800a5fa <__ulp+0x2a>
 800a5f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a5f4:	4113      	asrs	r3, r2
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	e008      	b.n	800a60c <__ulp+0x3c>
 800a5fa:	f1a2 0314 	sub.w	r3, r2, #20
 800a5fe:	2b1e      	cmp	r3, #30
 800a600:	bfda      	itte	le
 800a602:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a606:	40da      	lsrle	r2, r3
 800a608:	2201      	movgt	r2, #1
 800a60a:	2300      	movs	r3, #0
 800a60c:	4619      	mov	r1, r3
 800a60e:	4610      	mov	r0, r2
 800a610:	ec41 0b10 	vmov	d0, r0, r1
 800a614:	b002      	add	sp, #8
 800a616:	4770      	bx	lr
 800a618:	7ff00000 	.word	0x7ff00000

0800a61c <__b2d>:
 800a61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a620:	6906      	ldr	r6, [r0, #16]
 800a622:	f100 0814 	add.w	r8, r0, #20
 800a626:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a62a:	1f37      	subs	r7, r6, #4
 800a62c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a630:	4610      	mov	r0, r2
 800a632:	f7ff fd53 	bl	800a0dc <__hi0bits>
 800a636:	f1c0 0320 	rsb	r3, r0, #32
 800a63a:	280a      	cmp	r0, #10
 800a63c:	600b      	str	r3, [r1, #0]
 800a63e:	491b      	ldr	r1, [pc, #108]	@ (800a6ac <__b2d+0x90>)
 800a640:	dc15      	bgt.n	800a66e <__b2d+0x52>
 800a642:	f1c0 0c0b 	rsb	ip, r0, #11
 800a646:	fa22 f30c 	lsr.w	r3, r2, ip
 800a64a:	45b8      	cmp	r8, r7
 800a64c:	ea43 0501 	orr.w	r5, r3, r1
 800a650:	bf34      	ite	cc
 800a652:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a656:	2300      	movcs	r3, #0
 800a658:	3015      	adds	r0, #21
 800a65a:	fa02 f000 	lsl.w	r0, r2, r0
 800a65e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a662:	4303      	orrs	r3, r0
 800a664:	461c      	mov	r4, r3
 800a666:	ec45 4b10 	vmov	d0, r4, r5
 800a66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a66e:	45b8      	cmp	r8, r7
 800a670:	bf3a      	itte	cc
 800a672:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a676:	f1a6 0708 	subcc.w	r7, r6, #8
 800a67a:	2300      	movcs	r3, #0
 800a67c:	380b      	subs	r0, #11
 800a67e:	d012      	beq.n	800a6a6 <__b2d+0x8a>
 800a680:	f1c0 0120 	rsb	r1, r0, #32
 800a684:	fa23 f401 	lsr.w	r4, r3, r1
 800a688:	4082      	lsls	r2, r0
 800a68a:	4322      	orrs	r2, r4
 800a68c:	4547      	cmp	r7, r8
 800a68e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a692:	bf8c      	ite	hi
 800a694:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a698:	2200      	movls	r2, #0
 800a69a:	4083      	lsls	r3, r0
 800a69c:	40ca      	lsrs	r2, r1
 800a69e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	e7de      	b.n	800a664 <__b2d+0x48>
 800a6a6:	ea42 0501 	orr.w	r5, r2, r1
 800a6aa:	e7db      	b.n	800a664 <__b2d+0x48>
 800a6ac:	3ff00000 	.word	0x3ff00000

0800a6b0 <__d2b>:
 800a6b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a6b4:	460f      	mov	r7, r1
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	ec59 8b10 	vmov	r8, r9, d0
 800a6bc:	4616      	mov	r6, r2
 800a6be:	f7ff fc1b 	bl	8009ef8 <_Balloc>
 800a6c2:	4604      	mov	r4, r0
 800a6c4:	b930      	cbnz	r0, 800a6d4 <__d2b+0x24>
 800a6c6:	4602      	mov	r2, r0
 800a6c8:	4b23      	ldr	r3, [pc, #140]	@ (800a758 <__d2b+0xa8>)
 800a6ca:	4824      	ldr	r0, [pc, #144]	@ (800a75c <__d2b+0xac>)
 800a6cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a6d0:	f001 f98a 	bl	800b9e8 <__assert_func>
 800a6d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a6d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6dc:	b10d      	cbz	r5, 800a6e2 <__d2b+0x32>
 800a6de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a6e2:	9301      	str	r3, [sp, #4]
 800a6e4:	f1b8 0300 	subs.w	r3, r8, #0
 800a6e8:	d023      	beq.n	800a732 <__d2b+0x82>
 800a6ea:	4668      	mov	r0, sp
 800a6ec:	9300      	str	r3, [sp, #0]
 800a6ee:	f7ff fd14 	bl	800a11a <__lo0bits>
 800a6f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a6f6:	b1d0      	cbz	r0, 800a72e <__d2b+0x7e>
 800a6f8:	f1c0 0320 	rsb	r3, r0, #32
 800a6fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a700:	430b      	orrs	r3, r1
 800a702:	40c2      	lsrs	r2, r0
 800a704:	6163      	str	r3, [r4, #20]
 800a706:	9201      	str	r2, [sp, #4]
 800a708:	9b01      	ldr	r3, [sp, #4]
 800a70a:	61a3      	str	r3, [r4, #24]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	bf0c      	ite	eq
 800a710:	2201      	moveq	r2, #1
 800a712:	2202      	movne	r2, #2
 800a714:	6122      	str	r2, [r4, #16]
 800a716:	b1a5      	cbz	r5, 800a742 <__d2b+0x92>
 800a718:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a71c:	4405      	add	r5, r0
 800a71e:	603d      	str	r5, [r7, #0]
 800a720:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a724:	6030      	str	r0, [r6, #0]
 800a726:	4620      	mov	r0, r4
 800a728:	b003      	add	sp, #12
 800a72a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a72e:	6161      	str	r1, [r4, #20]
 800a730:	e7ea      	b.n	800a708 <__d2b+0x58>
 800a732:	a801      	add	r0, sp, #4
 800a734:	f7ff fcf1 	bl	800a11a <__lo0bits>
 800a738:	9b01      	ldr	r3, [sp, #4]
 800a73a:	6163      	str	r3, [r4, #20]
 800a73c:	3020      	adds	r0, #32
 800a73e:	2201      	movs	r2, #1
 800a740:	e7e8      	b.n	800a714 <__d2b+0x64>
 800a742:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a746:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a74a:	6038      	str	r0, [r7, #0]
 800a74c:	6918      	ldr	r0, [r3, #16]
 800a74e:	f7ff fcc5 	bl	800a0dc <__hi0bits>
 800a752:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a756:	e7e5      	b.n	800a724 <__d2b+0x74>
 800a758:	0800c8b9 	.word	0x0800c8b9
 800a75c:	0800c8ca 	.word	0x0800c8ca

0800a760 <__ratio>:
 800a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	b085      	sub	sp, #20
 800a766:	e9cd 1000 	strd	r1, r0, [sp]
 800a76a:	a902      	add	r1, sp, #8
 800a76c:	f7ff ff56 	bl	800a61c <__b2d>
 800a770:	9800      	ldr	r0, [sp, #0]
 800a772:	a903      	add	r1, sp, #12
 800a774:	ec55 4b10 	vmov	r4, r5, d0
 800a778:	f7ff ff50 	bl	800a61c <__b2d>
 800a77c:	9b01      	ldr	r3, [sp, #4]
 800a77e:	6919      	ldr	r1, [r3, #16]
 800a780:	9b00      	ldr	r3, [sp, #0]
 800a782:	691b      	ldr	r3, [r3, #16]
 800a784:	1ac9      	subs	r1, r1, r3
 800a786:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a78a:	1a9b      	subs	r3, r3, r2
 800a78c:	ec5b ab10 	vmov	sl, fp, d0
 800a790:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a794:	2b00      	cmp	r3, #0
 800a796:	bfce      	itee	gt
 800a798:	462a      	movgt	r2, r5
 800a79a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a79e:	465a      	movle	r2, fp
 800a7a0:	462f      	mov	r7, r5
 800a7a2:	46d9      	mov	r9, fp
 800a7a4:	bfcc      	ite	gt
 800a7a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a7aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a7ae:	464b      	mov	r3, r9
 800a7b0:	4652      	mov	r2, sl
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	4639      	mov	r1, r7
 800a7b6:	f7f6 f849 	bl	800084c <__aeabi_ddiv>
 800a7ba:	ec41 0b10 	vmov	d0, r0, r1
 800a7be:	b005      	add	sp, #20
 800a7c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a7c4 <__copybits>:
 800a7c4:	3901      	subs	r1, #1
 800a7c6:	b570      	push	{r4, r5, r6, lr}
 800a7c8:	1149      	asrs	r1, r1, #5
 800a7ca:	6914      	ldr	r4, [r2, #16]
 800a7cc:	3101      	adds	r1, #1
 800a7ce:	f102 0314 	add.w	r3, r2, #20
 800a7d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a7d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a7da:	1f05      	subs	r5, r0, #4
 800a7dc:	42a3      	cmp	r3, r4
 800a7de:	d30c      	bcc.n	800a7fa <__copybits+0x36>
 800a7e0:	1aa3      	subs	r3, r4, r2
 800a7e2:	3b11      	subs	r3, #17
 800a7e4:	f023 0303 	bic.w	r3, r3, #3
 800a7e8:	3211      	adds	r2, #17
 800a7ea:	42a2      	cmp	r2, r4
 800a7ec:	bf88      	it	hi
 800a7ee:	2300      	movhi	r3, #0
 800a7f0:	4418      	add	r0, r3
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	4288      	cmp	r0, r1
 800a7f6:	d305      	bcc.n	800a804 <__copybits+0x40>
 800a7f8:	bd70      	pop	{r4, r5, r6, pc}
 800a7fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800a7fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800a802:	e7eb      	b.n	800a7dc <__copybits+0x18>
 800a804:	f840 3b04 	str.w	r3, [r0], #4
 800a808:	e7f4      	b.n	800a7f4 <__copybits+0x30>

0800a80a <__any_on>:
 800a80a:	f100 0214 	add.w	r2, r0, #20
 800a80e:	6900      	ldr	r0, [r0, #16]
 800a810:	114b      	asrs	r3, r1, #5
 800a812:	4298      	cmp	r0, r3
 800a814:	b510      	push	{r4, lr}
 800a816:	db11      	blt.n	800a83c <__any_on+0x32>
 800a818:	dd0a      	ble.n	800a830 <__any_on+0x26>
 800a81a:	f011 011f 	ands.w	r1, r1, #31
 800a81e:	d007      	beq.n	800a830 <__any_on+0x26>
 800a820:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a824:	fa24 f001 	lsr.w	r0, r4, r1
 800a828:	fa00 f101 	lsl.w	r1, r0, r1
 800a82c:	428c      	cmp	r4, r1
 800a82e:	d10b      	bne.n	800a848 <__any_on+0x3e>
 800a830:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a834:	4293      	cmp	r3, r2
 800a836:	d803      	bhi.n	800a840 <__any_on+0x36>
 800a838:	2000      	movs	r0, #0
 800a83a:	bd10      	pop	{r4, pc}
 800a83c:	4603      	mov	r3, r0
 800a83e:	e7f7      	b.n	800a830 <__any_on+0x26>
 800a840:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a844:	2900      	cmp	r1, #0
 800a846:	d0f5      	beq.n	800a834 <__any_on+0x2a>
 800a848:	2001      	movs	r0, #1
 800a84a:	e7f6      	b.n	800a83a <__any_on+0x30>

0800a84c <sulp>:
 800a84c:	b570      	push	{r4, r5, r6, lr}
 800a84e:	4604      	mov	r4, r0
 800a850:	460d      	mov	r5, r1
 800a852:	ec45 4b10 	vmov	d0, r4, r5
 800a856:	4616      	mov	r6, r2
 800a858:	f7ff feba 	bl	800a5d0 <__ulp>
 800a85c:	ec51 0b10 	vmov	r0, r1, d0
 800a860:	b17e      	cbz	r6, 800a882 <sulp+0x36>
 800a862:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a866:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	dd09      	ble.n	800a882 <sulp+0x36>
 800a86e:	051b      	lsls	r3, r3, #20
 800a870:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a874:	2400      	movs	r4, #0
 800a876:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a87a:	4622      	mov	r2, r4
 800a87c:	462b      	mov	r3, r5
 800a87e:	f7f5 febb 	bl	80005f8 <__aeabi_dmul>
 800a882:	ec41 0b10 	vmov	d0, r0, r1
 800a886:	bd70      	pop	{r4, r5, r6, pc}

0800a888 <_strtod_l>:
 800a888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a88c:	b09f      	sub	sp, #124	@ 0x7c
 800a88e:	460c      	mov	r4, r1
 800a890:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a892:	2200      	movs	r2, #0
 800a894:	921a      	str	r2, [sp, #104]	@ 0x68
 800a896:	9005      	str	r0, [sp, #20]
 800a898:	f04f 0a00 	mov.w	sl, #0
 800a89c:	f04f 0b00 	mov.w	fp, #0
 800a8a0:	460a      	mov	r2, r1
 800a8a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a8a4:	7811      	ldrb	r1, [r2, #0]
 800a8a6:	292b      	cmp	r1, #43	@ 0x2b
 800a8a8:	d04a      	beq.n	800a940 <_strtod_l+0xb8>
 800a8aa:	d838      	bhi.n	800a91e <_strtod_l+0x96>
 800a8ac:	290d      	cmp	r1, #13
 800a8ae:	d832      	bhi.n	800a916 <_strtod_l+0x8e>
 800a8b0:	2908      	cmp	r1, #8
 800a8b2:	d832      	bhi.n	800a91a <_strtod_l+0x92>
 800a8b4:	2900      	cmp	r1, #0
 800a8b6:	d03b      	beq.n	800a930 <_strtod_l+0xa8>
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	920e      	str	r2, [sp, #56]	@ 0x38
 800a8bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a8be:	782a      	ldrb	r2, [r5, #0]
 800a8c0:	2a30      	cmp	r2, #48	@ 0x30
 800a8c2:	f040 80b2 	bne.w	800aa2a <_strtod_l+0x1a2>
 800a8c6:	786a      	ldrb	r2, [r5, #1]
 800a8c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a8cc:	2a58      	cmp	r2, #88	@ 0x58
 800a8ce:	d16e      	bne.n	800a9ae <_strtod_l+0x126>
 800a8d0:	9302      	str	r3, [sp, #8]
 800a8d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8d4:	9301      	str	r3, [sp, #4]
 800a8d6:	ab1a      	add	r3, sp, #104	@ 0x68
 800a8d8:	9300      	str	r3, [sp, #0]
 800a8da:	4a8f      	ldr	r2, [pc, #572]	@ (800ab18 <_strtod_l+0x290>)
 800a8dc:	9805      	ldr	r0, [sp, #20]
 800a8de:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a8e0:	a919      	add	r1, sp, #100	@ 0x64
 800a8e2:	f001 f91b 	bl	800bb1c <__gethex>
 800a8e6:	f010 060f 	ands.w	r6, r0, #15
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	d005      	beq.n	800a8fa <_strtod_l+0x72>
 800a8ee:	2e06      	cmp	r6, #6
 800a8f0:	d128      	bne.n	800a944 <_strtod_l+0xbc>
 800a8f2:	3501      	adds	r5, #1
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	9519      	str	r5, [sp, #100]	@ 0x64
 800a8f8:	930e      	str	r3, [sp, #56]	@ 0x38
 800a8fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f040 858e 	bne.w	800b41e <_strtod_l+0xb96>
 800a902:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a904:	b1cb      	cbz	r3, 800a93a <_strtod_l+0xb2>
 800a906:	4652      	mov	r2, sl
 800a908:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a90c:	ec43 2b10 	vmov	d0, r2, r3
 800a910:	b01f      	add	sp, #124	@ 0x7c
 800a912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a916:	2920      	cmp	r1, #32
 800a918:	d1ce      	bne.n	800a8b8 <_strtod_l+0x30>
 800a91a:	3201      	adds	r2, #1
 800a91c:	e7c1      	b.n	800a8a2 <_strtod_l+0x1a>
 800a91e:	292d      	cmp	r1, #45	@ 0x2d
 800a920:	d1ca      	bne.n	800a8b8 <_strtod_l+0x30>
 800a922:	2101      	movs	r1, #1
 800a924:	910e      	str	r1, [sp, #56]	@ 0x38
 800a926:	1c51      	adds	r1, r2, #1
 800a928:	9119      	str	r1, [sp, #100]	@ 0x64
 800a92a:	7852      	ldrb	r2, [r2, #1]
 800a92c:	2a00      	cmp	r2, #0
 800a92e:	d1c5      	bne.n	800a8bc <_strtod_l+0x34>
 800a930:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a932:	9419      	str	r4, [sp, #100]	@ 0x64
 800a934:	2b00      	cmp	r3, #0
 800a936:	f040 8570 	bne.w	800b41a <_strtod_l+0xb92>
 800a93a:	4652      	mov	r2, sl
 800a93c:	465b      	mov	r3, fp
 800a93e:	e7e5      	b.n	800a90c <_strtod_l+0x84>
 800a940:	2100      	movs	r1, #0
 800a942:	e7ef      	b.n	800a924 <_strtod_l+0x9c>
 800a944:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a946:	b13a      	cbz	r2, 800a958 <_strtod_l+0xd0>
 800a948:	2135      	movs	r1, #53	@ 0x35
 800a94a:	a81c      	add	r0, sp, #112	@ 0x70
 800a94c:	f7ff ff3a 	bl	800a7c4 <__copybits>
 800a950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a952:	9805      	ldr	r0, [sp, #20]
 800a954:	f7ff fb10 	bl	8009f78 <_Bfree>
 800a958:	3e01      	subs	r6, #1
 800a95a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a95c:	2e04      	cmp	r6, #4
 800a95e:	d806      	bhi.n	800a96e <_strtod_l+0xe6>
 800a960:	e8df f006 	tbb	[pc, r6]
 800a964:	201d0314 	.word	0x201d0314
 800a968:	14          	.byte	0x14
 800a969:	00          	.byte	0x00
 800a96a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a96e:	05e1      	lsls	r1, r4, #23
 800a970:	bf48      	it	mi
 800a972:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a976:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a97a:	0d1b      	lsrs	r3, r3, #20
 800a97c:	051b      	lsls	r3, r3, #20
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d1bb      	bne.n	800a8fa <_strtod_l+0x72>
 800a982:	f7fe fb1d 	bl	8008fc0 <__errno>
 800a986:	2322      	movs	r3, #34	@ 0x22
 800a988:	6003      	str	r3, [r0, #0]
 800a98a:	e7b6      	b.n	800a8fa <_strtod_l+0x72>
 800a98c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a990:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a994:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a998:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a99c:	e7e7      	b.n	800a96e <_strtod_l+0xe6>
 800a99e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ab20 <_strtod_l+0x298>
 800a9a2:	e7e4      	b.n	800a96e <_strtod_l+0xe6>
 800a9a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a9a8:	f04f 3aff 	mov.w	sl, #4294967295
 800a9ac:	e7df      	b.n	800a96e <_strtod_l+0xe6>
 800a9ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9b0:	1c5a      	adds	r2, r3, #1
 800a9b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9b4:	785b      	ldrb	r3, [r3, #1]
 800a9b6:	2b30      	cmp	r3, #48	@ 0x30
 800a9b8:	d0f9      	beq.n	800a9ae <_strtod_l+0x126>
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d09d      	beq.n	800a8fa <_strtod_l+0x72>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	2700      	movs	r7, #0
 800a9c2:	9308      	str	r3, [sp, #32]
 800a9c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a9c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a9ca:	46b9      	mov	r9, r7
 800a9cc:	220a      	movs	r2, #10
 800a9ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a9d0:	7805      	ldrb	r5, [r0, #0]
 800a9d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a9d6:	b2d9      	uxtb	r1, r3
 800a9d8:	2909      	cmp	r1, #9
 800a9da:	d928      	bls.n	800aa2e <_strtod_l+0x1a6>
 800a9dc:	494f      	ldr	r1, [pc, #316]	@ (800ab1c <_strtod_l+0x294>)
 800a9de:	2201      	movs	r2, #1
 800a9e0:	f000 ffd6 	bl	800b990 <strncmp>
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	d032      	beq.n	800aa4e <_strtod_l+0x1c6>
 800a9e8:	2000      	movs	r0, #0
 800a9ea:	462a      	mov	r2, r5
 800a9ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9ee:	464d      	mov	r5, r9
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2a65      	cmp	r2, #101	@ 0x65
 800a9f4:	d001      	beq.n	800a9fa <_strtod_l+0x172>
 800a9f6:	2a45      	cmp	r2, #69	@ 0x45
 800a9f8:	d114      	bne.n	800aa24 <_strtod_l+0x19c>
 800a9fa:	b91d      	cbnz	r5, 800aa04 <_strtod_l+0x17c>
 800a9fc:	9a08      	ldr	r2, [sp, #32]
 800a9fe:	4302      	orrs	r2, r0
 800aa00:	d096      	beq.n	800a930 <_strtod_l+0xa8>
 800aa02:	2500      	movs	r5, #0
 800aa04:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800aa06:	1c62      	adds	r2, r4, #1
 800aa08:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa0a:	7862      	ldrb	r2, [r4, #1]
 800aa0c:	2a2b      	cmp	r2, #43	@ 0x2b
 800aa0e:	d07a      	beq.n	800ab06 <_strtod_l+0x27e>
 800aa10:	2a2d      	cmp	r2, #45	@ 0x2d
 800aa12:	d07e      	beq.n	800ab12 <_strtod_l+0x28a>
 800aa14:	f04f 0c00 	mov.w	ip, #0
 800aa18:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800aa1c:	2909      	cmp	r1, #9
 800aa1e:	f240 8085 	bls.w	800ab2c <_strtod_l+0x2a4>
 800aa22:	9419      	str	r4, [sp, #100]	@ 0x64
 800aa24:	f04f 0800 	mov.w	r8, #0
 800aa28:	e0a5      	b.n	800ab76 <_strtod_l+0x2ee>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	e7c8      	b.n	800a9c0 <_strtod_l+0x138>
 800aa2e:	f1b9 0f08 	cmp.w	r9, #8
 800aa32:	bfd8      	it	le
 800aa34:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800aa36:	f100 0001 	add.w	r0, r0, #1
 800aa3a:	bfda      	itte	le
 800aa3c:	fb02 3301 	mlale	r3, r2, r1, r3
 800aa40:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800aa42:	fb02 3707 	mlagt	r7, r2, r7, r3
 800aa46:	f109 0901 	add.w	r9, r9, #1
 800aa4a:	9019      	str	r0, [sp, #100]	@ 0x64
 800aa4c:	e7bf      	b.n	800a9ce <_strtod_l+0x146>
 800aa4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa50:	1c5a      	adds	r2, r3, #1
 800aa52:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa54:	785a      	ldrb	r2, [r3, #1]
 800aa56:	f1b9 0f00 	cmp.w	r9, #0
 800aa5a:	d03b      	beq.n	800aad4 <_strtod_l+0x24c>
 800aa5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800aa5e:	464d      	mov	r5, r9
 800aa60:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800aa64:	2b09      	cmp	r3, #9
 800aa66:	d912      	bls.n	800aa8e <_strtod_l+0x206>
 800aa68:	2301      	movs	r3, #1
 800aa6a:	e7c2      	b.n	800a9f2 <_strtod_l+0x16a>
 800aa6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa6e:	1c5a      	adds	r2, r3, #1
 800aa70:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa72:	785a      	ldrb	r2, [r3, #1]
 800aa74:	3001      	adds	r0, #1
 800aa76:	2a30      	cmp	r2, #48	@ 0x30
 800aa78:	d0f8      	beq.n	800aa6c <_strtod_l+0x1e4>
 800aa7a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800aa7e:	2b08      	cmp	r3, #8
 800aa80:	f200 84d2 	bhi.w	800b428 <_strtod_l+0xba0>
 800aa84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa86:	900a      	str	r0, [sp, #40]	@ 0x28
 800aa88:	2000      	movs	r0, #0
 800aa8a:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa8c:	4605      	mov	r5, r0
 800aa8e:	3a30      	subs	r2, #48	@ 0x30
 800aa90:	f100 0301 	add.w	r3, r0, #1
 800aa94:	d018      	beq.n	800aac8 <_strtod_l+0x240>
 800aa96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aa98:	4419      	add	r1, r3
 800aa9a:	910a      	str	r1, [sp, #40]	@ 0x28
 800aa9c:	462e      	mov	r6, r5
 800aa9e:	f04f 0e0a 	mov.w	lr, #10
 800aaa2:	1c71      	adds	r1, r6, #1
 800aaa4:	eba1 0c05 	sub.w	ip, r1, r5
 800aaa8:	4563      	cmp	r3, ip
 800aaaa:	dc15      	bgt.n	800aad8 <_strtod_l+0x250>
 800aaac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800aab0:	182b      	adds	r3, r5, r0
 800aab2:	2b08      	cmp	r3, #8
 800aab4:	f105 0501 	add.w	r5, r5, #1
 800aab8:	4405      	add	r5, r0
 800aaba:	dc1a      	bgt.n	800aaf2 <_strtod_l+0x26a>
 800aabc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aabe:	230a      	movs	r3, #10
 800aac0:	fb03 2301 	mla	r3, r3, r1, r2
 800aac4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aac6:	2300      	movs	r3, #0
 800aac8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aaca:	1c51      	adds	r1, r2, #1
 800aacc:	9119      	str	r1, [sp, #100]	@ 0x64
 800aace:	7852      	ldrb	r2, [r2, #1]
 800aad0:	4618      	mov	r0, r3
 800aad2:	e7c5      	b.n	800aa60 <_strtod_l+0x1d8>
 800aad4:	4648      	mov	r0, r9
 800aad6:	e7ce      	b.n	800aa76 <_strtod_l+0x1ee>
 800aad8:	2e08      	cmp	r6, #8
 800aada:	dc05      	bgt.n	800aae8 <_strtod_l+0x260>
 800aadc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800aade:	fb0e f606 	mul.w	r6, lr, r6
 800aae2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800aae4:	460e      	mov	r6, r1
 800aae6:	e7dc      	b.n	800aaa2 <_strtod_l+0x21a>
 800aae8:	2910      	cmp	r1, #16
 800aaea:	bfd8      	it	le
 800aaec:	fb0e f707 	mulle.w	r7, lr, r7
 800aaf0:	e7f8      	b.n	800aae4 <_strtod_l+0x25c>
 800aaf2:	2b0f      	cmp	r3, #15
 800aaf4:	bfdc      	itt	le
 800aaf6:	230a      	movle	r3, #10
 800aaf8:	fb03 2707 	mlale	r7, r3, r7, r2
 800aafc:	e7e3      	b.n	800aac6 <_strtod_l+0x23e>
 800aafe:	2300      	movs	r3, #0
 800ab00:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab02:	2301      	movs	r3, #1
 800ab04:	e77a      	b.n	800a9fc <_strtod_l+0x174>
 800ab06:	f04f 0c00 	mov.w	ip, #0
 800ab0a:	1ca2      	adds	r2, r4, #2
 800ab0c:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab0e:	78a2      	ldrb	r2, [r4, #2]
 800ab10:	e782      	b.n	800aa18 <_strtod_l+0x190>
 800ab12:	f04f 0c01 	mov.w	ip, #1
 800ab16:	e7f8      	b.n	800ab0a <_strtod_l+0x282>
 800ab18:	0800caec 	.word	0x0800caec
 800ab1c:	0800c923 	.word	0x0800c923
 800ab20:	7ff00000 	.word	0x7ff00000
 800ab24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab26:	1c51      	adds	r1, r2, #1
 800ab28:	9119      	str	r1, [sp, #100]	@ 0x64
 800ab2a:	7852      	ldrb	r2, [r2, #1]
 800ab2c:	2a30      	cmp	r2, #48	@ 0x30
 800ab2e:	d0f9      	beq.n	800ab24 <_strtod_l+0x29c>
 800ab30:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ab34:	2908      	cmp	r1, #8
 800ab36:	f63f af75 	bhi.w	800aa24 <_strtod_l+0x19c>
 800ab3a:	3a30      	subs	r2, #48	@ 0x30
 800ab3c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab40:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ab42:	f04f 080a 	mov.w	r8, #10
 800ab46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab48:	1c56      	adds	r6, r2, #1
 800ab4a:	9619      	str	r6, [sp, #100]	@ 0x64
 800ab4c:	7852      	ldrb	r2, [r2, #1]
 800ab4e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ab52:	f1be 0f09 	cmp.w	lr, #9
 800ab56:	d939      	bls.n	800abcc <_strtod_l+0x344>
 800ab58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ab5a:	1a76      	subs	r6, r6, r1
 800ab5c:	2e08      	cmp	r6, #8
 800ab5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ab62:	dc03      	bgt.n	800ab6c <_strtod_l+0x2e4>
 800ab64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab66:	4588      	cmp	r8, r1
 800ab68:	bfa8      	it	ge
 800ab6a:	4688      	movge	r8, r1
 800ab6c:	f1bc 0f00 	cmp.w	ip, #0
 800ab70:	d001      	beq.n	800ab76 <_strtod_l+0x2ee>
 800ab72:	f1c8 0800 	rsb	r8, r8, #0
 800ab76:	2d00      	cmp	r5, #0
 800ab78:	d14e      	bne.n	800ac18 <_strtod_l+0x390>
 800ab7a:	9908      	ldr	r1, [sp, #32]
 800ab7c:	4308      	orrs	r0, r1
 800ab7e:	f47f aebc 	bne.w	800a8fa <_strtod_l+0x72>
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	f47f aed4 	bne.w	800a930 <_strtod_l+0xa8>
 800ab88:	2a69      	cmp	r2, #105	@ 0x69
 800ab8a:	d028      	beq.n	800abde <_strtod_l+0x356>
 800ab8c:	dc25      	bgt.n	800abda <_strtod_l+0x352>
 800ab8e:	2a49      	cmp	r2, #73	@ 0x49
 800ab90:	d025      	beq.n	800abde <_strtod_l+0x356>
 800ab92:	2a4e      	cmp	r2, #78	@ 0x4e
 800ab94:	f47f aecc 	bne.w	800a930 <_strtod_l+0xa8>
 800ab98:	499a      	ldr	r1, [pc, #616]	@ (800ae04 <_strtod_l+0x57c>)
 800ab9a:	a819      	add	r0, sp, #100	@ 0x64
 800ab9c:	f001 f9e0 	bl	800bf60 <__match>
 800aba0:	2800      	cmp	r0, #0
 800aba2:	f43f aec5 	beq.w	800a930 <_strtod_l+0xa8>
 800aba6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aba8:	781b      	ldrb	r3, [r3, #0]
 800abaa:	2b28      	cmp	r3, #40	@ 0x28
 800abac:	d12e      	bne.n	800ac0c <_strtod_l+0x384>
 800abae:	4996      	ldr	r1, [pc, #600]	@ (800ae08 <_strtod_l+0x580>)
 800abb0:	aa1c      	add	r2, sp, #112	@ 0x70
 800abb2:	a819      	add	r0, sp, #100	@ 0x64
 800abb4:	f001 f9e8 	bl	800bf88 <__hexnan>
 800abb8:	2805      	cmp	r0, #5
 800abba:	d127      	bne.n	800ac0c <_strtod_l+0x384>
 800abbc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800abbe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800abc2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800abc6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800abca:	e696      	b.n	800a8fa <_strtod_l+0x72>
 800abcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800abce:	fb08 2101 	mla	r1, r8, r1, r2
 800abd2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800abd6:	9209      	str	r2, [sp, #36]	@ 0x24
 800abd8:	e7b5      	b.n	800ab46 <_strtod_l+0x2be>
 800abda:	2a6e      	cmp	r2, #110	@ 0x6e
 800abdc:	e7da      	b.n	800ab94 <_strtod_l+0x30c>
 800abde:	498b      	ldr	r1, [pc, #556]	@ (800ae0c <_strtod_l+0x584>)
 800abe0:	a819      	add	r0, sp, #100	@ 0x64
 800abe2:	f001 f9bd 	bl	800bf60 <__match>
 800abe6:	2800      	cmp	r0, #0
 800abe8:	f43f aea2 	beq.w	800a930 <_strtod_l+0xa8>
 800abec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abee:	4988      	ldr	r1, [pc, #544]	@ (800ae10 <_strtod_l+0x588>)
 800abf0:	3b01      	subs	r3, #1
 800abf2:	a819      	add	r0, sp, #100	@ 0x64
 800abf4:	9319      	str	r3, [sp, #100]	@ 0x64
 800abf6:	f001 f9b3 	bl	800bf60 <__match>
 800abfa:	b910      	cbnz	r0, 800ac02 <_strtod_l+0x37a>
 800abfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abfe:	3301      	adds	r3, #1
 800ac00:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ae20 <_strtod_l+0x598>
 800ac06:	f04f 0a00 	mov.w	sl, #0
 800ac0a:	e676      	b.n	800a8fa <_strtod_l+0x72>
 800ac0c:	4881      	ldr	r0, [pc, #516]	@ (800ae14 <_strtod_l+0x58c>)
 800ac0e:	f000 fee3 	bl	800b9d8 <nan>
 800ac12:	ec5b ab10 	vmov	sl, fp, d0
 800ac16:	e670      	b.n	800a8fa <_strtod_l+0x72>
 800ac18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ac1c:	eba8 0303 	sub.w	r3, r8, r3
 800ac20:	f1b9 0f00 	cmp.w	r9, #0
 800ac24:	bf08      	it	eq
 800ac26:	46a9      	moveq	r9, r5
 800ac28:	2d10      	cmp	r5, #16
 800ac2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac2c:	462c      	mov	r4, r5
 800ac2e:	bfa8      	it	ge
 800ac30:	2410      	movge	r4, #16
 800ac32:	f7f5 fc67 	bl	8000504 <__aeabi_ui2d>
 800ac36:	2d09      	cmp	r5, #9
 800ac38:	4682      	mov	sl, r0
 800ac3a:	468b      	mov	fp, r1
 800ac3c:	dc13      	bgt.n	800ac66 <_strtod_l+0x3de>
 800ac3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f43f ae5a 	beq.w	800a8fa <_strtod_l+0x72>
 800ac46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac48:	dd78      	ble.n	800ad3c <_strtod_l+0x4b4>
 800ac4a:	2b16      	cmp	r3, #22
 800ac4c:	dc5f      	bgt.n	800ad0e <_strtod_l+0x486>
 800ac4e:	4972      	ldr	r1, [pc, #456]	@ (800ae18 <_strtod_l+0x590>)
 800ac50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac58:	4652      	mov	r2, sl
 800ac5a:	465b      	mov	r3, fp
 800ac5c:	f7f5 fccc 	bl	80005f8 <__aeabi_dmul>
 800ac60:	4682      	mov	sl, r0
 800ac62:	468b      	mov	fp, r1
 800ac64:	e649      	b.n	800a8fa <_strtod_l+0x72>
 800ac66:	4b6c      	ldr	r3, [pc, #432]	@ (800ae18 <_strtod_l+0x590>)
 800ac68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ac70:	f7f5 fcc2 	bl	80005f8 <__aeabi_dmul>
 800ac74:	4682      	mov	sl, r0
 800ac76:	4638      	mov	r0, r7
 800ac78:	468b      	mov	fp, r1
 800ac7a:	f7f5 fc43 	bl	8000504 <__aeabi_ui2d>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	460b      	mov	r3, r1
 800ac82:	4650      	mov	r0, sl
 800ac84:	4659      	mov	r1, fp
 800ac86:	f7f5 fb01 	bl	800028c <__adddf3>
 800ac8a:	2d0f      	cmp	r5, #15
 800ac8c:	4682      	mov	sl, r0
 800ac8e:	468b      	mov	fp, r1
 800ac90:	ddd5      	ble.n	800ac3e <_strtod_l+0x3b6>
 800ac92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac94:	1b2c      	subs	r4, r5, r4
 800ac96:	441c      	add	r4, r3
 800ac98:	2c00      	cmp	r4, #0
 800ac9a:	f340 8093 	ble.w	800adc4 <_strtod_l+0x53c>
 800ac9e:	f014 030f 	ands.w	r3, r4, #15
 800aca2:	d00a      	beq.n	800acba <_strtod_l+0x432>
 800aca4:	495c      	ldr	r1, [pc, #368]	@ (800ae18 <_strtod_l+0x590>)
 800aca6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800acaa:	4652      	mov	r2, sl
 800acac:	465b      	mov	r3, fp
 800acae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acb2:	f7f5 fca1 	bl	80005f8 <__aeabi_dmul>
 800acb6:	4682      	mov	sl, r0
 800acb8:	468b      	mov	fp, r1
 800acba:	f034 040f 	bics.w	r4, r4, #15
 800acbe:	d073      	beq.n	800ada8 <_strtod_l+0x520>
 800acc0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800acc4:	dd49      	ble.n	800ad5a <_strtod_l+0x4d2>
 800acc6:	2400      	movs	r4, #0
 800acc8:	46a0      	mov	r8, r4
 800acca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800accc:	46a1      	mov	r9, r4
 800acce:	9a05      	ldr	r2, [sp, #20]
 800acd0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ae20 <_strtod_l+0x598>
 800acd4:	2322      	movs	r3, #34	@ 0x22
 800acd6:	6013      	str	r3, [r2, #0]
 800acd8:	f04f 0a00 	mov.w	sl, #0
 800acdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800acde:	2b00      	cmp	r3, #0
 800ace0:	f43f ae0b 	beq.w	800a8fa <_strtod_l+0x72>
 800ace4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ace6:	9805      	ldr	r0, [sp, #20]
 800ace8:	f7ff f946 	bl	8009f78 <_Bfree>
 800acec:	9805      	ldr	r0, [sp, #20]
 800acee:	4649      	mov	r1, r9
 800acf0:	f7ff f942 	bl	8009f78 <_Bfree>
 800acf4:	9805      	ldr	r0, [sp, #20]
 800acf6:	4641      	mov	r1, r8
 800acf8:	f7ff f93e 	bl	8009f78 <_Bfree>
 800acfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800acfe:	9805      	ldr	r0, [sp, #20]
 800ad00:	f7ff f93a 	bl	8009f78 <_Bfree>
 800ad04:	9805      	ldr	r0, [sp, #20]
 800ad06:	4621      	mov	r1, r4
 800ad08:	f7ff f936 	bl	8009f78 <_Bfree>
 800ad0c:	e5f5      	b.n	800a8fa <_strtod_l+0x72>
 800ad0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ad14:	4293      	cmp	r3, r2
 800ad16:	dbbc      	blt.n	800ac92 <_strtod_l+0x40a>
 800ad18:	4c3f      	ldr	r4, [pc, #252]	@ (800ae18 <_strtod_l+0x590>)
 800ad1a:	f1c5 050f 	rsb	r5, r5, #15
 800ad1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ad22:	4652      	mov	r2, sl
 800ad24:	465b      	mov	r3, fp
 800ad26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad2a:	f7f5 fc65 	bl	80005f8 <__aeabi_dmul>
 800ad2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad30:	1b5d      	subs	r5, r3, r5
 800ad32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ad36:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ad3a:	e78f      	b.n	800ac5c <_strtod_l+0x3d4>
 800ad3c:	3316      	adds	r3, #22
 800ad3e:	dba8      	blt.n	800ac92 <_strtod_l+0x40a>
 800ad40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad42:	eba3 0808 	sub.w	r8, r3, r8
 800ad46:	4b34      	ldr	r3, [pc, #208]	@ (800ae18 <_strtod_l+0x590>)
 800ad48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ad4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ad50:	4650      	mov	r0, sl
 800ad52:	4659      	mov	r1, fp
 800ad54:	f7f5 fd7a 	bl	800084c <__aeabi_ddiv>
 800ad58:	e782      	b.n	800ac60 <_strtod_l+0x3d8>
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	4f2f      	ldr	r7, [pc, #188]	@ (800ae1c <_strtod_l+0x594>)
 800ad5e:	1124      	asrs	r4, r4, #4
 800ad60:	4650      	mov	r0, sl
 800ad62:	4659      	mov	r1, fp
 800ad64:	461e      	mov	r6, r3
 800ad66:	2c01      	cmp	r4, #1
 800ad68:	dc21      	bgt.n	800adae <_strtod_l+0x526>
 800ad6a:	b10b      	cbz	r3, 800ad70 <_strtod_l+0x4e8>
 800ad6c:	4682      	mov	sl, r0
 800ad6e:	468b      	mov	fp, r1
 800ad70:	492a      	ldr	r1, [pc, #168]	@ (800ae1c <_strtod_l+0x594>)
 800ad72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ad76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ad7a:	4652      	mov	r2, sl
 800ad7c:	465b      	mov	r3, fp
 800ad7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad82:	f7f5 fc39 	bl	80005f8 <__aeabi_dmul>
 800ad86:	4b26      	ldr	r3, [pc, #152]	@ (800ae20 <_strtod_l+0x598>)
 800ad88:	460a      	mov	r2, r1
 800ad8a:	400b      	ands	r3, r1
 800ad8c:	4925      	ldr	r1, [pc, #148]	@ (800ae24 <_strtod_l+0x59c>)
 800ad8e:	428b      	cmp	r3, r1
 800ad90:	4682      	mov	sl, r0
 800ad92:	d898      	bhi.n	800acc6 <_strtod_l+0x43e>
 800ad94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ad98:	428b      	cmp	r3, r1
 800ad9a:	bf86      	itte	hi
 800ad9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ae28 <_strtod_l+0x5a0>
 800ada0:	f04f 3aff 	movhi.w	sl, #4294967295
 800ada4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ada8:	2300      	movs	r3, #0
 800adaa:	9308      	str	r3, [sp, #32]
 800adac:	e076      	b.n	800ae9c <_strtod_l+0x614>
 800adae:	07e2      	lsls	r2, r4, #31
 800adb0:	d504      	bpl.n	800adbc <_strtod_l+0x534>
 800adb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adb6:	f7f5 fc1f 	bl	80005f8 <__aeabi_dmul>
 800adba:	2301      	movs	r3, #1
 800adbc:	3601      	adds	r6, #1
 800adbe:	1064      	asrs	r4, r4, #1
 800adc0:	3708      	adds	r7, #8
 800adc2:	e7d0      	b.n	800ad66 <_strtod_l+0x4de>
 800adc4:	d0f0      	beq.n	800ada8 <_strtod_l+0x520>
 800adc6:	4264      	negs	r4, r4
 800adc8:	f014 020f 	ands.w	r2, r4, #15
 800adcc:	d00a      	beq.n	800ade4 <_strtod_l+0x55c>
 800adce:	4b12      	ldr	r3, [pc, #72]	@ (800ae18 <_strtod_l+0x590>)
 800add0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800add4:	4650      	mov	r0, sl
 800add6:	4659      	mov	r1, fp
 800add8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800addc:	f7f5 fd36 	bl	800084c <__aeabi_ddiv>
 800ade0:	4682      	mov	sl, r0
 800ade2:	468b      	mov	fp, r1
 800ade4:	1124      	asrs	r4, r4, #4
 800ade6:	d0df      	beq.n	800ada8 <_strtod_l+0x520>
 800ade8:	2c1f      	cmp	r4, #31
 800adea:	dd1f      	ble.n	800ae2c <_strtod_l+0x5a4>
 800adec:	2400      	movs	r4, #0
 800adee:	46a0      	mov	r8, r4
 800adf0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800adf2:	46a1      	mov	r9, r4
 800adf4:	9a05      	ldr	r2, [sp, #20]
 800adf6:	2322      	movs	r3, #34	@ 0x22
 800adf8:	f04f 0a00 	mov.w	sl, #0
 800adfc:	f04f 0b00 	mov.w	fp, #0
 800ae00:	6013      	str	r3, [r2, #0]
 800ae02:	e76b      	b.n	800acdc <_strtod_l+0x454>
 800ae04:	0800c811 	.word	0x0800c811
 800ae08:	0800cad8 	.word	0x0800cad8
 800ae0c:	0800c809 	.word	0x0800c809
 800ae10:	0800c840 	.word	0x0800c840
 800ae14:	0800c979 	.word	0x0800c979
 800ae18:	0800ca10 	.word	0x0800ca10
 800ae1c:	0800c9e8 	.word	0x0800c9e8
 800ae20:	7ff00000 	.word	0x7ff00000
 800ae24:	7ca00000 	.word	0x7ca00000
 800ae28:	7fefffff 	.word	0x7fefffff
 800ae2c:	f014 0310 	ands.w	r3, r4, #16
 800ae30:	bf18      	it	ne
 800ae32:	236a      	movne	r3, #106	@ 0x6a
 800ae34:	4ea9      	ldr	r6, [pc, #676]	@ (800b0dc <_strtod_l+0x854>)
 800ae36:	9308      	str	r3, [sp, #32]
 800ae38:	4650      	mov	r0, sl
 800ae3a:	4659      	mov	r1, fp
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	07e7      	lsls	r7, r4, #31
 800ae40:	d504      	bpl.n	800ae4c <_strtod_l+0x5c4>
 800ae42:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae46:	f7f5 fbd7 	bl	80005f8 <__aeabi_dmul>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	1064      	asrs	r4, r4, #1
 800ae4e:	f106 0608 	add.w	r6, r6, #8
 800ae52:	d1f4      	bne.n	800ae3e <_strtod_l+0x5b6>
 800ae54:	b10b      	cbz	r3, 800ae5a <_strtod_l+0x5d2>
 800ae56:	4682      	mov	sl, r0
 800ae58:	468b      	mov	fp, r1
 800ae5a:	9b08      	ldr	r3, [sp, #32]
 800ae5c:	b1b3      	cbz	r3, 800ae8c <_strtod_l+0x604>
 800ae5e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ae62:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	4659      	mov	r1, fp
 800ae6a:	dd0f      	ble.n	800ae8c <_strtod_l+0x604>
 800ae6c:	2b1f      	cmp	r3, #31
 800ae6e:	dd56      	ble.n	800af1e <_strtod_l+0x696>
 800ae70:	2b34      	cmp	r3, #52	@ 0x34
 800ae72:	bfde      	ittt	le
 800ae74:	f04f 33ff 	movle.w	r3, #4294967295
 800ae78:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ae7c:	4093      	lslle	r3, r2
 800ae7e:	f04f 0a00 	mov.w	sl, #0
 800ae82:	bfcc      	ite	gt
 800ae84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ae88:	ea03 0b01 	andle.w	fp, r3, r1
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	2300      	movs	r3, #0
 800ae90:	4650      	mov	r0, sl
 800ae92:	4659      	mov	r1, fp
 800ae94:	f7f5 fe18 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	d1a7      	bne.n	800adec <_strtod_l+0x564>
 800ae9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae9e:	9300      	str	r3, [sp, #0]
 800aea0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800aea2:	9805      	ldr	r0, [sp, #20]
 800aea4:	462b      	mov	r3, r5
 800aea6:	464a      	mov	r2, r9
 800aea8:	f7ff f8ce 	bl	800a048 <__s2b>
 800aeac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	f43f af09 	beq.w	800acc6 <_strtod_l+0x43e>
 800aeb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aeb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeb8:	2a00      	cmp	r2, #0
 800aeba:	eba3 0308 	sub.w	r3, r3, r8
 800aebe:	bfa8      	it	ge
 800aec0:	2300      	movge	r3, #0
 800aec2:	9312      	str	r3, [sp, #72]	@ 0x48
 800aec4:	2400      	movs	r4, #0
 800aec6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800aeca:	9316      	str	r3, [sp, #88]	@ 0x58
 800aecc:	46a0      	mov	r8, r4
 800aece:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aed0:	9805      	ldr	r0, [sp, #20]
 800aed2:	6859      	ldr	r1, [r3, #4]
 800aed4:	f7ff f810 	bl	8009ef8 <_Balloc>
 800aed8:	4681      	mov	r9, r0
 800aeda:	2800      	cmp	r0, #0
 800aedc:	f43f aef7 	beq.w	800acce <_strtod_l+0x446>
 800aee0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aee2:	691a      	ldr	r2, [r3, #16]
 800aee4:	3202      	adds	r2, #2
 800aee6:	f103 010c 	add.w	r1, r3, #12
 800aeea:	0092      	lsls	r2, r2, #2
 800aeec:	300c      	adds	r0, #12
 800aeee:	f7fe f894 	bl	800901a <memcpy>
 800aef2:	ec4b ab10 	vmov	d0, sl, fp
 800aef6:	9805      	ldr	r0, [sp, #20]
 800aef8:	aa1c      	add	r2, sp, #112	@ 0x70
 800aefa:	a91b      	add	r1, sp, #108	@ 0x6c
 800aefc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800af00:	f7ff fbd6 	bl	800a6b0 <__d2b>
 800af04:	901a      	str	r0, [sp, #104]	@ 0x68
 800af06:	2800      	cmp	r0, #0
 800af08:	f43f aee1 	beq.w	800acce <_strtod_l+0x446>
 800af0c:	9805      	ldr	r0, [sp, #20]
 800af0e:	2101      	movs	r1, #1
 800af10:	f7ff f930 	bl	800a174 <__i2b>
 800af14:	4680      	mov	r8, r0
 800af16:	b948      	cbnz	r0, 800af2c <_strtod_l+0x6a4>
 800af18:	f04f 0800 	mov.w	r8, #0
 800af1c:	e6d7      	b.n	800acce <_strtod_l+0x446>
 800af1e:	f04f 32ff 	mov.w	r2, #4294967295
 800af22:	fa02 f303 	lsl.w	r3, r2, r3
 800af26:	ea03 0a0a 	and.w	sl, r3, sl
 800af2a:	e7af      	b.n	800ae8c <_strtod_l+0x604>
 800af2c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800af2e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800af30:	2d00      	cmp	r5, #0
 800af32:	bfab      	itete	ge
 800af34:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800af36:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800af38:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800af3a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800af3c:	bfac      	ite	ge
 800af3e:	18ef      	addge	r7, r5, r3
 800af40:	1b5e      	sublt	r6, r3, r5
 800af42:	9b08      	ldr	r3, [sp, #32]
 800af44:	1aed      	subs	r5, r5, r3
 800af46:	4415      	add	r5, r2
 800af48:	4b65      	ldr	r3, [pc, #404]	@ (800b0e0 <_strtod_l+0x858>)
 800af4a:	3d01      	subs	r5, #1
 800af4c:	429d      	cmp	r5, r3
 800af4e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800af52:	da50      	bge.n	800aff6 <_strtod_l+0x76e>
 800af54:	1b5b      	subs	r3, r3, r5
 800af56:	2b1f      	cmp	r3, #31
 800af58:	eba2 0203 	sub.w	r2, r2, r3
 800af5c:	f04f 0101 	mov.w	r1, #1
 800af60:	dc3d      	bgt.n	800afde <_strtod_l+0x756>
 800af62:	fa01 f303 	lsl.w	r3, r1, r3
 800af66:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af68:	2300      	movs	r3, #0
 800af6a:	9310      	str	r3, [sp, #64]	@ 0x40
 800af6c:	18bd      	adds	r5, r7, r2
 800af6e:	9b08      	ldr	r3, [sp, #32]
 800af70:	42af      	cmp	r7, r5
 800af72:	4416      	add	r6, r2
 800af74:	441e      	add	r6, r3
 800af76:	463b      	mov	r3, r7
 800af78:	bfa8      	it	ge
 800af7a:	462b      	movge	r3, r5
 800af7c:	42b3      	cmp	r3, r6
 800af7e:	bfa8      	it	ge
 800af80:	4633      	movge	r3, r6
 800af82:	2b00      	cmp	r3, #0
 800af84:	bfc2      	ittt	gt
 800af86:	1aed      	subgt	r5, r5, r3
 800af88:	1af6      	subgt	r6, r6, r3
 800af8a:	1aff      	subgt	r7, r7, r3
 800af8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800af8e:	2b00      	cmp	r3, #0
 800af90:	dd16      	ble.n	800afc0 <_strtod_l+0x738>
 800af92:	4641      	mov	r1, r8
 800af94:	9805      	ldr	r0, [sp, #20]
 800af96:	461a      	mov	r2, r3
 800af98:	f7ff f9a4 	bl	800a2e4 <__pow5mult>
 800af9c:	4680      	mov	r8, r0
 800af9e:	2800      	cmp	r0, #0
 800afa0:	d0ba      	beq.n	800af18 <_strtod_l+0x690>
 800afa2:	4601      	mov	r1, r0
 800afa4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800afa6:	9805      	ldr	r0, [sp, #20]
 800afa8:	f7ff f8fa 	bl	800a1a0 <__multiply>
 800afac:	900a      	str	r0, [sp, #40]	@ 0x28
 800afae:	2800      	cmp	r0, #0
 800afb0:	f43f ae8d 	beq.w	800acce <_strtod_l+0x446>
 800afb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800afb6:	9805      	ldr	r0, [sp, #20]
 800afb8:	f7fe ffde 	bl	8009f78 <_Bfree>
 800afbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afbe:	931a      	str	r3, [sp, #104]	@ 0x68
 800afc0:	2d00      	cmp	r5, #0
 800afc2:	dc1d      	bgt.n	800b000 <_strtod_l+0x778>
 800afc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	dd23      	ble.n	800b012 <_strtod_l+0x78a>
 800afca:	4649      	mov	r1, r9
 800afcc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800afce:	9805      	ldr	r0, [sp, #20]
 800afd0:	f7ff f988 	bl	800a2e4 <__pow5mult>
 800afd4:	4681      	mov	r9, r0
 800afd6:	b9e0      	cbnz	r0, 800b012 <_strtod_l+0x78a>
 800afd8:	f04f 0900 	mov.w	r9, #0
 800afdc:	e677      	b.n	800acce <_strtod_l+0x446>
 800afde:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800afe2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800afe6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800afea:	35e2      	adds	r5, #226	@ 0xe2
 800afec:	fa01 f305 	lsl.w	r3, r1, r5
 800aff0:	9310      	str	r3, [sp, #64]	@ 0x40
 800aff2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aff4:	e7ba      	b.n	800af6c <_strtod_l+0x6e4>
 800aff6:	2300      	movs	r3, #0
 800aff8:	9310      	str	r3, [sp, #64]	@ 0x40
 800affa:	2301      	movs	r3, #1
 800affc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800affe:	e7b5      	b.n	800af6c <_strtod_l+0x6e4>
 800b000:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b002:	9805      	ldr	r0, [sp, #20]
 800b004:	462a      	mov	r2, r5
 800b006:	f7ff f9c7 	bl	800a398 <__lshift>
 800b00a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b00c:	2800      	cmp	r0, #0
 800b00e:	d1d9      	bne.n	800afc4 <_strtod_l+0x73c>
 800b010:	e65d      	b.n	800acce <_strtod_l+0x446>
 800b012:	2e00      	cmp	r6, #0
 800b014:	dd07      	ble.n	800b026 <_strtod_l+0x79e>
 800b016:	4649      	mov	r1, r9
 800b018:	9805      	ldr	r0, [sp, #20]
 800b01a:	4632      	mov	r2, r6
 800b01c:	f7ff f9bc 	bl	800a398 <__lshift>
 800b020:	4681      	mov	r9, r0
 800b022:	2800      	cmp	r0, #0
 800b024:	d0d8      	beq.n	800afd8 <_strtod_l+0x750>
 800b026:	2f00      	cmp	r7, #0
 800b028:	dd08      	ble.n	800b03c <_strtod_l+0x7b4>
 800b02a:	4641      	mov	r1, r8
 800b02c:	9805      	ldr	r0, [sp, #20]
 800b02e:	463a      	mov	r2, r7
 800b030:	f7ff f9b2 	bl	800a398 <__lshift>
 800b034:	4680      	mov	r8, r0
 800b036:	2800      	cmp	r0, #0
 800b038:	f43f ae49 	beq.w	800acce <_strtod_l+0x446>
 800b03c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b03e:	9805      	ldr	r0, [sp, #20]
 800b040:	464a      	mov	r2, r9
 800b042:	f7ff fa31 	bl	800a4a8 <__mdiff>
 800b046:	4604      	mov	r4, r0
 800b048:	2800      	cmp	r0, #0
 800b04a:	f43f ae40 	beq.w	800acce <_strtod_l+0x446>
 800b04e:	68c3      	ldr	r3, [r0, #12]
 800b050:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b052:	2300      	movs	r3, #0
 800b054:	60c3      	str	r3, [r0, #12]
 800b056:	4641      	mov	r1, r8
 800b058:	f7ff fa0a 	bl	800a470 <__mcmp>
 800b05c:	2800      	cmp	r0, #0
 800b05e:	da45      	bge.n	800b0ec <_strtod_l+0x864>
 800b060:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b062:	ea53 030a 	orrs.w	r3, r3, sl
 800b066:	d16b      	bne.n	800b140 <_strtod_l+0x8b8>
 800b068:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d167      	bne.n	800b140 <_strtod_l+0x8b8>
 800b070:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b074:	0d1b      	lsrs	r3, r3, #20
 800b076:	051b      	lsls	r3, r3, #20
 800b078:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b07c:	d960      	bls.n	800b140 <_strtod_l+0x8b8>
 800b07e:	6963      	ldr	r3, [r4, #20]
 800b080:	b913      	cbnz	r3, 800b088 <_strtod_l+0x800>
 800b082:	6923      	ldr	r3, [r4, #16]
 800b084:	2b01      	cmp	r3, #1
 800b086:	dd5b      	ble.n	800b140 <_strtod_l+0x8b8>
 800b088:	4621      	mov	r1, r4
 800b08a:	2201      	movs	r2, #1
 800b08c:	9805      	ldr	r0, [sp, #20]
 800b08e:	f7ff f983 	bl	800a398 <__lshift>
 800b092:	4641      	mov	r1, r8
 800b094:	4604      	mov	r4, r0
 800b096:	f7ff f9eb 	bl	800a470 <__mcmp>
 800b09a:	2800      	cmp	r0, #0
 800b09c:	dd50      	ble.n	800b140 <_strtod_l+0x8b8>
 800b09e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0a2:	9a08      	ldr	r2, [sp, #32]
 800b0a4:	0d1b      	lsrs	r3, r3, #20
 800b0a6:	051b      	lsls	r3, r3, #20
 800b0a8:	2a00      	cmp	r2, #0
 800b0aa:	d06a      	beq.n	800b182 <_strtod_l+0x8fa>
 800b0ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b0b0:	d867      	bhi.n	800b182 <_strtod_l+0x8fa>
 800b0b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b0b6:	f67f ae9d 	bls.w	800adf4 <_strtod_l+0x56c>
 800b0ba:	4b0a      	ldr	r3, [pc, #40]	@ (800b0e4 <_strtod_l+0x85c>)
 800b0bc:	4650      	mov	r0, sl
 800b0be:	4659      	mov	r1, fp
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	f7f5 fa99 	bl	80005f8 <__aeabi_dmul>
 800b0c6:	4b08      	ldr	r3, [pc, #32]	@ (800b0e8 <_strtod_l+0x860>)
 800b0c8:	400b      	ands	r3, r1
 800b0ca:	4682      	mov	sl, r0
 800b0cc:	468b      	mov	fp, r1
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	f47f ae08 	bne.w	800ace4 <_strtod_l+0x45c>
 800b0d4:	9a05      	ldr	r2, [sp, #20]
 800b0d6:	2322      	movs	r3, #34	@ 0x22
 800b0d8:	6013      	str	r3, [r2, #0]
 800b0da:	e603      	b.n	800ace4 <_strtod_l+0x45c>
 800b0dc:	0800cb00 	.word	0x0800cb00
 800b0e0:	fffffc02 	.word	0xfffffc02
 800b0e4:	39500000 	.word	0x39500000
 800b0e8:	7ff00000 	.word	0x7ff00000
 800b0ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b0f0:	d165      	bne.n	800b1be <_strtod_l+0x936>
 800b0f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b0f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0f8:	b35a      	cbz	r2, 800b152 <_strtod_l+0x8ca>
 800b0fa:	4a9f      	ldr	r2, [pc, #636]	@ (800b378 <_strtod_l+0xaf0>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d12b      	bne.n	800b158 <_strtod_l+0x8d0>
 800b100:	9b08      	ldr	r3, [sp, #32]
 800b102:	4651      	mov	r1, sl
 800b104:	b303      	cbz	r3, 800b148 <_strtod_l+0x8c0>
 800b106:	4b9d      	ldr	r3, [pc, #628]	@ (800b37c <_strtod_l+0xaf4>)
 800b108:	465a      	mov	r2, fp
 800b10a:	4013      	ands	r3, r2
 800b10c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b110:	f04f 32ff 	mov.w	r2, #4294967295
 800b114:	d81b      	bhi.n	800b14e <_strtod_l+0x8c6>
 800b116:	0d1b      	lsrs	r3, r3, #20
 800b118:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b11c:	fa02 f303 	lsl.w	r3, r2, r3
 800b120:	4299      	cmp	r1, r3
 800b122:	d119      	bne.n	800b158 <_strtod_l+0x8d0>
 800b124:	4b96      	ldr	r3, [pc, #600]	@ (800b380 <_strtod_l+0xaf8>)
 800b126:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b128:	429a      	cmp	r2, r3
 800b12a:	d102      	bne.n	800b132 <_strtod_l+0x8aa>
 800b12c:	3101      	adds	r1, #1
 800b12e:	f43f adce 	beq.w	800acce <_strtod_l+0x446>
 800b132:	4b92      	ldr	r3, [pc, #584]	@ (800b37c <_strtod_l+0xaf4>)
 800b134:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b136:	401a      	ands	r2, r3
 800b138:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b13c:	f04f 0a00 	mov.w	sl, #0
 800b140:	9b08      	ldr	r3, [sp, #32]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d1b9      	bne.n	800b0ba <_strtod_l+0x832>
 800b146:	e5cd      	b.n	800ace4 <_strtod_l+0x45c>
 800b148:	f04f 33ff 	mov.w	r3, #4294967295
 800b14c:	e7e8      	b.n	800b120 <_strtod_l+0x898>
 800b14e:	4613      	mov	r3, r2
 800b150:	e7e6      	b.n	800b120 <_strtod_l+0x898>
 800b152:	ea53 030a 	orrs.w	r3, r3, sl
 800b156:	d0a2      	beq.n	800b09e <_strtod_l+0x816>
 800b158:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b15a:	b1db      	cbz	r3, 800b194 <_strtod_l+0x90c>
 800b15c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b15e:	4213      	tst	r3, r2
 800b160:	d0ee      	beq.n	800b140 <_strtod_l+0x8b8>
 800b162:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b164:	9a08      	ldr	r2, [sp, #32]
 800b166:	4650      	mov	r0, sl
 800b168:	4659      	mov	r1, fp
 800b16a:	b1bb      	cbz	r3, 800b19c <_strtod_l+0x914>
 800b16c:	f7ff fb6e 	bl	800a84c <sulp>
 800b170:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b174:	ec53 2b10 	vmov	r2, r3, d0
 800b178:	f7f5 f888 	bl	800028c <__adddf3>
 800b17c:	4682      	mov	sl, r0
 800b17e:	468b      	mov	fp, r1
 800b180:	e7de      	b.n	800b140 <_strtod_l+0x8b8>
 800b182:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b186:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b18a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b18e:	f04f 3aff 	mov.w	sl, #4294967295
 800b192:	e7d5      	b.n	800b140 <_strtod_l+0x8b8>
 800b194:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b196:	ea13 0f0a 	tst.w	r3, sl
 800b19a:	e7e1      	b.n	800b160 <_strtod_l+0x8d8>
 800b19c:	f7ff fb56 	bl	800a84c <sulp>
 800b1a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1a4:	ec53 2b10 	vmov	r2, r3, d0
 800b1a8:	f7f5 f86e 	bl	8000288 <__aeabi_dsub>
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	4682      	mov	sl, r0
 800b1b2:	468b      	mov	fp, r1
 800b1b4:	f7f5 fc88 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	d0c1      	beq.n	800b140 <_strtod_l+0x8b8>
 800b1bc:	e61a      	b.n	800adf4 <_strtod_l+0x56c>
 800b1be:	4641      	mov	r1, r8
 800b1c0:	4620      	mov	r0, r4
 800b1c2:	f7ff facd 	bl	800a760 <__ratio>
 800b1c6:	ec57 6b10 	vmov	r6, r7, d0
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	4639      	mov	r1, r7
 800b1d4:	f7f5 fc8c 	bl	8000af0 <__aeabi_dcmple>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	d06f      	beq.n	800b2bc <_strtod_l+0xa34>
 800b1dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d17a      	bne.n	800b2d8 <_strtod_l+0xa50>
 800b1e2:	f1ba 0f00 	cmp.w	sl, #0
 800b1e6:	d158      	bne.n	800b29a <_strtod_l+0xa12>
 800b1e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d15a      	bne.n	800b2a8 <_strtod_l+0xa20>
 800b1f2:	4b64      	ldr	r3, [pc, #400]	@ (800b384 <_strtod_l+0xafc>)
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	4639      	mov	r1, r7
 800b1fa:	f7f5 fc6f 	bl	8000adc <__aeabi_dcmplt>
 800b1fe:	2800      	cmp	r0, #0
 800b200:	d159      	bne.n	800b2b6 <_strtod_l+0xa2e>
 800b202:	4630      	mov	r0, r6
 800b204:	4639      	mov	r1, r7
 800b206:	4b60      	ldr	r3, [pc, #384]	@ (800b388 <_strtod_l+0xb00>)
 800b208:	2200      	movs	r2, #0
 800b20a:	f7f5 f9f5 	bl	80005f8 <__aeabi_dmul>
 800b20e:	4606      	mov	r6, r0
 800b210:	460f      	mov	r7, r1
 800b212:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b216:	9606      	str	r6, [sp, #24]
 800b218:	9307      	str	r3, [sp, #28]
 800b21a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b21e:	4d57      	ldr	r5, [pc, #348]	@ (800b37c <_strtod_l+0xaf4>)
 800b220:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b224:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b226:	401d      	ands	r5, r3
 800b228:	4b58      	ldr	r3, [pc, #352]	@ (800b38c <_strtod_l+0xb04>)
 800b22a:	429d      	cmp	r5, r3
 800b22c:	f040 80b2 	bne.w	800b394 <_strtod_l+0xb0c>
 800b230:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b232:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b236:	ec4b ab10 	vmov	d0, sl, fp
 800b23a:	f7ff f9c9 	bl	800a5d0 <__ulp>
 800b23e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b242:	ec51 0b10 	vmov	r0, r1, d0
 800b246:	f7f5 f9d7 	bl	80005f8 <__aeabi_dmul>
 800b24a:	4652      	mov	r2, sl
 800b24c:	465b      	mov	r3, fp
 800b24e:	f7f5 f81d 	bl	800028c <__adddf3>
 800b252:	460b      	mov	r3, r1
 800b254:	4949      	ldr	r1, [pc, #292]	@ (800b37c <_strtod_l+0xaf4>)
 800b256:	4a4e      	ldr	r2, [pc, #312]	@ (800b390 <_strtod_l+0xb08>)
 800b258:	4019      	ands	r1, r3
 800b25a:	4291      	cmp	r1, r2
 800b25c:	4682      	mov	sl, r0
 800b25e:	d942      	bls.n	800b2e6 <_strtod_l+0xa5e>
 800b260:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b262:	4b47      	ldr	r3, [pc, #284]	@ (800b380 <_strtod_l+0xaf8>)
 800b264:	429a      	cmp	r2, r3
 800b266:	d103      	bne.n	800b270 <_strtod_l+0x9e8>
 800b268:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b26a:	3301      	adds	r3, #1
 800b26c:	f43f ad2f 	beq.w	800acce <_strtod_l+0x446>
 800b270:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b380 <_strtod_l+0xaf8>
 800b274:	f04f 3aff 	mov.w	sl, #4294967295
 800b278:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b27a:	9805      	ldr	r0, [sp, #20]
 800b27c:	f7fe fe7c 	bl	8009f78 <_Bfree>
 800b280:	9805      	ldr	r0, [sp, #20]
 800b282:	4649      	mov	r1, r9
 800b284:	f7fe fe78 	bl	8009f78 <_Bfree>
 800b288:	9805      	ldr	r0, [sp, #20]
 800b28a:	4641      	mov	r1, r8
 800b28c:	f7fe fe74 	bl	8009f78 <_Bfree>
 800b290:	9805      	ldr	r0, [sp, #20]
 800b292:	4621      	mov	r1, r4
 800b294:	f7fe fe70 	bl	8009f78 <_Bfree>
 800b298:	e619      	b.n	800aece <_strtod_l+0x646>
 800b29a:	f1ba 0f01 	cmp.w	sl, #1
 800b29e:	d103      	bne.n	800b2a8 <_strtod_l+0xa20>
 800b2a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	f43f ada6 	beq.w	800adf4 <_strtod_l+0x56c>
 800b2a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b358 <_strtod_l+0xad0>
 800b2ac:	4f35      	ldr	r7, [pc, #212]	@ (800b384 <_strtod_l+0xafc>)
 800b2ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2b2:	2600      	movs	r6, #0
 800b2b4:	e7b1      	b.n	800b21a <_strtod_l+0x992>
 800b2b6:	4f34      	ldr	r7, [pc, #208]	@ (800b388 <_strtod_l+0xb00>)
 800b2b8:	2600      	movs	r6, #0
 800b2ba:	e7aa      	b.n	800b212 <_strtod_l+0x98a>
 800b2bc:	4b32      	ldr	r3, [pc, #200]	@ (800b388 <_strtod_l+0xb00>)
 800b2be:	4630      	mov	r0, r6
 800b2c0:	4639      	mov	r1, r7
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f7f5 f998 	bl	80005f8 <__aeabi_dmul>
 800b2c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2ca:	4606      	mov	r6, r0
 800b2cc:	460f      	mov	r7, r1
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d09f      	beq.n	800b212 <_strtod_l+0x98a>
 800b2d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b2d6:	e7a0      	b.n	800b21a <_strtod_l+0x992>
 800b2d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b360 <_strtod_l+0xad8>
 800b2dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2e0:	ec57 6b17 	vmov	r6, r7, d7
 800b2e4:	e799      	b.n	800b21a <_strtod_l+0x992>
 800b2e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b2ea:	9b08      	ldr	r3, [sp, #32]
 800b2ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d1c1      	bne.n	800b278 <_strtod_l+0x9f0>
 800b2f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b2f8:	0d1b      	lsrs	r3, r3, #20
 800b2fa:	051b      	lsls	r3, r3, #20
 800b2fc:	429d      	cmp	r5, r3
 800b2fe:	d1bb      	bne.n	800b278 <_strtod_l+0x9f0>
 800b300:	4630      	mov	r0, r6
 800b302:	4639      	mov	r1, r7
 800b304:	f7f5 fcd8 	bl	8000cb8 <__aeabi_d2lz>
 800b308:	f7f5 f948 	bl	800059c <__aeabi_l2d>
 800b30c:	4602      	mov	r2, r0
 800b30e:	460b      	mov	r3, r1
 800b310:	4630      	mov	r0, r6
 800b312:	4639      	mov	r1, r7
 800b314:	f7f4 ffb8 	bl	8000288 <__aeabi_dsub>
 800b318:	460b      	mov	r3, r1
 800b31a:	4602      	mov	r2, r0
 800b31c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b320:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b326:	ea46 060a 	orr.w	r6, r6, sl
 800b32a:	431e      	orrs	r6, r3
 800b32c:	d06f      	beq.n	800b40e <_strtod_l+0xb86>
 800b32e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b368 <_strtod_l+0xae0>)
 800b330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b334:	f7f5 fbd2 	bl	8000adc <__aeabi_dcmplt>
 800b338:	2800      	cmp	r0, #0
 800b33a:	f47f acd3 	bne.w	800ace4 <_strtod_l+0x45c>
 800b33e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b370 <_strtod_l+0xae8>)
 800b340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b344:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b348:	f7f5 fbe6 	bl	8000b18 <__aeabi_dcmpgt>
 800b34c:	2800      	cmp	r0, #0
 800b34e:	d093      	beq.n	800b278 <_strtod_l+0x9f0>
 800b350:	e4c8      	b.n	800ace4 <_strtod_l+0x45c>
 800b352:	bf00      	nop
 800b354:	f3af 8000 	nop.w
 800b358:	00000000 	.word	0x00000000
 800b35c:	bff00000 	.word	0xbff00000
 800b360:	00000000 	.word	0x00000000
 800b364:	3ff00000 	.word	0x3ff00000
 800b368:	94a03595 	.word	0x94a03595
 800b36c:	3fdfffff 	.word	0x3fdfffff
 800b370:	35afe535 	.word	0x35afe535
 800b374:	3fe00000 	.word	0x3fe00000
 800b378:	000fffff 	.word	0x000fffff
 800b37c:	7ff00000 	.word	0x7ff00000
 800b380:	7fefffff 	.word	0x7fefffff
 800b384:	3ff00000 	.word	0x3ff00000
 800b388:	3fe00000 	.word	0x3fe00000
 800b38c:	7fe00000 	.word	0x7fe00000
 800b390:	7c9fffff 	.word	0x7c9fffff
 800b394:	9b08      	ldr	r3, [sp, #32]
 800b396:	b323      	cbz	r3, 800b3e2 <_strtod_l+0xb5a>
 800b398:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b39c:	d821      	bhi.n	800b3e2 <_strtod_l+0xb5a>
 800b39e:	a328      	add	r3, pc, #160	@ (adr r3, 800b440 <_strtod_l+0xbb8>)
 800b3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a4:	4630      	mov	r0, r6
 800b3a6:	4639      	mov	r1, r7
 800b3a8:	f7f5 fba2 	bl	8000af0 <__aeabi_dcmple>
 800b3ac:	b1a0      	cbz	r0, 800b3d8 <_strtod_l+0xb50>
 800b3ae:	4639      	mov	r1, r7
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	f7f5 fbf9 	bl	8000ba8 <__aeabi_d2uiz>
 800b3b6:	2801      	cmp	r0, #1
 800b3b8:	bf38      	it	cc
 800b3ba:	2001      	movcc	r0, #1
 800b3bc:	f7f5 f8a2 	bl	8000504 <__aeabi_ui2d>
 800b3c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3c2:	4606      	mov	r6, r0
 800b3c4:	460f      	mov	r7, r1
 800b3c6:	b9fb      	cbnz	r3, 800b408 <_strtod_l+0xb80>
 800b3c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b3cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800b3ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800b3d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b3d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b3d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b3da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b3de:	1b5b      	subs	r3, r3, r5
 800b3e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b3e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b3e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b3ea:	f7ff f8f1 	bl	800a5d0 <__ulp>
 800b3ee:	4650      	mov	r0, sl
 800b3f0:	ec53 2b10 	vmov	r2, r3, d0
 800b3f4:	4659      	mov	r1, fp
 800b3f6:	f7f5 f8ff 	bl	80005f8 <__aeabi_dmul>
 800b3fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b3fe:	f7f4 ff45 	bl	800028c <__adddf3>
 800b402:	4682      	mov	sl, r0
 800b404:	468b      	mov	fp, r1
 800b406:	e770      	b.n	800b2ea <_strtod_l+0xa62>
 800b408:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b40c:	e7e0      	b.n	800b3d0 <_strtod_l+0xb48>
 800b40e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b448 <_strtod_l+0xbc0>)
 800b410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b414:	f7f5 fb62 	bl	8000adc <__aeabi_dcmplt>
 800b418:	e798      	b.n	800b34c <_strtod_l+0xac4>
 800b41a:	2300      	movs	r3, #0
 800b41c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b41e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b420:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b422:	6013      	str	r3, [r2, #0]
 800b424:	f7ff ba6d 	b.w	800a902 <_strtod_l+0x7a>
 800b428:	2a65      	cmp	r2, #101	@ 0x65
 800b42a:	f43f ab68 	beq.w	800aafe <_strtod_l+0x276>
 800b42e:	2a45      	cmp	r2, #69	@ 0x45
 800b430:	f43f ab65 	beq.w	800aafe <_strtod_l+0x276>
 800b434:	2301      	movs	r3, #1
 800b436:	f7ff bba0 	b.w	800ab7a <_strtod_l+0x2f2>
 800b43a:	bf00      	nop
 800b43c:	f3af 8000 	nop.w
 800b440:	ffc00000 	.word	0xffc00000
 800b444:	41dfffff 	.word	0x41dfffff
 800b448:	94a03595 	.word	0x94a03595
 800b44c:	3fcfffff 	.word	0x3fcfffff

0800b450 <_strtod_r>:
 800b450:	4b01      	ldr	r3, [pc, #4]	@ (800b458 <_strtod_r+0x8>)
 800b452:	f7ff ba19 	b.w	800a888 <_strtod_l>
 800b456:	bf00      	nop
 800b458:	20000070 	.word	0x20000070

0800b45c <_strtol_l.isra.0>:
 800b45c:	2b24      	cmp	r3, #36	@ 0x24
 800b45e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b462:	4686      	mov	lr, r0
 800b464:	4690      	mov	r8, r2
 800b466:	d801      	bhi.n	800b46c <_strtol_l.isra.0+0x10>
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d106      	bne.n	800b47a <_strtol_l.isra.0+0x1e>
 800b46c:	f7fd fda8 	bl	8008fc0 <__errno>
 800b470:	2316      	movs	r3, #22
 800b472:	6003      	str	r3, [r0, #0]
 800b474:	2000      	movs	r0, #0
 800b476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b47a:	4834      	ldr	r0, [pc, #208]	@ (800b54c <_strtol_l.isra.0+0xf0>)
 800b47c:	460d      	mov	r5, r1
 800b47e:	462a      	mov	r2, r5
 800b480:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b484:	5d06      	ldrb	r6, [r0, r4]
 800b486:	f016 0608 	ands.w	r6, r6, #8
 800b48a:	d1f8      	bne.n	800b47e <_strtol_l.isra.0+0x22>
 800b48c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b48e:	d110      	bne.n	800b4b2 <_strtol_l.isra.0+0x56>
 800b490:	782c      	ldrb	r4, [r5, #0]
 800b492:	2601      	movs	r6, #1
 800b494:	1c95      	adds	r5, r2, #2
 800b496:	f033 0210 	bics.w	r2, r3, #16
 800b49a:	d115      	bne.n	800b4c8 <_strtol_l.isra.0+0x6c>
 800b49c:	2c30      	cmp	r4, #48	@ 0x30
 800b49e:	d10d      	bne.n	800b4bc <_strtol_l.isra.0+0x60>
 800b4a0:	782a      	ldrb	r2, [r5, #0]
 800b4a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b4a6:	2a58      	cmp	r2, #88	@ 0x58
 800b4a8:	d108      	bne.n	800b4bc <_strtol_l.isra.0+0x60>
 800b4aa:	786c      	ldrb	r4, [r5, #1]
 800b4ac:	3502      	adds	r5, #2
 800b4ae:	2310      	movs	r3, #16
 800b4b0:	e00a      	b.n	800b4c8 <_strtol_l.isra.0+0x6c>
 800b4b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800b4b4:	bf04      	itt	eq
 800b4b6:	782c      	ldrbeq	r4, [r5, #0]
 800b4b8:	1c95      	addeq	r5, r2, #2
 800b4ba:	e7ec      	b.n	800b496 <_strtol_l.isra.0+0x3a>
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d1f6      	bne.n	800b4ae <_strtol_l.isra.0+0x52>
 800b4c0:	2c30      	cmp	r4, #48	@ 0x30
 800b4c2:	bf14      	ite	ne
 800b4c4:	230a      	movne	r3, #10
 800b4c6:	2308      	moveq	r3, #8
 800b4c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b4cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	fbbc f9f3 	udiv	r9, ip, r3
 800b4d6:	4610      	mov	r0, r2
 800b4d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800b4dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b4e0:	2f09      	cmp	r7, #9
 800b4e2:	d80f      	bhi.n	800b504 <_strtol_l.isra.0+0xa8>
 800b4e4:	463c      	mov	r4, r7
 800b4e6:	42a3      	cmp	r3, r4
 800b4e8:	dd1b      	ble.n	800b522 <_strtol_l.isra.0+0xc6>
 800b4ea:	1c57      	adds	r7, r2, #1
 800b4ec:	d007      	beq.n	800b4fe <_strtol_l.isra.0+0xa2>
 800b4ee:	4581      	cmp	r9, r0
 800b4f0:	d314      	bcc.n	800b51c <_strtol_l.isra.0+0xc0>
 800b4f2:	d101      	bne.n	800b4f8 <_strtol_l.isra.0+0x9c>
 800b4f4:	45a2      	cmp	sl, r4
 800b4f6:	db11      	blt.n	800b51c <_strtol_l.isra.0+0xc0>
 800b4f8:	fb00 4003 	mla	r0, r0, r3, r4
 800b4fc:	2201      	movs	r2, #1
 800b4fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b502:	e7eb      	b.n	800b4dc <_strtol_l.isra.0+0x80>
 800b504:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b508:	2f19      	cmp	r7, #25
 800b50a:	d801      	bhi.n	800b510 <_strtol_l.isra.0+0xb4>
 800b50c:	3c37      	subs	r4, #55	@ 0x37
 800b50e:	e7ea      	b.n	800b4e6 <_strtol_l.isra.0+0x8a>
 800b510:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b514:	2f19      	cmp	r7, #25
 800b516:	d804      	bhi.n	800b522 <_strtol_l.isra.0+0xc6>
 800b518:	3c57      	subs	r4, #87	@ 0x57
 800b51a:	e7e4      	b.n	800b4e6 <_strtol_l.isra.0+0x8a>
 800b51c:	f04f 32ff 	mov.w	r2, #4294967295
 800b520:	e7ed      	b.n	800b4fe <_strtol_l.isra.0+0xa2>
 800b522:	1c53      	adds	r3, r2, #1
 800b524:	d108      	bne.n	800b538 <_strtol_l.isra.0+0xdc>
 800b526:	2322      	movs	r3, #34	@ 0x22
 800b528:	f8ce 3000 	str.w	r3, [lr]
 800b52c:	4660      	mov	r0, ip
 800b52e:	f1b8 0f00 	cmp.w	r8, #0
 800b532:	d0a0      	beq.n	800b476 <_strtol_l.isra.0+0x1a>
 800b534:	1e69      	subs	r1, r5, #1
 800b536:	e006      	b.n	800b546 <_strtol_l.isra.0+0xea>
 800b538:	b106      	cbz	r6, 800b53c <_strtol_l.isra.0+0xe0>
 800b53a:	4240      	negs	r0, r0
 800b53c:	f1b8 0f00 	cmp.w	r8, #0
 800b540:	d099      	beq.n	800b476 <_strtol_l.isra.0+0x1a>
 800b542:	2a00      	cmp	r2, #0
 800b544:	d1f6      	bne.n	800b534 <_strtol_l.isra.0+0xd8>
 800b546:	f8c8 1000 	str.w	r1, [r8]
 800b54a:	e794      	b.n	800b476 <_strtol_l.isra.0+0x1a>
 800b54c:	0800cb29 	.word	0x0800cb29

0800b550 <_strtol_r>:
 800b550:	f7ff bf84 	b.w	800b45c <_strtol_l.isra.0>

0800b554 <__ssputs_r>:
 800b554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b558:	688e      	ldr	r6, [r1, #8]
 800b55a:	461f      	mov	r7, r3
 800b55c:	42be      	cmp	r6, r7
 800b55e:	680b      	ldr	r3, [r1, #0]
 800b560:	4682      	mov	sl, r0
 800b562:	460c      	mov	r4, r1
 800b564:	4690      	mov	r8, r2
 800b566:	d82d      	bhi.n	800b5c4 <__ssputs_r+0x70>
 800b568:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b56c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b570:	d026      	beq.n	800b5c0 <__ssputs_r+0x6c>
 800b572:	6965      	ldr	r5, [r4, #20]
 800b574:	6909      	ldr	r1, [r1, #16]
 800b576:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b57a:	eba3 0901 	sub.w	r9, r3, r1
 800b57e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b582:	1c7b      	adds	r3, r7, #1
 800b584:	444b      	add	r3, r9
 800b586:	106d      	asrs	r5, r5, #1
 800b588:	429d      	cmp	r5, r3
 800b58a:	bf38      	it	cc
 800b58c:	461d      	movcc	r5, r3
 800b58e:	0553      	lsls	r3, r2, #21
 800b590:	d527      	bpl.n	800b5e2 <__ssputs_r+0x8e>
 800b592:	4629      	mov	r1, r5
 800b594:	f7fe fc24 	bl	8009de0 <_malloc_r>
 800b598:	4606      	mov	r6, r0
 800b59a:	b360      	cbz	r0, 800b5f6 <__ssputs_r+0xa2>
 800b59c:	6921      	ldr	r1, [r4, #16]
 800b59e:	464a      	mov	r2, r9
 800b5a0:	f7fd fd3b 	bl	800901a <memcpy>
 800b5a4:	89a3      	ldrh	r3, [r4, #12]
 800b5a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5ae:	81a3      	strh	r3, [r4, #12]
 800b5b0:	6126      	str	r6, [r4, #16]
 800b5b2:	6165      	str	r5, [r4, #20]
 800b5b4:	444e      	add	r6, r9
 800b5b6:	eba5 0509 	sub.w	r5, r5, r9
 800b5ba:	6026      	str	r6, [r4, #0]
 800b5bc:	60a5      	str	r5, [r4, #8]
 800b5be:	463e      	mov	r6, r7
 800b5c0:	42be      	cmp	r6, r7
 800b5c2:	d900      	bls.n	800b5c6 <__ssputs_r+0x72>
 800b5c4:	463e      	mov	r6, r7
 800b5c6:	6820      	ldr	r0, [r4, #0]
 800b5c8:	4632      	mov	r2, r6
 800b5ca:	4641      	mov	r1, r8
 800b5cc:	f000 f9c6 	bl	800b95c <memmove>
 800b5d0:	68a3      	ldr	r3, [r4, #8]
 800b5d2:	1b9b      	subs	r3, r3, r6
 800b5d4:	60a3      	str	r3, [r4, #8]
 800b5d6:	6823      	ldr	r3, [r4, #0]
 800b5d8:	4433      	add	r3, r6
 800b5da:	6023      	str	r3, [r4, #0]
 800b5dc:	2000      	movs	r0, #0
 800b5de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5e2:	462a      	mov	r2, r5
 800b5e4:	f000 fd7d 	bl	800c0e2 <_realloc_r>
 800b5e8:	4606      	mov	r6, r0
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	d1e0      	bne.n	800b5b0 <__ssputs_r+0x5c>
 800b5ee:	6921      	ldr	r1, [r4, #16]
 800b5f0:	4650      	mov	r0, sl
 800b5f2:	f7fe fb81 	bl	8009cf8 <_free_r>
 800b5f6:	230c      	movs	r3, #12
 800b5f8:	f8ca 3000 	str.w	r3, [sl]
 800b5fc:	89a3      	ldrh	r3, [r4, #12]
 800b5fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b602:	81a3      	strh	r3, [r4, #12]
 800b604:	f04f 30ff 	mov.w	r0, #4294967295
 800b608:	e7e9      	b.n	800b5de <__ssputs_r+0x8a>
	...

0800b60c <_svfiprintf_r>:
 800b60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b610:	4698      	mov	r8, r3
 800b612:	898b      	ldrh	r3, [r1, #12]
 800b614:	061b      	lsls	r3, r3, #24
 800b616:	b09d      	sub	sp, #116	@ 0x74
 800b618:	4607      	mov	r7, r0
 800b61a:	460d      	mov	r5, r1
 800b61c:	4614      	mov	r4, r2
 800b61e:	d510      	bpl.n	800b642 <_svfiprintf_r+0x36>
 800b620:	690b      	ldr	r3, [r1, #16]
 800b622:	b973      	cbnz	r3, 800b642 <_svfiprintf_r+0x36>
 800b624:	2140      	movs	r1, #64	@ 0x40
 800b626:	f7fe fbdb 	bl	8009de0 <_malloc_r>
 800b62a:	6028      	str	r0, [r5, #0]
 800b62c:	6128      	str	r0, [r5, #16]
 800b62e:	b930      	cbnz	r0, 800b63e <_svfiprintf_r+0x32>
 800b630:	230c      	movs	r3, #12
 800b632:	603b      	str	r3, [r7, #0]
 800b634:	f04f 30ff 	mov.w	r0, #4294967295
 800b638:	b01d      	add	sp, #116	@ 0x74
 800b63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b63e:	2340      	movs	r3, #64	@ 0x40
 800b640:	616b      	str	r3, [r5, #20]
 800b642:	2300      	movs	r3, #0
 800b644:	9309      	str	r3, [sp, #36]	@ 0x24
 800b646:	2320      	movs	r3, #32
 800b648:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b64c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b650:	2330      	movs	r3, #48	@ 0x30
 800b652:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b7f0 <_svfiprintf_r+0x1e4>
 800b656:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b65a:	f04f 0901 	mov.w	r9, #1
 800b65e:	4623      	mov	r3, r4
 800b660:	469a      	mov	sl, r3
 800b662:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b666:	b10a      	cbz	r2, 800b66c <_svfiprintf_r+0x60>
 800b668:	2a25      	cmp	r2, #37	@ 0x25
 800b66a:	d1f9      	bne.n	800b660 <_svfiprintf_r+0x54>
 800b66c:	ebba 0b04 	subs.w	fp, sl, r4
 800b670:	d00b      	beq.n	800b68a <_svfiprintf_r+0x7e>
 800b672:	465b      	mov	r3, fp
 800b674:	4622      	mov	r2, r4
 800b676:	4629      	mov	r1, r5
 800b678:	4638      	mov	r0, r7
 800b67a:	f7ff ff6b 	bl	800b554 <__ssputs_r>
 800b67e:	3001      	adds	r0, #1
 800b680:	f000 80a7 	beq.w	800b7d2 <_svfiprintf_r+0x1c6>
 800b684:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b686:	445a      	add	r2, fp
 800b688:	9209      	str	r2, [sp, #36]	@ 0x24
 800b68a:	f89a 3000 	ldrb.w	r3, [sl]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	f000 809f 	beq.w	800b7d2 <_svfiprintf_r+0x1c6>
 800b694:	2300      	movs	r3, #0
 800b696:	f04f 32ff 	mov.w	r2, #4294967295
 800b69a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b69e:	f10a 0a01 	add.w	sl, sl, #1
 800b6a2:	9304      	str	r3, [sp, #16]
 800b6a4:	9307      	str	r3, [sp, #28]
 800b6a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6ac:	4654      	mov	r4, sl
 800b6ae:	2205      	movs	r2, #5
 800b6b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6b4:	484e      	ldr	r0, [pc, #312]	@ (800b7f0 <_svfiprintf_r+0x1e4>)
 800b6b6:	f7f4 fd8b 	bl	80001d0 <memchr>
 800b6ba:	9a04      	ldr	r2, [sp, #16]
 800b6bc:	b9d8      	cbnz	r0, 800b6f6 <_svfiprintf_r+0xea>
 800b6be:	06d0      	lsls	r0, r2, #27
 800b6c0:	bf44      	itt	mi
 800b6c2:	2320      	movmi	r3, #32
 800b6c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6c8:	0711      	lsls	r1, r2, #28
 800b6ca:	bf44      	itt	mi
 800b6cc:	232b      	movmi	r3, #43	@ 0x2b
 800b6ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6d8:	d015      	beq.n	800b706 <_svfiprintf_r+0xfa>
 800b6da:	9a07      	ldr	r2, [sp, #28]
 800b6dc:	4654      	mov	r4, sl
 800b6de:	2000      	movs	r0, #0
 800b6e0:	f04f 0c0a 	mov.w	ip, #10
 800b6e4:	4621      	mov	r1, r4
 800b6e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6ea:	3b30      	subs	r3, #48	@ 0x30
 800b6ec:	2b09      	cmp	r3, #9
 800b6ee:	d94b      	bls.n	800b788 <_svfiprintf_r+0x17c>
 800b6f0:	b1b0      	cbz	r0, 800b720 <_svfiprintf_r+0x114>
 800b6f2:	9207      	str	r2, [sp, #28]
 800b6f4:	e014      	b.n	800b720 <_svfiprintf_r+0x114>
 800b6f6:	eba0 0308 	sub.w	r3, r0, r8
 800b6fa:	fa09 f303 	lsl.w	r3, r9, r3
 800b6fe:	4313      	orrs	r3, r2
 800b700:	9304      	str	r3, [sp, #16]
 800b702:	46a2      	mov	sl, r4
 800b704:	e7d2      	b.n	800b6ac <_svfiprintf_r+0xa0>
 800b706:	9b03      	ldr	r3, [sp, #12]
 800b708:	1d19      	adds	r1, r3, #4
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	9103      	str	r1, [sp, #12]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	bfbb      	ittet	lt
 800b712:	425b      	neglt	r3, r3
 800b714:	f042 0202 	orrlt.w	r2, r2, #2
 800b718:	9307      	strge	r3, [sp, #28]
 800b71a:	9307      	strlt	r3, [sp, #28]
 800b71c:	bfb8      	it	lt
 800b71e:	9204      	strlt	r2, [sp, #16]
 800b720:	7823      	ldrb	r3, [r4, #0]
 800b722:	2b2e      	cmp	r3, #46	@ 0x2e
 800b724:	d10a      	bne.n	800b73c <_svfiprintf_r+0x130>
 800b726:	7863      	ldrb	r3, [r4, #1]
 800b728:	2b2a      	cmp	r3, #42	@ 0x2a
 800b72a:	d132      	bne.n	800b792 <_svfiprintf_r+0x186>
 800b72c:	9b03      	ldr	r3, [sp, #12]
 800b72e:	1d1a      	adds	r2, r3, #4
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	9203      	str	r2, [sp, #12]
 800b734:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b738:	3402      	adds	r4, #2
 800b73a:	9305      	str	r3, [sp, #20]
 800b73c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b800 <_svfiprintf_r+0x1f4>
 800b740:	7821      	ldrb	r1, [r4, #0]
 800b742:	2203      	movs	r2, #3
 800b744:	4650      	mov	r0, sl
 800b746:	f7f4 fd43 	bl	80001d0 <memchr>
 800b74a:	b138      	cbz	r0, 800b75c <_svfiprintf_r+0x150>
 800b74c:	9b04      	ldr	r3, [sp, #16]
 800b74e:	eba0 000a 	sub.w	r0, r0, sl
 800b752:	2240      	movs	r2, #64	@ 0x40
 800b754:	4082      	lsls	r2, r0
 800b756:	4313      	orrs	r3, r2
 800b758:	3401      	adds	r4, #1
 800b75a:	9304      	str	r3, [sp, #16]
 800b75c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b760:	4824      	ldr	r0, [pc, #144]	@ (800b7f4 <_svfiprintf_r+0x1e8>)
 800b762:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b766:	2206      	movs	r2, #6
 800b768:	f7f4 fd32 	bl	80001d0 <memchr>
 800b76c:	2800      	cmp	r0, #0
 800b76e:	d036      	beq.n	800b7de <_svfiprintf_r+0x1d2>
 800b770:	4b21      	ldr	r3, [pc, #132]	@ (800b7f8 <_svfiprintf_r+0x1ec>)
 800b772:	bb1b      	cbnz	r3, 800b7bc <_svfiprintf_r+0x1b0>
 800b774:	9b03      	ldr	r3, [sp, #12]
 800b776:	3307      	adds	r3, #7
 800b778:	f023 0307 	bic.w	r3, r3, #7
 800b77c:	3308      	adds	r3, #8
 800b77e:	9303      	str	r3, [sp, #12]
 800b780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b782:	4433      	add	r3, r6
 800b784:	9309      	str	r3, [sp, #36]	@ 0x24
 800b786:	e76a      	b.n	800b65e <_svfiprintf_r+0x52>
 800b788:	fb0c 3202 	mla	r2, ip, r2, r3
 800b78c:	460c      	mov	r4, r1
 800b78e:	2001      	movs	r0, #1
 800b790:	e7a8      	b.n	800b6e4 <_svfiprintf_r+0xd8>
 800b792:	2300      	movs	r3, #0
 800b794:	3401      	adds	r4, #1
 800b796:	9305      	str	r3, [sp, #20]
 800b798:	4619      	mov	r1, r3
 800b79a:	f04f 0c0a 	mov.w	ip, #10
 800b79e:	4620      	mov	r0, r4
 800b7a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7a4:	3a30      	subs	r2, #48	@ 0x30
 800b7a6:	2a09      	cmp	r2, #9
 800b7a8:	d903      	bls.n	800b7b2 <_svfiprintf_r+0x1a6>
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d0c6      	beq.n	800b73c <_svfiprintf_r+0x130>
 800b7ae:	9105      	str	r1, [sp, #20]
 800b7b0:	e7c4      	b.n	800b73c <_svfiprintf_r+0x130>
 800b7b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7b6:	4604      	mov	r4, r0
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	e7f0      	b.n	800b79e <_svfiprintf_r+0x192>
 800b7bc:	ab03      	add	r3, sp, #12
 800b7be:	9300      	str	r3, [sp, #0]
 800b7c0:	462a      	mov	r2, r5
 800b7c2:	4b0e      	ldr	r3, [pc, #56]	@ (800b7fc <_svfiprintf_r+0x1f0>)
 800b7c4:	a904      	add	r1, sp, #16
 800b7c6:	4638      	mov	r0, r7
 800b7c8:	f7fc fc5e 	bl	8008088 <_printf_float>
 800b7cc:	1c42      	adds	r2, r0, #1
 800b7ce:	4606      	mov	r6, r0
 800b7d0:	d1d6      	bne.n	800b780 <_svfiprintf_r+0x174>
 800b7d2:	89ab      	ldrh	r3, [r5, #12]
 800b7d4:	065b      	lsls	r3, r3, #25
 800b7d6:	f53f af2d 	bmi.w	800b634 <_svfiprintf_r+0x28>
 800b7da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7dc:	e72c      	b.n	800b638 <_svfiprintf_r+0x2c>
 800b7de:	ab03      	add	r3, sp, #12
 800b7e0:	9300      	str	r3, [sp, #0]
 800b7e2:	462a      	mov	r2, r5
 800b7e4:	4b05      	ldr	r3, [pc, #20]	@ (800b7fc <_svfiprintf_r+0x1f0>)
 800b7e6:	a904      	add	r1, sp, #16
 800b7e8:	4638      	mov	r0, r7
 800b7ea:	f7fc fee5 	bl	80085b8 <_printf_i>
 800b7ee:	e7ed      	b.n	800b7cc <_svfiprintf_r+0x1c0>
 800b7f0:	0800c925 	.word	0x0800c925
 800b7f4:	0800c92f 	.word	0x0800c92f
 800b7f8:	08008089 	.word	0x08008089
 800b7fc:	0800b555 	.word	0x0800b555
 800b800:	0800c92b 	.word	0x0800c92b

0800b804 <__sflush_r>:
 800b804:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b80c:	0716      	lsls	r6, r2, #28
 800b80e:	4605      	mov	r5, r0
 800b810:	460c      	mov	r4, r1
 800b812:	d454      	bmi.n	800b8be <__sflush_r+0xba>
 800b814:	684b      	ldr	r3, [r1, #4]
 800b816:	2b00      	cmp	r3, #0
 800b818:	dc02      	bgt.n	800b820 <__sflush_r+0x1c>
 800b81a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	dd48      	ble.n	800b8b2 <__sflush_r+0xae>
 800b820:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b822:	2e00      	cmp	r6, #0
 800b824:	d045      	beq.n	800b8b2 <__sflush_r+0xae>
 800b826:	2300      	movs	r3, #0
 800b828:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b82c:	682f      	ldr	r7, [r5, #0]
 800b82e:	6a21      	ldr	r1, [r4, #32]
 800b830:	602b      	str	r3, [r5, #0]
 800b832:	d030      	beq.n	800b896 <__sflush_r+0x92>
 800b834:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b836:	89a3      	ldrh	r3, [r4, #12]
 800b838:	0759      	lsls	r1, r3, #29
 800b83a:	d505      	bpl.n	800b848 <__sflush_r+0x44>
 800b83c:	6863      	ldr	r3, [r4, #4]
 800b83e:	1ad2      	subs	r2, r2, r3
 800b840:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b842:	b10b      	cbz	r3, 800b848 <__sflush_r+0x44>
 800b844:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b846:	1ad2      	subs	r2, r2, r3
 800b848:	2300      	movs	r3, #0
 800b84a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b84c:	6a21      	ldr	r1, [r4, #32]
 800b84e:	4628      	mov	r0, r5
 800b850:	47b0      	blx	r6
 800b852:	1c43      	adds	r3, r0, #1
 800b854:	89a3      	ldrh	r3, [r4, #12]
 800b856:	d106      	bne.n	800b866 <__sflush_r+0x62>
 800b858:	6829      	ldr	r1, [r5, #0]
 800b85a:	291d      	cmp	r1, #29
 800b85c:	d82b      	bhi.n	800b8b6 <__sflush_r+0xb2>
 800b85e:	4a2a      	ldr	r2, [pc, #168]	@ (800b908 <__sflush_r+0x104>)
 800b860:	40ca      	lsrs	r2, r1
 800b862:	07d6      	lsls	r6, r2, #31
 800b864:	d527      	bpl.n	800b8b6 <__sflush_r+0xb2>
 800b866:	2200      	movs	r2, #0
 800b868:	6062      	str	r2, [r4, #4]
 800b86a:	04d9      	lsls	r1, r3, #19
 800b86c:	6922      	ldr	r2, [r4, #16]
 800b86e:	6022      	str	r2, [r4, #0]
 800b870:	d504      	bpl.n	800b87c <__sflush_r+0x78>
 800b872:	1c42      	adds	r2, r0, #1
 800b874:	d101      	bne.n	800b87a <__sflush_r+0x76>
 800b876:	682b      	ldr	r3, [r5, #0]
 800b878:	b903      	cbnz	r3, 800b87c <__sflush_r+0x78>
 800b87a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b87c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b87e:	602f      	str	r7, [r5, #0]
 800b880:	b1b9      	cbz	r1, 800b8b2 <__sflush_r+0xae>
 800b882:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b886:	4299      	cmp	r1, r3
 800b888:	d002      	beq.n	800b890 <__sflush_r+0x8c>
 800b88a:	4628      	mov	r0, r5
 800b88c:	f7fe fa34 	bl	8009cf8 <_free_r>
 800b890:	2300      	movs	r3, #0
 800b892:	6363      	str	r3, [r4, #52]	@ 0x34
 800b894:	e00d      	b.n	800b8b2 <__sflush_r+0xae>
 800b896:	2301      	movs	r3, #1
 800b898:	4628      	mov	r0, r5
 800b89a:	47b0      	blx	r6
 800b89c:	4602      	mov	r2, r0
 800b89e:	1c50      	adds	r0, r2, #1
 800b8a0:	d1c9      	bne.n	800b836 <__sflush_r+0x32>
 800b8a2:	682b      	ldr	r3, [r5, #0]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d0c6      	beq.n	800b836 <__sflush_r+0x32>
 800b8a8:	2b1d      	cmp	r3, #29
 800b8aa:	d001      	beq.n	800b8b0 <__sflush_r+0xac>
 800b8ac:	2b16      	cmp	r3, #22
 800b8ae:	d11e      	bne.n	800b8ee <__sflush_r+0xea>
 800b8b0:	602f      	str	r7, [r5, #0]
 800b8b2:	2000      	movs	r0, #0
 800b8b4:	e022      	b.n	800b8fc <__sflush_r+0xf8>
 800b8b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8ba:	b21b      	sxth	r3, r3
 800b8bc:	e01b      	b.n	800b8f6 <__sflush_r+0xf2>
 800b8be:	690f      	ldr	r7, [r1, #16]
 800b8c0:	2f00      	cmp	r7, #0
 800b8c2:	d0f6      	beq.n	800b8b2 <__sflush_r+0xae>
 800b8c4:	0793      	lsls	r3, r2, #30
 800b8c6:	680e      	ldr	r6, [r1, #0]
 800b8c8:	bf08      	it	eq
 800b8ca:	694b      	ldreq	r3, [r1, #20]
 800b8cc:	600f      	str	r7, [r1, #0]
 800b8ce:	bf18      	it	ne
 800b8d0:	2300      	movne	r3, #0
 800b8d2:	eba6 0807 	sub.w	r8, r6, r7
 800b8d6:	608b      	str	r3, [r1, #8]
 800b8d8:	f1b8 0f00 	cmp.w	r8, #0
 800b8dc:	dde9      	ble.n	800b8b2 <__sflush_r+0xae>
 800b8de:	6a21      	ldr	r1, [r4, #32]
 800b8e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b8e2:	4643      	mov	r3, r8
 800b8e4:	463a      	mov	r2, r7
 800b8e6:	4628      	mov	r0, r5
 800b8e8:	47b0      	blx	r6
 800b8ea:	2800      	cmp	r0, #0
 800b8ec:	dc08      	bgt.n	800b900 <__sflush_r+0xfc>
 800b8ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8f6:	81a3      	strh	r3, [r4, #12]
 800b8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b900:	4407      	add	r7, r0
 800b902:	eba8 0800 	sub.w	r8, r8, r0
 800b906:	e7e7      	b.n	800b8d8 <__sflush_r+0xd4>
 800b908:	20400001 	.word	0x20400001

0800b90c <_fflush_r>:
 800b90c:	b538      	push	{r3, r4, r5, lr}
 800b90e:	690b      	ldr	r3, [r1, #16]
 800b910:	4605      	mov	r5, r0
 800b912:	460c      	mov	r4, r1
 800b914:	b913      	cbnz	r3, 800b91c <_fflush_r+0x10>
 800b916:	2500      	movs	r5, #0
 800b918:	4628      	mov	r0, r5
 800b91a:	bd38      	pop	{r3, r4, r5, pc}
 800b91c:	b118      	cbz	r0, 800b926 <_fflush_r+0x1a>
 800b91e:	6a03      	ldr	r3, [r0, #32]
 800b920:	b90b      	cbnz	r3, 800b926 <_fflush_r+0x1a>
 800b922:	f7fd fa01 	bl	8008d28 <__sinit>
 800b926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d0f3      	beq.n	800b916 <_fflush_r+0xa>
 800b92e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b930:	07d0      	lsls	r0, r2, #31
 800b932:	d404      	bmi.n	800b93e <_fflush_r+0x32>
 800b934:	0599      	lsls	r1, r3, #22
 800b936:	d402      	bmi.n	800b93e <_fflush_r+0x32>
 800b938:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b93a:	f7fd fb6c 	bl	8009016 <__retarget_lock_acquire_recursive>
 800b93e:	4628      	mov	r0, r5
 800b940:	4621      	mov	r1, r4
 800b942:	f7ff ff5f 	bl	800b804 <__sflush_r>
 800b946:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b948:	07da      	lsls	r2, r3, #31
 800b94a:	4605      	mov	r5, r0
 800b94c:	d4e4      	bmi.n	800b918 <_fflush_r+0xc>
 800b94e:	89a3      	ldrh	r3, [r4, #12]
 800b950:	059b      	lsls	r3, r3, #22
 800b952:	d4e1      	bmi.n	800b918 <_fflush_r+0xc>
 800b954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b956:	f7fd fb5f 	bl	8009018 <__retarget_lock_release_recursive>
 800b95a:	e7dd      	b.n	800b918 <_fflush_r+0xc>

0800b95c <memmove>:
 800b95c:	4288      	cmp	r0, r1
 800b95e:	b510      	push	{r4, lr}
 800b960:	eb01 0402 	add.w	r4, r1, r2
 800b964:	d902      	bls.n	800b96c <memmove+0x10>
 800b966:	4284      	cmp	r4, r0
 800b968:	4623      	mov	r3, r4
 800b96a:	d807      	bhi.n	800b97c <memmove+0x20>
 800b96c:	1e43      	subs	r3, r0, #1
 800b96e:	42a1      	cmp	r1, r4
 800b970:	d008      	beq.n	800b984 <memmove+0x28>
 800b972:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b976:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b97a:	e7f8      	b.n	800b96e <memmove+0x12>
 800b97c:	4402      	add	r2, r0
 800b97e:	4601      	mov	r1, r0
 800b980:	428a      	cmp	r2, r1
 800b982:	d100      	bne.n	800b986 <memmove+0x2a>
 800b984:	bd10      	pop	{r4, pc}
 800b986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b98a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b98e:	e7f7      	b.n	800b980 <memmove+0x24>

0800b990 <strncmp>:
 800b990:	b510      	push	{r4, lr}
 800b992:	b16a      	cbz	r2, 800b9b0 <strncmp+0x20>
 800b994:	3901      	subs	r1, #1
 800b996:	1884      	adds	r4, r0, r2
 800b998:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b99c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d103      	bne.n	800b9ac <strncmp+0x1c>
 800b9a4:	42a0      	cmp	r0, r4
 800b9a6:	d001      	beq.n	800b9ac <strncmp+0x1c>
 800b9a8:	2a00      	cmp	r2, #0
 800b9aa:	d1f5      	bne.n	800b998 <strncmp+0x8>
 800b9ac:	1ad0      	subs	r0, r2, r3
 800b9ae:	bd10      	pop	{r4, pc}
 800b9b0:	4610      	mov	r0, r2
 800b9b2:	e7fc      	b.n	800b9ae <strncmp+0x1e>

0800b9b4 <_sbrk_r>:
 800b9b4:	b538      	push	{r3, r4, r5, lr}
 800b9b6:	4d06      	ldr	r5, [pc, #24]	@ (800b9d0 <_sbrk_r+0x1c>)
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	4604      	mov	r4, r0
 800b9bc:	4608      	mov	r0, r1
 800b9be:	602b      	str	r3, [r5, #0]
 800b9c0:	f7f6 fa9a 	bl	8001ef8 <_sbrk>
 800b9c4:	1c43      	adds	r3, r0, #1
 800b9c6:	d102      	bne.n	800b9ce <_sbrk_r+0x1a>
 800b9c8:	682b      	ldr	r3, [r5, #0]
 800b9ca:	b103      	cbz	r3, 800b9ce <_sbrk_r+0x1a>
 800b9cc:	6023      	str	r3, [r4, #0]
 800b9ce:	bd38      	pop	{r3, r4, r5, pc}
 800b9d0:	200047ec 	.word	0x200047ec
 800b9d4:	00000000 	.word	0x00000000

0800b9d8 <nan>:
 800b9d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b9e0 <nan+0x8>
 800b9dc:	4770      	bx	lr
 800b9de:	bf00      	nop
 800b9e0:	00000000 	.word	0x00000000
 800b9e4:	7ff80000 	.word	0x7ff80000

0800b9e8 <__assert_func>:
 800b9e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9ea:	4614      	mov	r4, r2
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	4b09      	ldr	r3, [pc, #36]	@ (800ba14 <__assert_func+0x2c>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4605      	mov	r5, r0
 800b9f4:	68d8      	ldr	r0, [r3, #12]
 800b9f6:	b14c      	cbz	r4, 800ba0c <__assert_func+0x24>
 800b9f8:	4b07      	ldr	r3, [pc, #28]	@ (800ba18 <__assert_func+0x30>)
 800b9fa:	9100      	str	r1, [sp, #0]
 800b9fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba00:	4906      	ldr	r1, [pc, #24]	@ (800ba1c <__assert_func+0x34>)
 800ba02:	462b      	mov	r3, r5
 800ba04:	f000 fba8 	bl	800c158 <fiprintf>
 800ba08:	f000 fbb8 	bl	800c17c <abort>
 800ba0c:	4b04      	ldr	r3, [pc, #16]	@ (800ba20 <__assert_func+0x38>)
 800ba0e:	461c      	mov	r4, r3
 800ba10:	e7f3      	b.n	800b9fa <__assert_func+0x12>
 800ba12:	bf00      	nop
 800ba14:	20000020 	.word	0x20000020
 800ba18:	0800c93e 	.word	0x0800c93e
 800ba1c:	0800c94b 	.word	0x0800c94b
 800ba20:	0800c979 	.word	0x0800c979

0800ba24 <_calloc_r>:
 800ba24:	b570      	push	{r4, r5, r6, lr}
 800ba26:	fba1 5402 	umull	r5, r4, r1, r2
 800ba2a:	b934      	cbnz	r4, 800ba3a <_calloc_r+0x16>
 800ba2c:	4629      	mov	r1, r5
 800ba2e:	f7fe f9d7 	bl	8009de0 <_malloc_r>
 800ba32:	4606      	mov	r6, r0
 800ba34:	b928      	cbnz	r0, 800ba42 <_calloc_r+0x1e>
 800ba36:	4630      	mov	r0, r6
 800ba38:	bd70      	pop	{r4, r5, r6, pc}
 800ba3a:	220c      	movs	r2, #12
 800ba3c:	6002      	str	r2, [r0, #0]
 800ba3e:	2600      	movs	r6, #0
 800ba40:	e7f9      	b.n	800ba36 <_calloc_r+0x12>
 800ba42:	462a      	mov	r2, r5
 800ba44:	4621      	mov	r1, r4
 800ba46:	f7fd fa0a 	bl	8008e5e <memset>
 800ba4a:	e7f4      	b.n	800ba36 <_calloc_r+0x12>

0800ba4c <rshift>:
 800ba4c:	6903      	ldr	r3, [r0, #16]
 800ba4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba56:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba5a:	f100 0414 	add.w	r4, r0, #20
 800ba5e:	dd45      	ble.n	800baec <rshift+0xa0>
 800ba60:	f011 011f 	ands.w	r1, r1, #31
 800ba64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba6c:	d10c      	bne.n	800ba88 <rshift+0x3c>
 800ba6e:	f100 0710 	add.w	r7, r0, #16
 800ba72:	4629      	mov	r1, r5
 800ba74:	42b1      	cmp	r1, r6
 800ba76:	d334      	bcc.n	800bae2 <rshift+0x96>
 800ba78:	1a9b      	subs	r3, r3, r2
 800ba7a:	009b      	lsls	r3, r3, #2
 800ba7c:	1eea      	subs	r2, r5, #3
 800ba7e:	4296      	cmp	r6, r2
 800ba80:	bf38      	it	cc
 800ba82:	2300      	movcc	r3, #0
 800ba84:	4423      	add	r3, r4
 800ba86:	e015      	b.n	800bab4 <rshift+0x68>
 800ba88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba8c:	f1c1 0820 	rsb	r8, r1, #32
 800ba90:	40cf      	lsrs	r7, r1
 800ba92:	f105 0e04 	add.w	lr, r5, #4
 800ba96:	46a1      	mov	r9, r4
 800ba98:	4576      	cmp	r6, lr
 800ba9a:	46f4      	mov	ip, lr
 800ba9c:	d815      	bhi.n	800baca <rshift+0x7e>
 800ba9e:	1a9a      	subs	r2, r3, r2
 800baa0:	0092      	lsls	r2, r2, #2
 800baa2:	3a04      	subs	r2, #4
 800baa4:	3501      	adds	r5, #1
 800baa6:	42ae      	cmp	r6, r5
 800baa8:	bf38      	it	cc
 800baaa:	2200      	movcc	r2, #0
 800baac:	18a3      	adds	r3, r4, r2
 800baae:	50a7      	str	r7, [r4, r2]
 800bab0:	b107      	cbz	r7, 800bab4 <rshift+0x68>
 800bab2:	3304      	adds	r3, #4
 800bab4:	1b1a      	subs	r2, r3, r4
 800bab6:	42a3      	cmp	r3, r4
 800bab8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800babc:	bf08      	it	eq
 800babe:	2300      	moveq	r3, #0
 800bac0:	6102      	str	r2, [r0, #16]
 800bac2:	bf08      	it	eq
 800bac4:	6143      	streq	r3, [r0, #20]
 800bac6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800baca:	f8dc c000 	ldr.w	ip, [ip]
 800bace:	fa0c fc08 	lsl.w	ip, ip, r8
 800bad2:	ea4c 0707 	orr.w	r7, ip, r7
 800bad6:	f849 7b04 	str.w	r7, [r9], #4
 800bada:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bade:	40cf      	lsrs	r7, r1
 800bae0:	e7da      	b.n	800ba98 <rshift+0x4c>
 800bae2:	f851 cb04 	ldr.w	ip, [r1], #4
 800bae6:	f847 cf04 	str.w	ip, [r7, #4]!
 800baea:	e7c3      	b.n	800ba74 <rshift+0x28>
 800baec:	4623      	mov	r3, r4
 800baee:	e7e1      	b.n	800bab4 <rshift+0x68>

0800baf0 <__hexdig_fun>:
 800baf0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800baf4:	2b09      	cmp	r3, #9
 800baf6:	d802      	bhi.n	800bafe <__hexdig_fun+0xe>
 800baf8:	3820      	subs	r0, #32
 800bafa:	b2c0      	uxtb	r0, r0
 800bafc:	4770      	bx	lr
 800bafe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bb02:	2b05      	cmp	r3, #5
 800bb04:	d801      	bhi.n	800bb0a <__hexdig_fun+0x1a>
 800bb06:	3847      	subs	r0, #71	@ 0x47
 800bb08:	e7f7      	b.n	800bafa <__hexdig_fun+0xa>
 800bb0a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bb0e:	2b05      	cmp	r3, #5
 800bb10:	d801      	bhi.n	800bb16 <__hexdig_fun+0x26>
 800bb12:	3827      	subs	r0, #39	@ 0x27
 800bb14:	e7f1      	b.n	800bafa <__hexdig_fun+0xa>
 800bb16:	2000      	movs	r0, #0
 800bb18:	4770      	bx	lr
	...

0800bb1c <__gethex>:
 800bb1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb20:	b085      	sub	sp, #20
 800bb22:	468a      	mov	sl, r1
 800bb24:	9302      	str	r3, [sp, #8]
 800bb26:	680b      	ldr	r3, [r1, #0]
 800bb28:	9001      	str	r0, [sp, #4]
 800bb2a:	4690      	mov	r8, r2
 800bb2c:	1c9c      	adds	r4, r3, #2
 800bb2e:	46a1      	mov	r9, r4
 800bb30:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bb34:	2830      	cmp	r0, #48	@ 0x30
 800bb36:	d0fa      	beq.n	800bb2e <__gethex+0x12>
 800bb38:	eba9 0303 	sub.w	r3, r9, r3
 800bb3c:	f1a3 0b02 	sub.w	fp, r3, #2
 800bb40:	f7ff ffd6 	bl	800baf0 <__hexdig_fun>
 800bb44:	4605      	mov	r5, r0
 800bb46:	2800      	cmp	r0, #0
 800bb48:	d168      	bne.n	800bc1c <__gethex+0x100>
 800bb4a:	49a0      	ldr	r1, [pc, #640]	@ (800bdcc <__gethex+0x2b0>)
 800bb4c:	2201      	movs	r2, #1
 800bb4e:	4648      	mov	r0, r9
 800bb50:	f7ff ff1e 	bl	800b990 <strncmp>
 800bb54:	4607      	mov	r7, r0
 800bb56:	2800      	cmp	r0, #0
 800bb58:	d167      	bne.n	800bc2a <__gethex+0x10e>
 800bb5a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bb5e:	4626      	mov	r6, r4
 800bb60:	f7ff ffc6 	bl	800baf0 <__hexdig_fun>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	d062      	beq.n	800bc2e <__gethex+0x112>
 800bb68:	4623      	mov	r3, r4
 800bb6a:	7818      	ldrb	r0, [r3, #0]
 800bb6c:	2830      	cmp	r0, #48	@ 0x30
 800bb6e:	4699      	mov	r9, r3
 800bb70:	f103 0301 	add.w	r3, r3, #1
 800bb74:	d0f9      	beq.n	800bb6a <__gethex+0x4e>
 800bb76:	f7ff ffbb 	bl	800baf0 <__hexdig_fun>
 800bb7a:	fab0 f580 	clz	r5, r0
 800bb7e:	096d      	lsrs	r5, r5, #5
 800bb80:	f04f 0b01 	mov.w	fp, #1
 800bb84:	464a      	mov	r2, r9
 800bb86:	4616      	mov	r6, r2
 800bb88:	3201      	adds	r2, #1
 800bb8a:	7830      	ldrb	r0, [r6, #0]
 800bb8c:	f7ff ffb0 	bl	800baf0 <__hexdig_fun>
 800bb90:	2800      	cmp	r0, #0
 800bb92:	d1f8      	bne.n	800bb86 <__gethex+0x6a>
 800bb94:	498d      	ldr	r1, [pc, #564]	@ (800bdcc <__gethex+0x2b0>)
 800bb96:	2201      	movs	r2, #1
 800bb98:	4630      	mov	r0, r6
 800bb9a:	f7ff fef9 	bl	800b990 <strncmp>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d13f      	bne.n	800bc22 <__gethex+0x106>
 800bba2:	b944      	cbnz	r4, 800bbb6 <__gethex+0x9a>
 800bba4:	1c74      	adds	r4, r6, #1
 800bba6:	4622      	mov	r2, r4
 800bba8:	4616      	mov	r6, r2
 800bbaa:	3201      	adds	r2, #1
 800bbac:	7830      	ldrb	r0, [r6, #0]
 800bbae:	f7ff ff9f 	bl	800baf0 <__hexdig_fun>
 800bbb2:	2800      	cmp	r0, #0
 800bbb4:	d1f8      	bne.n	800bba8 <__gethex+0x8c>
 800bbb6:	1ba4      	subs	r4, r4, r6
 800bbb8:	00a7      	lsls	r7, r4, #2
 800bbba:	7833      	ldrb	r3, [r6, #0]
 800bbbc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bbc0:	2b50      	cmp	r3, #80	@ 0x50
 800bbc2:	d13e      	bne.n	800bc42 <__gethex+0x126>
 800bbc4:	7873      	ldrb	r3, [r6, #1]
 800bbc6:	2b2b      	cmp	r3, #43	@ 0x2b
 800bbc8:	d033      	beq.n	800bc32 <__gethex+0x116>
 800bbca:	2b2d      	cmp	r3, #45	@ 0x2d
 800bbcc:	d034      	beq.n	800bc38 <__gethex+0x11c>
 800bbce:	1c71      	adds	r1, r6, #1
 800bbd0:	2400      	movs	r4, #0
 800bbd2:	7808      	ldrb	r0, [r1, #0]
 800bbd4:	f7ff ff8c 	bl	800baf0 <__hexdig_fun>
 800bbd8:	1e43      	subs	r3, r0, #1
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	2b18      	cmp	r3, #24
 800bbde:	d830      	bhi.n	800bc42 <__gethex+0x126>
 800bbe0:	f1a0 0210 	sub.w	r2, r0, #16
 800bbe4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbe8:	f7ff ff82 	bl	800baf0 <__hexdig_fun>
 800bbec:	f100 3cff 	add.w	ip, r0, #4294967295
 800bbf0:	fa5f fc8c 	uxtb.w	ip, ip
 800bbf4:	f1bc 0f18 	cmp.w	ip, #24
 800bbf8:	f04f 030a 	mov.w	r3, #10
 800bbfc:	d91e      	bls.n	800bc3c <__gethex+0x120>
 800bbfe:	b104      	cbz	r4, 800bc02 <__gethex+0xe6>
 800bc00:	4252      	negs	r2, r2
 800bc02:	4417      	add	r7, r2
 800bc04:	f8ca 1000 	str.w	r1, [sl]
 800bc08:	b1ed      	cbz	r5, 800bc46 <__gethex+0x12a>
 800bc0a:	f1bb 0f00 	cmp.w	fp, #0
 800bc0e:	bf0c      	ite	eq
 800bc10:	2506      	moveq	r5, #6
 800bc12:	2500      	movne	r5, #0
 800bc14:	4628      	mov	r0, r5
 800bc16:	b005      	add	sp, #20
 800bc18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc1c:	2500      	movs	r5, #0
 800bc1e:	462c      	mov	r4, r5
 800bc20:	e7b0      	b.n	800bb84 <__gethex+0x68>
 800bc22:	2c00      	cmp	r4, #0
 800bc24:	d1c7      	bne.n	800bbb6 <__gethex+0x9a>
 800bc26:	4627      	mov	r7, r4
 800bc28:	e7c7      	b.n	800bbba <__gethex+0x9e>
 800bc2a:	464e      	mov	r6, r9
 800bc2c:	462f      	mov	r7, r5
 800bc2e:	2501      	movs	r5, #1
 800bc30:	e7c3      	b.n	800bbba <__gethex+0x9e>
 800bc32:	2400      	movs	r4, #0
 800bc34:	1cb1      	adds	r1, r6, #2
 800bc36:	e7cc      	b.n	800bbd2 <__gethex+0xb6>
 800bc38:	2401      	movs	r4, #1
 800bc3a:	e7fb      	b.n	800bc34 <__gethex+0x118>
 800bc3c:	fb03 0002 	mla	r0, r3, r2, r0
 800bc40:	e7ce      	b.n	800bbe0 <__gethex+0xc4>
 800bc42:	4631      	mov	r1, r6
 800bc44:	e7de      	b.n	800bc04 <__gethex+0xe8>
 800bc46:	eba6 0309 	sub.w	r3, r6, r9
 800bc4a:	3b01      	subs	r3, #1
 800bc4c:	4629      	mov	r1, r5
 800bc4e:	2b07      	cmp	r3, #7
 800bc50:	dc0a      	bgt.n	800bc68 <__gethex+0x14c>
 800bc52:	9801      	ldr	r0, [sp, #4]
 800bc54:	f7fe f950 	bl	8009ef8 <_Balloc>
 800bc58:	4604      	mov	r4, r0
 800bc5a:	b940      	cbnz	r0, 800bc6e <__gethex+0x152>
 800bc5c:	4b5c      	ldr	r3, [pc, #368]	@ (800bdd0 <__gethex+0x2b4>)
 800bc5e:	4602      	mov	r2, r0
 800bc60:	21e4      	movs	r1, #228	@ 0xe4
 800bc62:	485c      	ldr	r0, [pc, #368]	@ (800bdd4 <__gethex+0x2b8>)
 800bc64:	f7ff fec0 	bl	800b9e8 <__assert_func>
 800bc68:	3101      	adds	r1, #1
 800bc6a:	105b      	asrs	r3, r3, #1
 800bc6c:	e7ef      	b.n	800bc4e <__gethex+0x132>
 800bc6e:	f100 0a14 	add.w	sl, r0, #20
 800bc72:	2300      	movs	r3, #0
 800bc74:	4655      	mov	r5, sl
 800bc76:	469b      	mov	fp, r3
 800bc78:	45b1      	cmp	r9, r6
 800bc7a:	d337      	bcc.n	800bcec <__gethex+0x1d0>
 800bc7c:	f845 bb04 	str.w	fp, [r5], #4
 800bc80:	eba5 050a 	sub.w	r5, r5, sl
 800bc84:	10ad      	asrs	r5, r5, #2
 800bc86:	6125      	str	r5, [r4, #16]
 800bc88:	4658      	mov	r0, fp
 800bc8a:	f7fe fa27 	bl	800a0dc <__hi0bits>
 800bc8e:	016d      	lsls	r5, r5, #5
 800bc90:	f8d8 6000 	ldr.w	r6, [r8]
 800bc94:	1a2d      	subs	r5, r5, r0
 800bc96:	42b5      	cmp	r5, r6
 800bc98:	dd54      	ble.n	800bd44 <__gethex+0x228>
 800bc9a:	1bad      	subs	r5, r5, r6
 800bc9c:	4629      	mov	r1, r5
 800bc9e:	4620      	mov	r0, r4
 800bca0:	f7fe fdb3 	bl	800a80a <__any_on>
 800bca4:	4681      	mov	r9, r0
 800bca6:	b178      	cbz	r0, 800bcc8 <__gethex+0x1ac>
 800bca8:	1e6b      	subs	r3, r5, #1
 800bcaa:	1159      	asrs	r1, r3, #5
 800bcac:	f003 021f 	and.w	r2, r3, #31
 800bcb0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bcb4:	f04f 0901 	mov.w	r9, #1
 800bcb8:	fa09 f202 	lsl.w	r2, r9, r2
 800bcbc:	420a      	tst	r2, r1
 800bcbe:	d003      	beq.n	800bcc8 <__gethex+0x1ac>
 800bcc0:	454b      	cmp	r3, r9
 800bcc2:	dc36      	bgt.n	800bd32 <__gethex+0x216>
 800bcc4:	f04f 0902 	mov.w	r9, #2
 800bcc8:	4629      	mov	r1, r5
 800bcca:	4620      	mov	r0, r4
 800bccc:	f7ff febe 	bl	800ba4c <rshift>
 800bcd0:	442f      	add	r7, r5
 800bcd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcd6:	42bb      	cmp	r3, r7
 800bcd8:	da42      	bge.n	800bd60 <__gethex+0x244>
 800bcda:	9801      	ldr	r0, [sp, #4]
 800bcdc:	4621      	mov	r1, r4
 800bcde:	f7fe f94b 	bl	8009f78 <_Bfree>
 800bce2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bce4:	2300      	movs	r3, #0
 800bce6:	6013      	str	r3, [r2, #0]
 800bce8:	25a3      	movs	r5, #163	@ 0xa3
 800bcea:	e793      	b.n	800bc14 <__gethex+0xf8>
 800bcec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bcf0:	2a2e      	cmp	r2, #46	@ 0x2e
 800bcf2:	d012      	beq.n	800bd1a <__gethex+0x1fe>
 800bcf4:	2b20      	cmp	r3, #32
 800bcf6:	d104      	bne.n	800bd02 <__gethex+0x1e6>
 800bcf8:	f845 bb04 	str.w	fp, [r5], #4
 800bcfc:	f04f 0b00 	mov.w	fp, #0
 800bd00:	465b      	mov	r3, fp
 800bd02:	7830      	ldrb	r0, [r6, #0]
 800bd04:	9303      	str	r3, [sp, #12]
 800bd06:	f7ff fef3 	bl	800baf0 <__hexdig_fun>
 800bd0a:	9b03      	ldr	r3, [sp, #12]
 800bd0c:	f000 000f 	and.w	r0, r0, #15
 800bd10:	4098      	lsls	r0, r3
 800bd12:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd16:	3304      	adds	r3, #4
 800bd18:	e7ae      	b.n	800bc78 <__gethex+0x15c>
 800bd1a:	45b1      	cmp	r9, r6
 800bd1c:	d8ea      	bhi.n	800bcf4 <__gethex+0x1d8>
 800bd1e:	492b      	ldr	r1, [pc, #172]	@ (800bdcc <__gethex+0x2b0>)
 800bd20:	9303      	str	r3, [sp, #12]
 800bd22:	2201      	movs	r2, #1
 800bd24:	4630      	mov	r0, r6
 800bd26:	f7ff fe33 	bl	800b990 <strncmp>
 800bd2a:	9b03      	ldr	r3, [sp, #12]
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	d1e1      	bne.n	800bcf4 <__gethex+0x1d8>
 800bd30:	e7a2      	b.n	800bc78 <__gethex+0x15c>
 800bd32:	1ea9      	subs	r1, r5, #2
 800bd34:	4620      	mov	r0, r4
 800bd36:	f7fe fd68 	bl	800a80a <__any_on>
 800bd3a:	2800      	cmp	r0, #0
 800bd3c:	d0c2      	beq.n	800bcc4 <__gethex+0x1a8>
 800bd3e:	f04f 0903 	mov.w	r9, #3
 800bd42:	e7c1      	b.n	800bcc8 <__gethex+0x1ac>
 800bd44:	da09      	bge.n	800bd5a <__gethex+0x23e>
 800bd46:	1b75      	subs	r5, r6, r5
 800bd48:	4621      	mov	r1, r4
 800bd4a:	9801      	ldr	r0, [sp, #4]
 800bd4c:	462a      	mov	r2, r5
 800bd4e:	f7fe fb23 	bl	800a398 <__lshift>
 800bd52:	1b7f      	subs	r7, r7, r5
 800bd54:	4604      	mov	r4, r0
 800bd56:	f100 0a14 	add.w	sl, r0, #20
 800bd5a:	f04f 0900 	mov.w	r9, #0
 800bd5e:	e7b8      	b.n	800bcd2 <__gethex+0x1b6>
 800bd60:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd64:	42bd      	cmp	r5, r7
 800bd66:	dd6f      	ble.n	800be48 <__gethex+0x32c>
 800bd68:	1bed      	subs	r5, r5, r7
 800bd6a:	42ae      	cmp	r6, r5
 800bd6c:	dc34      	bgt.n	800bdd8 <__gethex+0x2bc>
 800bd6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd72:	2b02      	cmp	r3, #2
 800bd74:	d022      	beq.n	800bdbc <__gethex+0x2a0>
 800bd76:	2b03      	cmp	r3, #3
 800bd78:	d024      	beq.n	800bdc4 <__gethex+0x2a8>
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	d115      	bne.n	800bdaa <__gethex+0x28e>
 800bd7e:	42ae      	cmp	r6, r5
 800bd80:	d113      	bne.n	800bdaa <__gethex+0x28e>
 800bd82:	2e01      	cmp	r6, #1
 800bd84:	d10b      	bne.n	800bd9e <__gethex+0x282>
 800bd86:	9a02      	ldr	r2, [sp, #8]
 800bd88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd8c:	6013      	str	r3, [r2, #0]
 800bd8e:	2301      	movs	r3, #1
 800bd90:	6123      	str	r3, [r4, #16]
 800bd92:	f8ca 3000 	str.w	r3, [sl]
 800bd96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd98:	2562      	movs	r5, #98	@ 0x62
 800bd9a:	601c      	str	r4, [r3, #0]
 800bd9c:	e73a      	b.n	800bc14 <__gethex+0xf8>
 800bd9e:	1e71      	subs	r1, r6, #1
 800bda0:	4620      	mov	r0, r4
 800bda2:	f7fe fd32 	bl	800a80a <__any_on>
 800bda6:	2800      	cmp	r0, #0
 800bda8:	d1ed      	bne.n	800bd86 <__gethex+0x26a>
 800bdaa:	9801      	ldr	r0, [sp, #4]
 800bdac:	4621      	mov	r1, r4
 800bdae:	f7fe f8e3 	bl	8009f78 <_Bfree>
 800bdb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	6013      	str	r3, [r2, #0]
 800bdb8:	2550      	movs	r5, #80	@ 0x50
 800bdba:	e72b      	b.n	800bc14 <__gethex+0xf8>
 800bdbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d1f3      	bne.n	800bdaa <__gethex+0x28e>
 800bdc2:	e7e0      	b.n	800bd86 <__gethex+0x26a>
 800bdc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d1dd      	bne.n	800bd86 <__gethex+0x26a>
 800bdca:	e7ee      	b.n	800bdaa <__gethex+0x28e>
 800bdcc:	0800c923 	.word	0x0800c923
 800bdd0:	0800c8b9 	.word	0x0800c8b9
 800bdd4:	0800c97a 	.word	0x0800c97a
 800bdd8:	1e6f      	subs	r7, r5, #1
 800bdda:	f1b9 0f00 	cmp.w	r9, #0
 800bdde:	d130      	bne.n	800be42 <__gethex+0x326>
 800bde0:	b127      	cbz	r7, 800bdec <__gethex+0x2d0>
 800bde2:	4639      	mov	r1, r7
 800bde4:	4620      	mov	r0, r4
 800bde6:	f7fe fd10 	bl	800a80a <__any_on>
 800bdea:	4681      	mov	r9, r0
 800bdec:	117a      	asrs	r2, r7, #5
 800bdee:	2301      	movs	r3, #1
 800bdf0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bdf4:	f007 071f 	and.w	r7, r7, #31
 800bdf8:	40bb      	lsls	r3, r7
 800bdfa:	4213      	tst	r3, r2
 800bdfc:	4629      	mov	r1, r5
 800bdfe:	4620      	mov	r0, r4
 800be00:	bf18      	it	ne
 800be02:	f049 0902 	orrne.w	r9, r9, #2
 800be06:	f7ff fe21 	bl	800ba4c <rshift>
 800be0a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800be0e:	1b76      	subs	r6, r6, r5
 800be10:	2502      	movs	r5, #2
 800be12:	f1b9 0f00 	cmp.w	r9, #0
 800be16:	d047      	beq.n	800bea8 <__gethex+0x38c>
 800be18:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be1c:	2b02      	cmp	r3, #2
 800be1e:	d015      	beq.n	800be4c <__gethex+0x330>
 800be20:	2b03      	cmp	r3, #3
 800be22:	d017      	beq.n	800be54 <__gethex+0x338>
 800be24:	2b01      	cmp	r3, #1
 800be26:	d109      	bne.n	800be3c <__gethex+0x320>
 800be28:	f019 0f02 	tst.w	r9, #2
 800be2c:	d006      	beq.n	800be3c <__gethex+0x320>
 800be2e:	f8da 3000 	ldr.w	r3, [sl]
 800be32:	ea49 0903 	orr.w	r9, r9, r3
 800be36:	f019 0f01 	tst.w	r9, #1
 800be3a:	d10e      	bne.n	800be5a <__gethex+0x33e>
 800be3c:	f045 0510 	orr.w	r5, r5, #16
 800be40:	e032      	b.n	800bea8 <__gethex+0x38c>
 800be42:	f04f 0901 	mov.w	r9, #1
 800be46:	e7d1      	b.n	800bdec <__gethex+0x2d0>
 800be48:	2501      	movs	r5, #1
 800be4a:	e7e2      	b.n	800be12 <__gethex+0x2f6>
 800be4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be4e:	f1c3 0301 	rsb	r3, r3, #1
 800be52:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be56:	2b00      	cmp	r3, #0
 800be58:	d0f0      	beq.n	800be3c <__gethex+0x320>
 800be5a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be5e:	f104 0314 	add.w	r3, r4, #20
 800be62:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be66:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be6a:	f04f 0c00 	mov.w	ip, #0
 800be6e:	4618      	mov	r0, r3
 800be70:	f853 2b04 	ldr.w	r2, [r3], #4
 800be74:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be78:	d01b      	beq.n	800beb2 <__gethex+0x396>
 800be7a:	3201      	adds	r2, #1
 800be7c:	6002      	str	r2, [r0, #0]
 800be7e:	2d02      	cmp	r5, #2
 800be80:	f104 0314 	add.w	r3, r4, #20
 800be84:	d13c      	bne.n	800bf00 <__gethex+0x3e4>
 800be86:	f8d8 2000 	ldr.w	r2, [r8]
 800be8a:	3a01      	subs	r2, #1
 800be8c:	42b2      	cmp	r2, r6
 800be8e:	d109      	bne.n	800bea4 <__gethex+0x388>
 800be90:	1171      	asrs	r1, r6, #5
 800be92:	2201      	movs	r2, #1
 800be94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be98:	f006 061f 	and.w	r6, r6, #31
 800be9c:	fa02 f606 	lsl.w	r6, r2, r6
 800bea0:	421e      	tst	r6, r3
 800bea2:	d13a      	bne.n	800bf1a <__gethex+0x3fe>
 800bea4:	f045 0520 	orr.w	r5, r5, #32
 800bea8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800beaa:	601c      	str	r4, [r3, #0]
 800beac:	9b02      	ldr	r3, [sp, #8]
 800beae:	601f      	str	r7, [r3, #0]
 800beb0:	e6b0      	b.n	800bc14 <__gethex+0xf8>
 800beb2:	4299      	cmp	r1, r3
 800beb4:	f843 cc04 	str.w	ip, [r3, #-4]
 800beb8:	d8d9      	bhi.n	800be6e <__gethex+0x352>
 800beba:	68a3      	ldr	r3, [r4, #8]
 800bebc:	459b      	cmp	fp, r3
 800bebe:	db17      	blt.n	800bef0 <__gethex+0x3d4>
 800bec0:	6861      	ldr	r1, [r4, #4]
 800bec2:	9801      	ldr	r0, [sp, #4]
 800bec4:	3101      	adds	r1, #1
 800bec6:	f7fe f817 	bl	8009ef8 <_Balloc>
 800beca:	4681      	mov	r9, r0
 800becc:	b918      	cbnz	r0, 800bed6 <__gethex+0x3ba>
 800bece:	4b1a      	ldr	r3, [pc, #104]	@ (800bf38 <__gethex+0x41c>)
 800bed0:	4602      	mov	r2, r0
 800bed2:	2184      	movs	r1, #132	@ 0x84
 800bed4:	e6c5      	b.n	800bc62 <__gethex+0x146>
 800bed6:	6922      	ldr	r2, [r4, #16]
 800bed8:	3202      	adds	r2, #2
 800beda:	f104 010c 	add.w	r1, r4, #12
 800bede:	0092      	lsls	r2, r2, #2
 800bee0:	300c      	adds	r0, #12
 800bee2:	f7fd f89a 	bl	800901a <memcpy>
 800bee6:	4621      	mov	r1, r4
 800bee8:	9801      	ldr	r0, [sp, #4]
 800beea:	f7fe f845 	bl	8009f78 <_Bfree>
 800beee:	464c      	mov	r4, r9
 800bef0:	6923      	ldr	r3, [r4, #16]
 800bef2:	1c5a      	adds	r2, r3, #1
 800bef4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bef8:	6122      	str	r2, [r4, #16]
 800befa:	2201      	movs	r2, #1
 800befc:	615a      	str	r2, [r3, #20]
 800befe:	e7be      	b.n	800be7e <__gethex+0x362>
 800bf00:	6922      	ldr	r2, [r4, #16]
 800bf02:	455a      	cmp	r2, fp
 800bf04:	dd0b      	ble.n	800bf1e <__gethex+0x402>
 800bf06:	2101      	movs	r1, #1
 800bf08:	4620      	mov	r0, r4
 800bf0a:	f7ff fd9f 	bl	800ba4c <rshift>
 800bf0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf12:	3701      	adds	r7, #1
 800bf14:	42bb      	cmp	r3, r7
 800bf16:	f6ff aee0 	blt.w	800bcda <__gethex+0x1be>
 800bf1a:	2501      	movs	r5, #1
 800bf1c:	e7c2      	b.n	800bea4 <__gethex+0x388>
 800bf1e:	f016 061f 	ands.w	r6, r6, #31
 800bf22:	d0fa      	beq.n	800bf1a <__gethex+0x3fe>
 800bf24:	4453      	add	r3, sl
 800bf26:	f1c6 0620 	rsb	r6, r6, #32
 800bf2a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf2e:	f7fe f8d5 	bl	800a0dc <__hi0bits>
 800bf32:	42b0      	cmp	r0, r6
 800bf34:	dbe7      	blt.n	800bf06 <__gethex+0x3ea>
 800bf36:	e7f0      	b.n	800bf1a <__gethex+0x3fe>
 800bf38:	0800c8b9 	.word	0x0800c8b9

0800bf3c <L_shift>:
 800bf3c:	f1c2 0208 	rsb	r2, r2, #8
 800bf40:	0092      	lsls	r2, r2, #2
 800bf42:	b570      	push	{r4, r5, r6, lr}
 800bf44:	f1c2 0620 	rsb	r6, r2, #32
 800bf48:	6843      	ldr	r3, [r0, #4]
 800bf4a:	6804      	ldr	r4, [r0, #0]
 800bf4c:	fa03 f506 	lsl.w	r5, r3, r6
 800bf50:	432c      	orrs	r4, r5
 800bf52:	40d3      	lsrs	r3, r2
 800bf54:	6004      	str	r4, [r0, #0]
 800bf56:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf5a:	4288      	cmp	r0, r1
 800bf5c:	d3f4      	bcc.n	800bf48 <L_shift+0xc>
 800bf5e:	bd70      	pop	{r4, r5, r6, pc}

0800bf60 <__match>:
 800bf60:	b530      	push	{r4, r5, lr}
 800bf62:	6803      	ldr	r3, [r0, #0]
 800bf64:	3301      	adds	r3, #1
 800bf66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf6a:	b914      	cbnz	r4, 800bf72 <__match+0x12>
 800bf6c:	6003      	str	r3, [r0, #0]
 800bf6e:	2001      	movs	r0, #1
 800bf70:	bd30      	pop	{r4, r5, pc}
 800bf72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf76:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bf7a:	2d19      	cmp	r5, #25
 800bf7c:	bf98      	it	ls
 800bf7e:	3220      	addls	r2, #32
 800bf80:	42a2      	cmp	r2, r4
 800bf82:	d0f0      	beq.n	800bf66 <__match+0x6>
 800bf84:	2000      	movs	r0, #0
 800bf86:	e7f3      	b.n	800bf70 <__match+0x10>

0800bf88 <__hexnan>:
 800bf88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf8c:	680b      	ldr	r3, [r1, #0]
 800bf8e:	6801      	ldr	r1, [r0, #0]
 800bf90:	115e      	asrs	r6, r3, #5
 800bf92:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf96:	f013 031f 	ands.w	r3, r3, #31
 800bf9a:	b087      	sub	sp, #28
 800bf9c:	bf18      	it	ne
 800bf9e:	3604      	addne	r6, #4
 800bfa0:	2500      	movs	r5, #0
 800bfa2:	1f37      	subs	r7, r6, #4
 800bfa4:	4682      	mov	sl, r0
 800bfa6:	4690      	mov	r8, r2
 800bfa8:	9301      	str	r3, [sp, #4]
 800bfaa:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfae:	46b9      	mov	r9, r7
 800bfb0:	463c      	mov	r4, r7
 800bfb2:	9502      	str	r5, [sp, #8]
 800bfb4:	46ab      	mov	fp, r5
 800bfb6:	784a      	ldrb	r2, [r1, #1]
 800bfb8:	1c4b      	adds	r3, r1, #1
 800bfba:	9303      	str	r3, [sp, #12]
 800bfbc:	b342      	cbz	r2, 800c010 <__hexnan+0x88>
 800bfbe:	4610      	mov	r0, r2
 800bfc0:	9105      	str	r1, [sp, #20]
 800bfc2:	9204      	str	r2, [sp, #16]
 800bfc4:	f7ff fd94 	bl	800baf0 <__hexdig_fun>
 800bfc8:	2800      	cmp	r0, #0
 800bfca:	d151      	bne.n	800c070 <__hexnan+0xe8>
 800bfcc:	9a04      	ldr	r2, [sp, #16]
 800bfce:	9905      	ldr	r1, [sp, #20]
 800bfd0:	2a20      	cmp	r2, #32
 800bfd2:	d818      	bhi.n	800c006 <__hexnan+0x7e>
 800bfd4:	9b02      	ldr	r3, [sp, #8]
 800bfd6:	459b      	cmp	fp, r3
 800bfd8:	dd13      	ble.n	800c002 <__hexnan+0x7a>
 800bfda:	454c      	cmp	r4, r9
 800bfdc:	d206      	bcs.n	800bfec <__hexnan+0x64>
 800bfde:	2d07      	cmp	r5, #7
 800bfe0:	dc04      	bgt.n	800bfec <__hexnan+0x64>
 800bfe2:	462a      	mov	r2, r5
 800bfe4:	4649      	mov	r1, r9
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	f7ff ffa8 	bl	800bf3c <L_shift>
 800bfec:	4544      	cmp	r4, r8
 800bfee:	d952      	bls.n	800c096 <__hexnan+0x10e>
 800bff0:	2300      	movs	r3, #0
 800bff2:	f1a4 0904 	sub.w	r9, r4, #4
 800bff6:	f844 3c04 	str.w	r3, [r4, #-4]
 800bffa:	f8cd b008 	str.w	fp, [sp, #8]
 800bffe:	464c      	mov	r4, r9
 800c000:	461d      	mov	r5, r3
 800c002:	9903      	ldr	r1, [sp, #12]
 800c004:	e7d7      	b.n	800bfb6 <__hexnan+0x2e>
 800c006:	2a29      	cmp	r2, #41	@ 0x29
 800c008:	d157      	bne.n	800c0ba <__hexnan+0x132>
 800c00a:	3102      	adds	r1, #2
 800c00c:	f8ca 1000 	str.w	r1, [sl]
 800c010:	f1bb 0f00 	cmp.w	fp, #0
 800c014:	d051      	beq.n	800c0ba <__hexnan+0x132>
 800c016:	454c      	cmp	r4, r9
 800c018:	d206      	bcs.n	800c028 <__hexnan+0xa0>
 800c01a:	2d07      	cmp	r5, #7
 800c01c:	dc04      	bgt.n	800c028 <__hexnan+0xa0>
 800c01e:	462a      	mov	r2, r5
 800c020:	4649      	mov	r1, r9
 800c022:	4620      	mov	r0, r4
 800c024:	f7ff ff8a 	bl	800bf3c <L_shift>
 800c028:	4544      	cmp	r4, r8
 800c02a:	d936      	bls.n	800c09a <__hexnan+0x112>
 800c02c:	f1a8 0204 	sub.w	r2, r8, #4
 800c030:	4623      	mov	r3, r4
 800c032:	f853 1b04 	ldr.w	r1, [r3], #4
 800c036:	f842 1f04 	str.w	r1, [r2, #4]!
 800c03a:	429f      	cmp	r7, r3
 800c03c:	d2f9      	bcs.n	800c032 <__hexnan+0xaa>
 800c03e:	1b3b      	subs	r3, r7, r4
 800c040:	f023 0303 	bic.w	r3, r3, #3
 800c044:	3304      	adds	r3, #4
 800c046:	3401      	adds	r4, #1
 800c048:	3e03      	subs	r6, #3
 800c04a:	42b4      	cmp	r4, r6
 800c04c:	bf88      	it	hi
 800c04e:	2304      	movhi	r3, #4
 800c050:	4443      	add	r3, r8
 800c052:	2200      	movs	r2, #0
 800c054:	f843 2b04 	str.w	r2, [r3], #4
 800c058:	429f      	cmp	r7, r3
 800c05a:	d2fb      	bcs.n	800c054 <__hexnan+0xcc>
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	b91b      	cbnz	r3, 800c068 <__hexnan+0xe0>
 800c060:	4547      	cmp	r7, r8
 800c062:	d128      	bne.n	800c0b6 <__hexnan+0x12e>
 800c064:	2301      	movs	r3, #1
 800c066:	603b      	str	r3, [r7, #0]
 800c068:	2005      	movs	r0, #5
 800c06a:	b007      	add	sp, #28
 800c06c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c070:	3501      	adds	r5, #1
 800c072:	2d08      	cmp	r5, #8
 800c074:	f10b 0b01 	add.w	fp, fp, #1
 800c078:	dd06      	ble.n	800c088 <__hexnan+0x100>
 800c07a:	4544      	cmp	r4, r8
 800c07c:	d9c1      	bls.n	800c002 <__hexnan+0x7a>
 800c07e:	2300      	movs	r3, #0
 800c080:	f844 3c04 	str.w	r3, [r4, #-4]
 800c084:	2501      	movs	r5, #1
 800c086:	3c04      	subs	r4, #4
 800c088:	6822      	ldr	r2, [r4, #0]
 800c08a:	f000 000f 	and.w	r0, r0, #15
 800c08e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c092:	6020      	str	r0, [r4, #0]
 800c094:	e7b5      	b.n	800c002 <__hexnan+0x7a>
 800c096:	2508      	movs	r5, #8
 800c098:	e7b3      	b.n	800c002 <__hexnan+0x7a>
 800c09a:	9b01      	ldr	r3, [sp, #4]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d0dd      	beq.n	800c05c <__hexnan+0xd4>
 800c0a0:	f1c3 0320 	rsb	r3, r3, #32
 800c0a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c0a8:	40da      	lsrs	r2, r3
 800c0aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0ae:	4013      	ands	r3, r2
 800c0b0:	f846 3c04 	str.w	r3, [r6, #-4]
 800c0b4:	e7d2      	b.n	800c05c <__hexnan+0xd4>
 800c0b6:	3f04      	subs	r7, #4
 800c0b8:	e7d0      	b.n	800c05c <__hexnan+0xd4>
 800c0ba:	2004      	movs	r0, #4
 800c0bc:	e7d5      	b.n	800c06a <__hexnan+0xe2>

0800c0be <__ascii_mbtowc>:
 800c0be:	b082      	sub	sp, #8
 800c0c0:	b901      	cbnz	r1, 800c0c4 <__ascii_mbtowc+0x6>
 800c0c2:	a901      	add	r1, sp, #4
 800c0c4:	b142      	cbz	r2, 800c0d8 <__ascii_mbtowc+0x1a>
 800c0c6:	b14b      	cbz	r3, 800c0dc <__ascii_mbtowc+0x1e>
 800c0c8:	7813      	ldrb	r3, [r2, #0]
 800c0ca:	600b      	str	r3, [r1, #0]
 800c0cc:	7812      	ldrb	r2, [r2, #0]
 800c0ce:	1e10      	subs	r0, r2, #0
 800c0d0:	bf18      	it	ne
 800c0d2:	2001      	movne	r0, #1
 800c0d4:	b002      	add	sp, #8
 800c0d6:	4770      	bx	lr
 800c0d8:	4610      	mov	r0, r2
 800c0da:	e7fb      	b.n	800c0d4 <__ascii_mbtowc+0x16>
 800c0dc:	f06f 0001 	mvn.w	r0, #1
 800c0e0:	e7f8      	b.n	800c0d4 <__ascii_mbtowc+0x16>

0800c0e2 <_realloc_r>:
 800c0e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0e6:	4607      	mov	r7, r0
 800c0e8:	4614      	mov	r4, r2
 800c0ea:	460d      	mov	r5, r1
 800c0ec:	b921      	cbnz	r1, 800c0f8 <_realloc_r+0x16>
 800c0ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0f2:	4611      	mov	r1, r2
 800c0f4:	f7fd be74 	b.w	8009de0 <_malloc_r>
 800c0f8:	b92a      	cbnz	r2, 800c106 <_realloc_r+0x24>
 800c0fa:	f7fd fdfd 	bl	8009cf8 <_free_r>
 800c0fe:	4625      	mov	r5, r4
 800c100:	4628      	mov	r0, r5
 800c102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c106:	f000 f840 	bl	800c18a <_malloc_usable_size_r>
 800c10a:	4284      	cmp	r4, r0
 800c10c:	4606      	mov	r6, r0
 800c10e:	d802      	bhi.n	800c116 <_realloc_r+0x34>
 800c110:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c114:	d8f4      	bhi.n	800c100 <_realloc_r+0x1e>
 800c116:	4621      	mov	r1, r4
 800c118:	4638      	mov	r0, r7
 800c11a:	f7fd fe61 	bl	8009de0 <_malloc_r>
 800c11e:	4680      	mov	r8, r0
 800c120:	b908      	cbnz	r0, 800c126 <_realloc_r+0x44>
 800c122:	4645      	mov	r5, r8
 800c124:	e7ec      	b.n	800c100 <_realloc_r+0x1e>
 800c126:	42b4      	cmp	r4, r6
 800c128:	4622      	mov	r2, r4
 800c12a:	4629      	mov	r1, r5
 800c12c:	bf28      	it	cs
 800c12e:	4632      	movcs	r2, r6
 800c130:	f7fc ff73 	bl	800901a <memcpy>
 800c134:	4629      	mov	r1, r5
 800c136:	4638      	mov	r0, r7
 800c138:	f7fd fdde 	bl	8009cf8 <_free_r>
 800c13c:	e7f1      	b.n	800c122 <_realloc_r+0x40>

0800c13e <__ascii_wctomb>:
 800c13e:	4603      	mov	r3, r0
 800c140:	4608      	mov	r0, r1
 800c142:	b141      	cbz	r1, 800c156 <__ascii_wctomb+0x18>
 800c144:	2aff      	cmp	r2, #255	@ 0xff
 800c146:	d904      	bls.n	800c152 <__ascii_wctomb+0x14>
 800c148:	228a      	movs	r2, #138	@ 0x8a
 800c14a:	601a      	str	r2, [r3, #0]
 800c14c:	f04f 30ff 	mov.w	r0, #4294967295
 800c150:	4770      	bx	lr
 800c152:	700a      	strb	r2, [r1, #0]
 800c154:	2001      	movs	r0, #1
 800c156:	4770      	bx	lr

0800c158 <fiprintf>:
 800c158:	b40e      	push	{r1, r2, r3}
 800c15a:	b503      	push	{r0, r1, lr}
 800c15c:	4601      	mov	r1, r0
 800c15e:	ab03      	add	r3, sp, #12
 800c160:	4805      	ldr	r0, [pc, #20]	@ (800c178 <fiprintf+0x20>)
 800c162:	f853 2b04 	ldr.w	r2, [r3], #4
 800c166:	6800      	ldr	r0, [r0, #0]
 800c168:	9301      	str	r3, [sp, #4]
 800c16a:	f000 f83f 	bl	800c1ec <_vfiprintf_r>
 800c16e:	b002      	add	sp, #8
 800c170:	f85d eb04 	ldr.w	lr, [sp], #4
 800c174:	b003      	add	sp, #12
 800c176:	4770      	bx	lr
 800c178:	20000020 	.word	0x20000020

0800c17c <abort>:
 800c17c:	b508      	push	{r3, lr}
 800c17e:	2006      	movs	r0, #6
 800c180:	f000 fa08 	bl	800c594 <raise>
 800c184:	2001      	movs	r0, #1
 800c186:	f7f5 fe3f 	bl	8001e08 <_exit>

0800c18a <_malloc_usable_size_r>:
 800c18a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c18e:	1f18      	subs	r0, r3, #4
 800c190:	2b00      	cmp	r3, #0
 800c192:	bfbc      	itt	lt
 800c194:	580b      	ldrlt	r3, [r1, r0]
 800c196:	18c0      	addlt	r0, r0, r3
 800c198:	4770      	bx	lr

0800c19a <__sfputc_r>:
 800c19a:	6893      	ldr	r3, [r2, #8]
 800c19c:	3b01      	subs	r3, #1
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	b410      	push	{r4}
 800c1a2:	6093      	str	r3, [r2, #8]
 800c1a4:	da08      	bge.n	800c1b8 <__sfputc_r+0x1e>
 800c1a6:	6994      	ldr	r4, [r2, #24]
 800c1a8:	42a3      	cmp	r3, r4
 800c1aa:	db01      	blt.n	800c1b0 <__sfputc_r+0x16>
 800c1ac:	290a      	cmp	r1, #10
 800c1ae:	d103      	bne.n	800c1b8 <__sfputc_r+0x1e>
 800c1b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1b4:	f000 b932 	b.w	800c41c <__swbuf_r>
 800c1b8:	6813      	ldr	r3, [r2, #0]
 800c1ba:	1c58      	adds	r0, r3, #1
 800c1bc:	6010      	str	r0, [r2, #0]
 800c1be:	7019      	strb	r1, [r3, #0]
 800c1c0:	4608      	mov	r0, r1
 800c1c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1c6:	4770      	bx	lr

0800c1c8 <__sfputs_r>:
 800c1c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ca:	4606      	mov	r6, r0
 800c1cc:	460f      	mov	r7, r1
 800c1ce:	4614      	mov	r4, r2
 800c1d0:	18d5      	adds	r5, r2, r3
 800c1d2:	42ac      	cmp	r4, r5
 800c1d4:	d101      	bne.n	800c1da <__sfputs_r+0x12>
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	e007      	b.n	800c1ea <__sfputs_r+0x22>
 800c1da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1de:	463a      	mov	r2, r7
 800c1e0:	4630      	mov	r0, r6
 800c1e2:	f7ff ffda 	bl	800c19a <__sfputc_r>
 800c1e6:	1c43      	adds	r3, r0, #1
 800c1e8:	d1f3      	bne.n	800c1d2 <__sfputs_r+0xa>
 800c1ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c1ec <_vfiprintf_r>:
 800c1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f0:	460d      	mov	r5, r1
 800c1f2:	b09d      	sub	sp, #116	@ 0x74
 800c1f4:	4614      	mov	r4, r2
 800c1f6:	4698      	mov	r8, r3
 800c1f8:	4606      	mov	r6, r0
 800c1fa:	b118      	cbz	r0, 800c204 <_vfiprintf_r+0x18>
 800c1fc:	6a03      	ldr	r3, [r0, #32]
 800c1fe:	b90b      	cbnz	r3, 800c204 <_vfiprintf_r+0x18>
 800c200:	f7fc fd92 	bl	8008d28 <__sinit>
 800c204:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c206:	07d9      	lsls	r1, r3, #31
 800c208:	d405      	bmi.n	800c216 <_vfiprintf_r+0x2a>
 800c20a:	89ab      	ldrh	r3, [r5, #12]
 800c20c:	059a      	lsls	r2, r3, #22
 800c20e:	d402      	bmi.n	800c216 <_vfiprintf_r+0x2a>
 800c210:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c212:	f7fc ff00 	bl	8009016 <__retarget_lock_acquire_recursive>
 800c216:	89ab      	ldrh	r3, [r5, #12]
 800c218:	071b      	lsls	r3, r3, #28
 800c21a:	d501      	bpl.n	800c220 <_vfiprintf_r+0x34>
 800c21c:	692b      	ldr	r3, [r5, #16]
 800c21e:	b99b      	cbnz	r3, 800c248 <_vfiprintf_r+0x5c>
 800c220:	4629      	mov	r1, r5
 800c222:	4630      	mov	r0, r6
 800c224:	f000 f938 	bl	800c498 <__swsetup_r>
 800c228:	b170      	cbz	r0, 800c248 <_vfiprintf_r+0x5c>
 800c22a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c22c:	07dc      	lsls	r4, r3, #31
 800c22e:	d504      	bpl.n	800c23a <_vfiprintf_r+0x4e>
 800c230:	f04f 30ff 	mov.w	r0, #4294967295
 800c234:	b01d      	add	sp, #116	@ 0x74
 800c236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c23a:	89ab      	ldrh	r3, [r5, #12]
 800c23c:	0598      	lsls	r0, r3, #22
 800c23e:	d4f7      	bmi.n	800c230 <_vfiprintf_r+0x44>
 800c240:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c242:	f7fc fee9 	bl	8009018 <__retarget_lock_release_recursive>
 800c246:	e7f3      	b.n	800c230 <_vfiprintf_r+0x44>
 800c248:	2300      	movs	r3, #0
 800c24a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c24c:	2320      	movs	r3, #32
 800c24e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c252:	f8cd 800c 	str.w	r8, [sp, #12]
 800c256:	2330      	movs	r3, #48	@ 0x30
 800c258:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c408 <_vfiprintf_r+0x21c>
 800c25c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c260:	f04f 0901 	mov.w	r9, #1
 800c264:	4623      	mov	r3, r4
 800c266:	469a      	mov	sl, r3
 800c268:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c26c:	b10a      	cbz	r2, 800c272 <_vfiprintf_r+0x86>
 800c26e:	2a25      	cmp	r2, #37	@ 0x25
 800c270:	d1f9      	bne.n	800c266 <_vfiprintf_r+0x7a>
 800c272:	ebba 0b04 	subs.w	fp, sl, r4
 800c276:	d00b      	beq.n	800c290 <_vfiprintf_r+0xa4>
 800c278:	465b      	mov	r3, fp
 800c27a:	4622      	mov	r2, r4
 800c27c:	4629      	mov	r1, r5
 800c27e:	4630      	mov	r0, r6
 800c280:	f7ff ffa2 	bl	800c1c8 <__sfputs_r>
 800c284:	3001      	adds	r0, #1
 800c286:	f000 80a7 	beq.w	800c3d8 <_vfiprintf_r+0x1ec>
 800c28a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c28c:	445a      	add	r2, fp
 800c28e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c290:	f89a 3000 	ldrb.w	r3, [sl]
 800c294:	2b00      	cmp	r3, #0
 800c296:	f000 809f 	beq.w	800c3d8 <_vfiprintf_r+0x1ec>
 800c29a:	2300      	movs	r3, #0
 800c29c:	f04f 32ff 	mov.w	r2, #4294967295
 800c2a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2a4:	f10a 0a01 	add.w	sl, sl, #1
 800c2a8:	9304      	str	r3, [sp, #16]
 800c2aa:	9307      	str	r3, [sp, #28]
 800c2ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c2b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c2b2:	4654      	mov	r4, sl
 800c2b4:	2205      	movs	r2, #5
 800c2b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2ba:	4853      	ldr	r0, [pc, #332]	@ (800c408 <_vfiprintf_r+0x21c>)
 800c2bc:	f7f3 ff88 	bl	80001d0 <memchr>
 800c2c0:	9a04      	ldr	r2, [sp, #16]
 800c2c2:	b9d8      	cbnz	r0, 800c2fc <_vfiprintf_r+0x110>
 800c2c4:	06d1      	lsls	r1, r2, #27
 800c2c6:	bf44      	itt	mi
 800c2c8:	2320      	movmi	r3, #32
 800c2ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c2ce:	0713      	lsls	r3, r2, #28
 800c2d0:	bf44      	itt	mi
 800c2d2:	232b      	movmi	r3, #43	@ 0x2b
 800c2d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c2d8:	f89a 3000 	ldrb.w	r3, [sl]
 800c2dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2de:	d015      	beq.n	800c30c <_vfiprintf_r+0x120>
 800c2e0:	9a07      	ldr	r2, [sp, #28]
 800c2e2:	4654      	mov	r4, sl
 800c2e4:	2000      	movs	r0, #0
 800c2e6:	f04f 0c0a 	mov.w	ip, #10
 800c2ea:	4621      	mov	r1, r4
 800c2ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2f0:	3b30      	subs	r3, #48	@ 0x30
 800c2f2:	2b09      	cmp	r3, #9
 800c2f4:	d94b      	bls.n	800c38e <_vfiprintf_r+0x1a2>
 800c2f6:	b1b0      	cbz	r0, 800c326 <_vfiprintf_r+0x13a>
 800c2f8:	9207      	str	r2, [sp, #28]
 800c2fa:	e014      	b.n	800c326 <_vfiprintf_r+0x13a>
 800c2fc:	eba0 0308 	sub.w	r3, r0, r8
 800c300:	fa09 f303 	lsl.w	r3, r9, r3
 800c304:	4313      	orrs	r3, r2
 800c306:	9304      	str	r3, [sp, #16]
 800c308:	46a2      	mov	sl, r4
 800c30a:	e7d2      	b.n	800c2b2 <_vfiprintf_r+0xc6>
 800c30c:	9b03      	ldr	r3, [sp, #12]
 800c30e:	1d19      	adds	r1, r3, #4
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	9103      	str	r1, [sp, #12]
 800c314:	2b00      	cmp	r3, #0
 800c316:	bfbb      	ittet	lt
 800c318:	425b      	neglt	r3, r3
 800c31a:	f042 0202 	orrlt.w	r2, r2, #2
 800c31e:	9307      	strge	r3, [sp, #28]
 800c320:	9307      	strlt	r3, [sp, #28]
 800c322:	bfb8      	it	lt
 800c324:	9204      	strlt	r2, [sp, #16]
 800c326:	7823      	ldrb	r3, [r4, #0]
 800c328:	2b2e      	cmp	r3, #46	@ 0x2e
 800c32a:	d10a      	bne.n	800c342 <_vfiprintf_r+0x156>
 800c32c:	7863      	ldrb	r3, [r4, #1]
 800c32e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c330:	d132      	bne.n	800c398 <_vfiprintf_r+0x1ac>
 800c332:	9b03      	ldr	r3, [sp, #12]
 800c334:	1d1a      	adds	r2, r3, #4
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	9203      	str	r2, [sp, #12]
 800c33a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c33e:	3402      	adds	r4, #2
 800c340:	9305      	str	r3, [sp, #20]
 800c342:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c418 <_vfiprintf_r+0x22c>
 800c346:	7821      	ldrb	r1, [r4, #0]
 800c348:	2203      	movs	r2, #3
 800c34a:	4650      	mov	r0, sl
 800c34c:	f7f3 ff40 	bl	80001d0 <memchr>
 800c350:	b138      	cbz	r0, 800c362 <_vfiprintf_r+0x176>
 800c352:	9b04      	ldr	r3, [sp, #16]
 800c354:	eba0 000a 	sub.w	r0, r0, sl
 800c358:	2240      	movs	r2, #64	@ 0x40
 800c35a:	4082      	lsls	r2, r0
 800c35c:	4313      	orrs	r3, r2
 800c35e:	3401      	adds	r4, #1
 800c360:	9304      	str	r3, [sp, #16]
 800c362:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c366:	4829      	ldr	r0, [pc, #164]	@ (800c40c <_vfiprintf_r+0x220>)
 800c368:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c36c:	2206      	movs	r2, #6
 800c36e:	f7f3 ff2f 	bl	80001d0 <memchr>
 800c372:	2800      	cmp	r0, #0
 800c374:	d03f      	beq.n	800c3f6 <_vfiprintf_r+0x20a>
 800c376:	4b26      	ldr	r3, [pc, #152]	@ (800c410 <_vfiprintf_r+0x224>)
 800c378:	bb1b      	cbnz	r3, 800c3c2 <_vfiprintf_r+0x1d6>
 800c37a:	9b03      	ldr	r3, [sp, #12]
 800c37c:	3307      	adds	r3, #7
 800c37e:	f023 0307 	bic.w	r3, r3, #7
 800c382:	3308      	adds	r3, #8
 800c384:	9303      	str	r3, [sp, #12]
 800c386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c388:	443b      	add	r3, r7
 800c38a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c38c:	e76a      	b.n	800c264 <_vfiprintf_r+0x78>
 800c38e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c392:	460c      	mov	r4, r1
 800c394:	2001      	movs	r0, #1
 800c396:	e7a8      	b.n	800c2ea <_vfiprintf_r+0xfe>
 800c398:	2300      	movs	r3, #0
 800c39a:	3401      	adds	r4, #1
 800c39c:	9305      	str	r3, [sp, #20]
 800c39e:	4619      	mov	r1, r3
 800c3a0:	f04f 0c0a 	mov.w	ip, #10
 800c3a4:	4620      	mov	r0, r4
 800c3a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3aa:	3a30      	subs	r2, #48	@ 0x30
 800c3ac:	2a09      	cmp	r2, #9
 800c3ae:	d903      	bls.n	800c3b8 <_vfiprintf_r+0x1cc>
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d0c6      	beq.n	800c342 <_vfiprintf_r+0x156>
 800c3b4:	9105      	str	r1, [sp, #20]
 800c3b6:	e7c4      	b.n	800c342 <_vfiprintf_r+0x156>
 800c3b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3bc:	4604      	mov	r4, r0
 800c3be:	2301      	movs	r3, #1
 800c3c0:	e7f0      	b.n	800c3a4 <_vfiprintf_r+0x1b8>
 800c3c2:	ab03      	add	r3, sp, #12
 800c3c4:	9300      	str	r3, [sp, #0]
 800c3c6:	462a      	mov	r2, r5
 800c3c8:	4b12      	ldr	r3, [pc, #72]	@ (800c414 <_vfiprintf_r+0x228>)
 800c3ca:	a904      	add	r1, sp, #16
 800c3cc:	4630      	mov	r0, r6
 800c3ce:	f7fb fe5b 	bl	8008088 <_printf_float>
 800c3d2:	4607      	mov	r7, r0
 800c3d4:	1c78      	adds	r0, r7, #1
 800c3d6:	d1d6      	bne.n	800c386 <_vfiprintf_r+0x19a>
 800c3d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c3da:	07d9      	lsls	r1, r3, #31
 800c3dc:	d405      	bmi.n	800c3ea <_vfiprintf_r+0x1fe>
 800c3de:	89ab      	ldrh	r3, [r5, #12]
 800c3e0:	059a      	lsls	r2, r3, #22
 800c3e2:	d402      	bmi.n	800c3ea <_vfiprintf_r+0x1fe>
 800c3e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c3e6:	f7fc fe17 	bl	8009018 <__retarget_lock_release_recursive>
 800c3ea:	89ab      	ldrh	r3, [r5, #12]
 800c3ec:	065b      	lsls	r3, r3, #25
 800c3ee:	f53f af1f 	bmi.w	800c230 <_vfiprintf_r+0x44>
 800c3f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c3f4:	e71e      	b.n	800c234 <_vfiprintf_r+0x48>
 800c3f6:	ab03      	add	r3, sp, #12
 800c3f8:	9300      	str	r3, [sp, #0]
 800c3fa:	462a      	mov	r2, r5
 800c3fc:	4b05      	ldr	r3, [pc, #20]	@ (800c414 <_vfiprintf_r+0x228>)
 800c3fe:	a904      	add	r1, sp, #16
 800c400:	4630      	mov	r0, r6
 800c402:	f7fc f8d9 	bl	80085b8 <_printf_i>
 800c406:	e7e4      	b.n	800c3d2 <_vfiprintf_r+0x1e6>
 800c408:	0800c925 	.word	0x0800c925
 800c40c:	0800c92f 	.word	0x0800c92f
 800c410:	08008089 	.word	0x08008089
 800c414:	0800c1c9 	.word	0x0800c1c9
 800c418:	0800c92b 	.word	0x0800c92b

0800c41c <__swbuf_r>:
 800c41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c41e:	460e      	mov	r6, r1
 800c420:	4614      	mov	r4, r2
 800c422:	4605      	mov	r5, r0
 800c424:	b118      	cbz	r0, 800c42e <__swbuf_r+0x12>
 800c426:	6a03      	ldr	r3, [r0, #32]
 800c428:	b90b      	cbnz	r3, 800c42e <__swbuf_r+0x12>
 800c42a:	f7fc fc7d 	bl	8008d28 <__sinit>
 800c42e:	69a3      	ldr	r3, [r4, #24]
 800c430:	60a3      	str	r3, [r4, #8]
 800c432:	89a3      	ldrh	r3, [r4, #12]
 800c434:	071a      	lsls	r2, r3, #28
 800c436:	d501      	bpl.n	800c43c <__swbuf_r+0x20>
 800c438:	6923      	ldr	r3, [r4, #16]
 800c43a:	b943      	cbnz	r3, 800c44e <__swbuf_r+0x32>
 800c43c:	4621      	mov	r1, r4
 800c43e:	4628      	mov	r0, r5
 800c440:	f000 f82a 	bl	800c498 <__swsetup_r>
 800c444:	b118      	cbz	r0, 800c44e <__swbuf_r+0x32>
 800c446:	f04f 37ff 	mov.w	r7, #4294967295
 800c44a:	4638      	mov	r0, r7
 800c44c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c44e:	6823      	ldr	r3, [r4, #0]
 800c450:	6922      	ldr	r2, [r4, #16]
 800c452:	1a98      	subs	r0, r3, r2
 800c454:	6963      	ldr	r3, [r4, #20]
 800c456:	b2f6      	uxtb	r6, r6
 800c458:	4283      	cmp	r3, r0
 800c45a:	4637      	mov	r7, r6
 800c45c:	dc05      	bgt.n	800c46a <__swbuf_r+0x4e>
 800c45e:	4621      	mov	r1, r4
 800c460:	4628      	mov	r0, r5
 800c462:	f7ff fa53 	bl	800b90c <_fflush_r>
 800c466:	2800      	cmp	r0, #0
 800c468:	d1ed      	bne.n	800c446 <__swbuf_r+0x2a>
 800c46a:	68a3      	ldr	r3, [r4, #8]
 800c46c:	3b01      	subs	r3, #1
 800c46e:	60a3      	str	r3, [r4, #8]
 800c470:	6823      	ldr	r3, [r4, #0]
 800c472:	1c5a      	adds	r2, r3, #1
 800c474:	6022      	str	r2, [r4, #0]
 800c476:	701e      	strb	r6, [r3, #0]
 800c478:	6962      	ldr	r2, [r4, #20]
 800c47a:	1c43      	adds	r3, r0, #1
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d004      	beq.n	800c48a <__swbuf_r+0x6e>
 800c480:	89a3      	ldrh	r3, [r4, #12]
 800c482:	07db      	lsls	r3, r3, #31
 800c484:	d5e1      	bpl.n	800c44a <__swbuf_r+0x2e>
 800c486:	2e0a      	cmp	r6, #10
 800c488:	d1df      	bne.n	800c44a <__swbuf_r+0x2e>
 800c48a:	4621      	mov	r1, r4
 800c48c:	4628      	mov	r0, r5
 800c48e:	f7ff fa3d 	bl	800b90c <_fflush_r>
 800c492:	2800      	cmp	r0, #0
 800c494:	d0d9      	beq.n	800c44a <__swbuf_r+0x2e>
 800c496:	e7d6      	b.n	800c446 <__swbuf_r+0x2a>

0800c498 <__swsetup_r>:
 800c498:	b538      	push	{r3, r4, r5, lr}
 800c49a:	4b29      	ldr	r3, [pc, #164]	@ (800c540 <__swsetup_r+0xa8>)
 800c49c:	4605      	mov	r5, r0
 800c49e:	6818      	ldr	r0, [r3, #0]
 800c4a0:	460c      	mov	r4, r1
 800c4a2:	b118      	cbz	r0, 800c4ac <__swsetup_r+0x14>
 800c4a4:	6a03      	ldr	r3, [r0, #32]
 800c4a6:	b90b      	cbnz	r3, 800c4ac <__swsetup_r+0x14>
 800c4a8:	f7fc fc3e 	bl	8008d28 <__sinit>
 800c4ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4b0:	0719      	lsls	r1, r3, #28
 800c4b2:	d422      	bmi.n	800c4fa <__swsetup_r+0x62>
 800c4b4:	06da      	lsls	r2, r3, #27
 800c4b6:	d407      	bmi.n	800c4c8 <__swsetup_r+0x30>
 800c4b8:	2209      	movs	r2, #9
 800c4ba:	602a      	str	r2, [r5, #0]
 800c4bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c4c0:	81a3      	strh	r3, [r4, #12]
 800c4c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4c6:	e033      	b.n	800c530 <__swsetup_r+0x98>
 800c4c8:	0758      	lsls	r0, r3, #29
 800c4ca:	d512      	bpl.n	800c4f2 <__swsetup_r+0x5a>
 800c4cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c4ce:	b141      	cbz	r1, 800c4e2 <__swsetup_r+0x4a>
 800c4d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c4d4:	4299      	cmp	r1, r3
 800c4d6:	d002      	beq.n	800c4de <__swsetup_r+0x46>
 800c4d8:	4628      	mov	r0, r5
 800c4da:	f7fd fc0d 	bl	8009cf8 <_free_r>
 800c4de:	2300      	movs	r3, #0
 800c4e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c4e2:	89a3      	ldrh	r3, [r4, #12]
 800c4e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c4e8:	81a3      	strh	r3, [r4, #12]
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	6063      	str	r3, [r4, #4]
 800c4ee:	6923      	ldr	r3, [r4, #16]
 800c4f0:	6023      	str	r3, [r4, #0]
 800c4f2:	89a3      	ldrh	r3, [r4, #12]
 800c4f4:	f043 0308 	orr.w	r3, r3, #8
 800c4f8:	81a3      	strh	r3, [r4, #12]
 800c4fa:	6923      	ldr	r3, [r4, #16]
 800c4fc:	b94b      	cbnz	r3, 800c512 <__swsetup_r+0x7a>
 800c4fe:	89a3      	ldrh	r3, [r4, #12]
 800c500:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c508:	d003      	beq.n	800c512 <__swsetup_r+0x7a>
 800c50a:	4621      	mov	r1, r4
 800c50c:	4628      	mov	r0, r5
 800c50e:	f000 f883 	bl	800c618 <__smakebuf_r>
 800c512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c516:	f013 0201 	ands.w	r2, r3, #1
 800c51a:	d00a      	beq.n	800c532 <__swsetup_r+0x9a>
 800c51c:	2200      	movs	r2, #0
 800c51e:	60a2      	str	r2, [r4, #8]
 800c520:	6962      	ldr	r2, [r4, #20]
 800c522:	4252      	negs	r2, r2
 800c524:	61a2      	str	r2, [r4, #24]
 800c526:	6922      	ldr	r2, [r4, #16]
 800c528:	b942      	cbnz	r2, 800c53c <__swsetup_r+0xa4>
 800c52a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c52e:	d1c5      	bne.n	800c4bc <__swsetup_r+0x24>
 800c530:	bd38      	pop	{r3, r4, r5, pc}
 800c532:	0799      	lsls	r1, r3, #30
 800c534:	bf58      	it	pl
 800c536:	6962      	ldrpl	r2, [r4, #20]
 800c538:	60a2      	str	r2, [r4, #8]
 800c53a:	e7f4      	b.n	800c526 <__swsetup_r+0x8e>
 800c53c:	2000      	movs	r0, #0
 800c53e:	e7f7      	b.n	800c530 <__swsetup_r+0x98>
 800c540:	20000020 	.word	0x20000020

0800c544 <_raise_r>:
 800c544:	291f      	cmp	r1, #31
 800c546:	b538      	push	{r3, r4, r5, lr}
 800c548:	4605      	mov	r5, r0
 800c54a:	460c      	mov	r4, r1
 800c54c:	d904      	bls.n	800c558 <_raise_r+0x14>
 800c54e:	2316      	movs	r3, #22
 800c550:	6003      	str	r3, [r0, #0]
 800c552:	f04f 30ff 	mov.w	r0, #4294967295
 800c556:	bd38      	pop	{r3, r4, r5, pc}
 800c558:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c55a:	b112      	cbz	r2, 800c562 <_raise_r+0x1e>
 800c55c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c560:	b94b      	cbnz	r3, 800c576 <_raise_r+0x32>
 800c562:	4628      	mov	r0, r5
 800c564:	f000 f830 	bl	800c5c8 <_getpid_r>
 800c568:	4622      	mov	r2, r4
 800c56a:	4601      	mov	r1, r0
 800c56c:	4628      	mov	r0, r5
 800c56e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c572:	f000 b817 	b.w	800c5a4 <_kill_r>
 800c576:	2b01      	cmp	r3, #1
 800c578:	d00a      	beq.n	800c590 <_raise_r+0x4c>
 800c57a:	1c59      	adds	r1, r3, #1
 800c57c:	d103      	bne.n	800c586 <_raise_r+0x42>
 800c57e:	2316      	movs	r3, #22
 800c580:	6003      	str	r3, [r0, #0]
 800c582:	2001      	movs	r0, #1
 800c584:	e7e7      	b.n	800c556 <_raise_r+0x12>
 800c586:	2100      	movs	r1, #0
 800c588:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c58c:	4620      	mov	r0, r4
 800c58e:	4798      	blx	r3
 800c590:	2000      	movs	r0, #0
 800c592:	e7e0      	b.n	800c556 <_raise_r+0x12>

0800c594 <raise>:
 800c594:	4b02      	ldr	r3, [pc, #8]	@ (800c5a0 <raise+0xc>)
 800c596:	4601      	mov	r1, r0
 800c598:	6818      	ldr	r0, [r3, #0]
 800c59a:	f7ff bfd3 	b.w	800c544 <_raise_r>
 800c59e:	bf00      	nop
 800c5a0:	20000020 	.word	0x20000020

0800c5a4 <_kill_r>:
 800c5a4:	b538      	push	{r3, r4, r5, lr}
 800c5a6:	4d07      	ldr	r5, [pc, #28]	@ (800c5c4 <_kill_r+0x20>)
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	4604      	mov	r4, r0
 800c5ac:	4608      	mov	r0, r1
 800c5ae:	4611      	mov	r1, r2
 800c5b0:	602b      	str	r3, [r5, #0]
 800c5b2:	f7f5 fc19 	bl	8001de8 <_kill>
 800c5b6:	1c43      	adds	r3, r0, #1
 800c5b8:	d102      	bne.n	800c5c0 <_kill_r+0x1c>
 800c5ba:	682b      	ldr	r3, [r5, #0]
 800c5bc:	b103      	cbz	r3, 800c5c0 <_kill_r+0x1c>
 800c5be:	6023      	str	r3, [r4, #0]
 800c5c0:	bd38      	pop	{r3, r4, r5, pc}
 800c5c2:	bf00      	nop
 800c5c4:	200047ec 	.word	0x200047ec

0800c5c8 <_getpid_r>:
 800c5c8:	f7f5 bc06 	b.w	8001dd8 <_getpid>

0800c5cc <__swhatbuf_r>:
 800c5cc:	b570      	push	{r4, r5, r6, lr}
 800c5ce:	460c      	mov	r4, r1
 800c5d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5d4:	2900      	cmp	r1, #0
 800c5d6:	b096      	sub	sp, #88	@ 0x58
 800c5d8:	4615      	mov	r5, r2
 800c5da:	461e      	mov	r6, r3
 800c5dc:	da0d      	bge.n	800c5fa <__swhatbuf_r+0x2e>
 800c5de:	89a3      	ldrh	r3, [r4, #12]
 800c5e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c5e4:	f04f 0100 	mov.w	r1, #0
 800c5e8:	bf14      	ite	ne
 800c5ea:	2340      	movne	r3, #64	@ 0x40
 800c5ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c5f0:	2000      	movs	r0, #0
 800c5f2:	6031      	str	r1, [r6, #0]
 800c5f4:	602b      	str	r3, [r5, #0]
 800c5f6:	b016      	add	sp, #88	@ 0x58
 800c5f8:	bd70      	pop	{r4, r5, r6, pc}
 800c5fa:	466a      	mov	r2, sp
 800c5fc:	f000 f848 	bl	800c690 <_fstat_r>
 800c600:	2800      	cmp	r0, #0
 800c602:	dbec      	blt.n	800c5de <__swhatbuf_r+0x12>
 800c604:	9901      	ldr	r1, [sp, #4]
 800c606:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c60a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c60e:	4259      	negs	r1, r3
 800c610:	4159      	adcs	r1, r3
 800c612:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c616:	e7eb      	b.n	800c5f0 <__swhatbuf_r+0x24>

0800c618 <__smakebuf_r>:
 800c618:	898b      	ldrh	r3, [r1, #12]
 800c61a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c61c:	079d      	lsls	r5, r3, #30
 800c61e:	4606      	mov	r6, r0
 800c620:	460c      	mov	r4, r1
 800c622:	d507      	bpl.n	800c634 <__smakebuf_r+0x1c>
 800c624:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c628:	6023      	str	r3, [r4, #0]
 800c62a:	6123      	str	r3, [r4, #16]
 800c62c:	2301      	movs	r3, #1
 800c62e:	6163      	str	r3, [r4, #20]
 800c630:	b003      	add	sp, #12
 800c632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c634:	ab01      	add	r3, sp, #4
 800c636:	466a      	mov	r2, sp
 800c638:	f7ff ffc8 	bl	800c5cc <__swhatbuf_r>
 800c63c:	9f00      	ldr	r7, [sp, #0]
 800c63e:	4605      	mov	r5, r0
 800c640:	4639      	mov	r1, r7
 800c642:	4630      	mov	r0, r6
 800c644:	f7fd fbcc 	bl	8009de0 <_malloc_r>
 800c648:	b948      	cbnz	r0, 800c65e <__smakebuf_r+0x46>
 800c64a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c64e:	059a      	lsls	r2, r3, #22
 800c650:	d4ee      	bmi.n	800c630 <__smakebuf_r+0x18>
 800c652:	f023 0303 	bic.w	r3, r3, #3
 800c656:	f043 0302 	orr.w	r3, r3, #2
 800c65a:	81a3      	strh	r3, [r4, #12]
 800c65c:	e7e2      	b.n	800c624 <__smakebuf_r+0xc>
 800c65e:	89a3      	ldrh	r3, [r4, #12]
 800c660:	6020      	str	r0, [r4, #0]
 800c662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c666:	81a3      	strh	r3, [r4, #12]
 800c668:	9b01      	ldr	r3, [sp, #4]
 800c66a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c66e:	b15b      	cbz	r3, 800c688 <__smakebuf_r+0x70>
 800c670:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c674:	4630      	mov	r0, r6
 800c676:	f000 f81d 	bl	800c6b4 <_isatty_r>
 800c67a:	b128      	cbz	r0, 800c688 <__smakebuf_r+0x70>
 800c67c:	89a3      	ldrh	r3, [r4, #12]
 800c67e:	f023 0303 	bic.w	r3, r3, #3
 800c682:	f043 0301 	orr.w	r3, r3, #1
 800c686:	81a3      	strh	r3, [r4, #12]
 800c688:	89a3      	ldrh	r3, [r4, #12]
 800c68a:	431d      	orrs	r5, r3
 800c68c:	81a5      	strh	r5, [r4, #12]
 800c68e:	e7cf      	b.n	800c630 <__smakebuf_r+0x18>

0800c690 <_fstat_r>:
 800c690:	b538      	push	{r3, r4, r5, lr}
 800c692:	4d07      	ldr	r5, [pc, #28]	@ (800c6b0 <_fstat_r+0x20>)
 800c694:	2300      	movs	r3, #0
 800c696:	4604      	mov	r4, r0
 800c698:	4608      	mov	r0, r1
 800c69a:	4611      	mov	r1, r2
 800c69c:	602b      	str	r3, [r5, #0]
 800c69e:	f7f5 fc03 	bl	8001ea8 <_fstat>
 800c6a2:	1c43      	adds	r3, r0, #1
 800c6a4:	d102      	bne.n	800c6ac <_fstat_r+0x1c>
 800c6a6:	682b      	ldr	r3, [r5, #0]
 800c6a8:	b103      	cbz	r3, 800c6ac <_fstat_r+0x1c>
 800c6aa:	6023      	str	r3, [r4, #0]
 800c6ac:	bd38      	pop	{r3, r4, r5, pc}
 800c6ae:	bf00      	nop
 800c6b0:	200047ec 	.word	0x200047ec

0800c6b4 <_isatty_r>:
 800c6b4:	b538      	push	{r3, r4, r5, lr}
 800c6b6:	4d06      	ldr	r5, [pc, #24]	@ (800c6d0 <_isatty_r+0x1c>)
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	4604      	mov	r4, r0
 800c6bc:	4608      	mov	r0, r1
 800c6be:	602b      	str	r3, [r5, #0]
 800c6c0:	f7f5 fc02 	bl	8001ec8 <_isatty>
 800c6c4:	1c43      	adds	r3, r0, #1
 800c6c6:	d102      	bne.n	800c6ce <_isatty_r+0x1a>
 800c6c8:	682b      	ldr	r3, [r5, #0]
 800c6ca:	b103      	cbz	r3, 800c6ce <_isatty_r+0x1a>
 800c6cc:	6023      	str	r3, [r4, #0]
 800c6ce:	bd38      	pop	{r3, r4, r5, pc}
 800c6d0:	200047ec 	.word	0x200047ec

0800c6d4 <_init>:
 800c6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6d6:	bf00      	nop
 800c6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6da:	bc08      	pop	{r3}
 800c6dc:	469e      	mov	lr, r3
 800c6de:	4770      	bx	lr

0800c6e0 <_fini>:
 800c6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6e2:	bf00      	nop
 800c6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6e6:	bc08      	pop	{r3}
 800c6e8:	469e      	mov	lr, r3
 800c6ea:	4770      	bx	lr
