// Seed: 1413307811
module module_0;
  supply0 id_2 = (id_1) - 1'd0;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    output uwire id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    input supply1 id_14
    , id_23,
    input supply0 id_15,
    output wor id_16,
    input wire id_17,
    input uwire id_18,
    input tri id_19
    , id_24,
    output tri0 id_20,
    input tri id_21
);
  wire id_25;
  module_0();
  wire id_26 = !(1);
endmodule
