
Projekt_bez_uarta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  08009ab0  08009ab0  0000aab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f48  08009f48  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009f48  08009f48  0000af48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f50  08009f50  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f50  08009f50  0000af50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f54  08009f54  0000af54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009f58  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  200001d4  0800a12c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004f4  0800a12c  0000b4f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f02a  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000257f  00000000  00000000  0001a22e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  0001c7b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000afa  00000000  00000000  0001d5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000231c6  00000000  00000000  0001e0ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c05  00000000  00000000  00041290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2edc  00000000  00000000  00052e95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00125d71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f80  00000000  00000000  00125db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0012ad34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009a94 	.word	0x08009a94

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009a94 	.word	0x08009a94

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102a:	f107 030c 	add.w	r3, r7, #12
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	60da      	str	r2, [r3, #12]
 8001038:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	4b4d      	ldr	r3, [pc, #308]	@ (8001174 <MX_GPIO_Init+0x150>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	4a4c      	ldr	r2, [pc, #304]	@ (8001174 <MX_GPIO_Init+0x150>)
 8001044:	f043 0304 	orr.w	r3, r3, #4
 8001048:	6313      	str	r3, [r2, #48]	@ 0x30
 800104a:	4b4a      	ldr	r3, [pc, #296]	@ (8001174 <MX_GPIO_Init+0x150>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	f003 0304 	and.w	r3, r3, #4
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b46      	ldr	r3, [pc, #280]	@ (8001174 <MX_GPIO_Init+0x150>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	4a45      	ldr	r2, [pc, #276]	@ (8001174 <MX_GPIO_Init+0x150>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6313      	str	r3, [r2, #48]	@ 0x30
 8001066:	4b43      	ldr	r3, [pc, #268]	@ (8001174 <MX_GPIO_Init+0x150>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	4b3f      	ldr	r3, [pc, #252]	@ (8001174 <MX_GPIO_Init+0x150>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	4a3e      	ldr	r2, [pc, #248]	@ (8001174 <MX_GPIO_Init+0x150>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	6313      	str	r3, [r2, #48]	@ 0x30
 8001082:	4b3c      	ldr	r3, [pc, #240]	@ (8001174 <MX_GPIO_Init+0x150>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, motor_Pin|motorA7_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	21c0      	movs	r1, #192	@ 0xc0
 8001092:	4839      	ldr	r0, [pc, #228]	@ (8001178 <MX_GPIO_Init+0x154>)
 8001094:	f001 fca6 	bl	80029e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(trig_GPIO_Port, trig_Pin, GPIO_PIN_RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	2180      	movs	r1, #128	@ 0x80
 800109c:	4837      	ldr	r0, [pc, #220]	@ (800117c <MX_GPIO_Init+0x158>)
 800109e:	f001 fca1 	bl	80029e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : _Gornji_Granicnik_Pin */
  GPIO_InitStruct.Pin = _Gornji_Granicnik_Pin;
 80010a2:	2304      	movs	r3, #4
 80010a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010aa:	2302      	movs	r3, #2
 80010ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(_Gornji_Granicnik_GPIO_Port, &GPIO_InitStruct);
 80010ae:	f107 030c 	add.w	r3, r7, #12
 80010b2:	4619      	mov	r1, r3
 80010b4:	4831      	ldr	r0, [pc, #196]	@ (800117c <MX_GPIO_Init+0x158>)
 80010b6:	f001 fae9 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : _Donji_Granicnik_Pin */
  GPIO_InitStruct.Pin = _Donji_Granicnik_Pin;
 80010ba:	2320      	movs	r3, #32
 80010bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010c2:	2302      	movs	r3, #2
 80010c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(_Donji_Granicnik_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 030c 	add.w	r3, r7, #12
 80010ca:	4619      	mov	r1, r3
 80010cc:	482a      	ldr	r0, [pc, #168]	@ (8001178 <MX_GPIO_Init+0x154>)
 80010ce:	f001 fadd 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pins : motor_Pin motorA7_Pin */
  GPIO_InitStruct.Pin = motor_Pin|motorA7_Pin;
 80010d2:	23c0      	movs	r3, #192	@ 0xc0
 80010d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d6:	2301      	movs	r3, #1
 80010d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010de:	2300      	movs	r3, #0
 80010e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	4619      	mov	r1, r3
 80010e8:	4823      	ldr	r0, [pc, #140]	@ (8001178 <MX_GPIO_Init+0x154>)
 80010ea:	f001 facf 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : otvaranje_vrata_interruptom_Pin */
  GPIO_InitStruct.Pin = otvaranje_vrata_interruptom_Pin;
 80010ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010fa:	2302      	movs	r3, #2
 80010fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(otvaranje_vrata_interruptom_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	4619      	mov	r1, r3
 8001104:	481e      	ldr	r0, [pc, #120]	@ (8001180 <MX_GPIO_Init+0x15c>)
 8001106:	f001 fac1 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : trig_Pin */
  GPIO_InitStruct.Pin = trig_Pin;
 800110a:	2380      	movs	r3, #128	@ 0x80
 800110c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110e:	2301      	movs	r3, #1
 8001110:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(trig_GPIO_Port, &GPIO_InitStruct);
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	4619      	mov	r1, r3
 8001120:	4816      	ldr	r0, [pc, #88]	@ (800117c <MX_GPIO_Init+0x158>)
 8001122:	f001 fab3 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : echo_Pin */
  GPIO_InitStruct.Pin = echo_Pin;
 8001126:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800112a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(echo_GPIO_Port, &GPIO_InitStruct);
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	4619      	mov	r1, r3
 800113a:	4810      	ldr	r0, [pc, #64]	@ (800117c <MX_GPIO_Init+0x158>)
 800113c:	f001 faa6 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : zatvaranje_vrata_interruptom_Pin */
  GPIO_InitStruct.Pin = zatvaranje_vrata_interruptom_Pin;
 8001140:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001144:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001146:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800114a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800114c:	2302      	movs	r3, #2
 800114e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(zatvaranje_vrata_interruptom_GPIO_Port, &GPIO_InitStruct);
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	4619      	mov	r1, r3
 8001156:	4808      	ldr	r0, [pc, #32]	@ (8001178 <MX_GPIO_Init+0x154>)
 8001158:	f001 fa98 	bl	800268c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 800115c:	2200      	movs	r2, #0
 800115e:	2103      	movs	r1, #3
 8001160:	2028      	movs	r0, #40	@ 0x28
 8001162:	f001 f9ca 	bl	80024fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001166:	2028      	movs	r0, #40	@ 0x28
 8001168:	f001 f9e3 	bl	8002532 <HAL_NVIC_EnableIRQ>

}
 800116c:	bf00      	nop
 800116e:	3720      	adds	r7, #32
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40023800 	.word	0x40023800
 8001178:	40020000 	.word	0x40020000
 800117c:	40020800 	.word	0x40020800
 8001180:	40020400 	.word	0x40020400

08001184 <delay>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void delay (uint16_t time)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 800118e:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <delay+0x30>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2200      	movs	r2, #0
 8001194:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER (&htim4) < time);
 8001196:	bf00      	nop
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <delay+0x30>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d3f9      	bcc.n	8001198 <delay+0x14>
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	200002cc 	.word	0x200002cc

080011b8 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_12)
 80011c2:	88fb      	ldrh	r3, [r7, #6]
 80011c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80011c8:	d102      	bne.n	80011d0 <HAL_GPIO_EXTI_Callback+0x18>
	{
		flag_stanje = 1;
 80011ca:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <HAL_GPIO_EXTI_Callback+0x34>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == GPIO_PIN_11)
 80011d0:	88fb      	ldrh	r3, [r7, #6]
 80011d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80011d6:	d102      	bne.n	80011de <HAL_GPIO_EXTI_Callback+0x26>
	{
		flag_btn = 2;
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <HAL_GPIO_EXTI_Callback+0x38>)
 80011da:	2202      	movs	r2, #2
 80011dc:	701a      	strb	r2, [r3, #0]
	}
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	20000208 	.word	0x20000208
 80011f0:	20000205 	.word	0x20000205

080011f4 <otvaranje_vrata>:

void otvaranje_vrata(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2140      	movs	r1, #64	@ 0x40
 80011fe:	4818      	ldr	r0, [pc, #96]	@ (8001260 <otvaranje_vrata+0x6c>)
 8001200:	f001 fbf0 	bl	80029e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2180      	movs	r1, #128	@ 0x80
 8001208:	4815      	ldr	r0, [pc, #84]	@ (8001260 <otvaranje_vrata+0x6c>)
 800120a:	f001 fbeb 	bl	80029e4 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 300);
 800120e:	4b15      	ldr	r3, [pc, #84]	@ (8001264 <otvaranje_vrata+0x70>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001216:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(50);
 8001218:	2032      	movs	r0, #50	@ 0x32
 800121a:	f001 f86f 	bl	80022fc <HAL_Delay>
		for(int i=150; i<=600; i=i+5)
 800121e:	2396      	movs	r3, #150	@ 0x96
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	e009      	b.n	8001238 <otvaranje_vrata+0x44>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, i);
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <otvaranje_vrata+0x70>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_Delay(10);
 800122c:	200a      	movs	r0, #10
 800122e:	f001 f865 	bl	80022fc <HAL_Delay>
		for(int i=150; i<=600; i=i+5)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3305      	adds	r3, #5
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800123e:	ddf1      	ble.n	8001224 <otvaranje_vrata+0x30>
		}
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 600);
 8001240:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <otvaranje_vrata+0x70>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001248:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(100);
 800124a:	2064      	movs	r0, #100	@ 0x64
 800124c:	f001 f856 	bl	80022fc <HAL_Delay>
		flag_btn = 3;
 8001250:	4b05      	ldr	r3, [pc, #20]	@ (8001268 <otvaranje_vrata+0x74>)
 8001252:	2203      	movs	r2, #3
 8001254:	701a      	strb	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40020000 	.word	0x40020000
 8001264:	2000023c 	.word	0x2000023c
 8001268:	20000205 	.word	0x20000205

0800126c <zatvaranje_vrata>:


void zatvaranje_vrata (void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 8001272:	2201      	movs	r2, #1
 8001274:	2140      	movs	r1, #64	@ 0x40
 8001276:	4818      	ldr	r0, [pc, #96]	@ (80012d8 <zatvaranje_vrata+0x6c>)
 8001278:	f001 fbb4 	bl	80029e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
 800127c:	2200      	movs	r2, #0
 800127e:	2180      	movs	r1, #128	@ 0x80
 8001280:	4815      	ldr	r0, [pc, #84]	@ (80012d8 <zatvaranje_vrata+0x6c>)
 8001282:	f001 fbaf 	bl	80029e4 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 300);
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <zatvaranje_vrata+0x70>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800128e:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(50);
 8001290:	2032      	movs	r0, #50	@ 0x32
 8001292:	f001 f833 	bl	80022fc <HAL_Delay>
		for(int i=150; i<=600; i=i+5)
 8001296:	2396      	movs	r3, #150	@ 0x96
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	e009      	b.n	80012b0 <zatvaranje_vrata+0x44>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, i);
 800129c:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <zatvaranje_vrata+0x70>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_Delay(10);
 80012a4:	200a      	movs	r0, #10
 80012a6:	f001 f829 	bl	80022fc <HAL_Delay>
		for(int i=150; i<=600; i=i+5)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	3305      	adds	r3, #5
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80012b6:	ddf1      	ble.n	800129c <zatvaranje_vrata+0x30>
		}
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 600);
 80012b8:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <zatvaranje_vrata+0x70>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80012c0:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(100);
 80012c2:	2064      	movs	r0, #100	@ 0x64
 80012c4:	f001 f81a 	bl	80022fc <HAL_Delay>
		flag_btn = 4;
 80012c8:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <zatvaranje_vrata+0x74>)
 80012ca:	2204      	movs	r2, #4
 80012cc:	701a      	strb	r2, [r3, #0]
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40020000 	.word	0x40020000
 80012dc:	2000023c 	.word	0x2000023c
 80012e0:	20000205 	.word	0x20000205
 80012e4:	00000000 	.word	0x00000000

080012e8 <ultrazvucni>:

void ultrazvucni(void)
{
 80012e8:	b598      	push	{r3, r4, r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80012ec:	2201      	movs	r2, #1
 80012ee:	2180      	movs	r1, #128	@ 0x80
 80012f0:	4847      	ldr	r0, [pc, #284]	@ (8001410 <ultrazvucni+0x128>)
 80012f2:	f001 fb77 	bl	80029e4 <HAL_GPIO_WritePin>
	delay(10);
 80012f6:	200a      	movs	r0, #10
 80012f8:	f7ff ff44 	bl	8001184 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2180      	movs	r1, #128	@ 0x80
 8001300:	4843      	ldr	r0, [pc, #268]	@ (8001410 <ultrazvucni+0x128>)
 8001302:	f001 fb6f 	bl	80029e4 <HAL_GPIO_WritePin>

	pMillis = HAL_GetTick();
 8001306:	f000 ffed 	bl	80022e4 <HAL_GetTick>
 800130a:	4603      	mov	r3, r0
 800130c:	4a41      	ldr	r2, [pc, #260]	@ (8001414 <ultrazvucni+0x12c>)
 800130e:	6013      	str	r3, [r2, #0]
	//wait for echo pin to go high
	while (!(HAL_GPIO_ReadPin (ECHO_PORT, ECHO_PIN)) && pMillis + 10 >  HAL_GetTick());
 8001310:	bf00      	nop
 8001312:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001316:	483e      	ldr	r0, [pc, #248]	@ (8001410 <ultrazvucni+0x128>)
 8001318:	f001 fb4c 	bl	80029b4 <HAL_GPIO_ReadPin>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d108      	bne.n	8001334 <ultrazvucni+0x4c>
 8001322:	4b3c      	ldr	r3, [pc, #240]	@ (8001414 <ultrazvucni+0x12c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f103 040a 	add.w	r4, r3, #10
 800132a:	f000 ffdb 	bl	80022e4 <HAL_GetTick>
 800132e:	4603      	mov	r3, r0
 8001330:	429c      	cmp	r4, r3
 8001332:	d8ee      	bhi.n	8001312 <ultrazvucni+0x2a>
	Value1 = __HAL_TIM_GET_COUNTER (&htim2);
 8001334:	4b38      	ldr	r3, [pc, #224]	@ (8001418 <ultrazvucni+0x130>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800133a:	4a38      	ldr	r2, [pc, #224]	@ (800141c <ultrazvucni+0x134>)
 800133c:	6013      	str	r3, [r2, #0]

	pMillis = HAL_GetTick();
 800133e:	f000 ffd1 	bl	80022e4 <HAL_GetTick>
 8001342:	4603      	mov	r3, r0
 8001344:	4a33      	ldr	r2, [pc, #204]	@ (8001414 <ultrazvucni+0x12c>)
 8001346:	6013      	str	r3, [r2, #0]
	// wait for the echo pin to go low
	while ((HAL_GPIO_ReadPin (ECHO_PORT, ECHO_PIN)) && pMillis + 50 > HAL_GetTick());
 8001348:	bf00      	nop
 800134a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800134e:	4830      	ldr	r0, [pc, #192]	@ (8001410 <ultrazvucni+0x128>)
 8001350:	f001 fb30 	bl	80029b4 <HAL_GPIO_ReadPin>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d008      	beq.n	800136c <ultrazvucni+0x84>
 800135a:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <ultrazvucni+0x12c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 8001362:	f000 ffbf 	bl	80022e4 <HAL_GetTick>
 8001366:	4603      	mov	r3, r0
 8001368:	429c      	cmp	r4, r3
 800136a:	d8ee      	bhi.n	800134a <ultrazvucni+0x62>
	Value2 = __HAL_TIM_GET_COUNTER (&htim2);
 800136c:	4b2a      	ldr	r3, [pc, #168]	@ (8001418 <ultrazvucni+0x130>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001372:	4a2b      	ldr	r2, [pc, #172]	@ (8001420 <ultrazvucni+0x138>)
 8001374:	6013      	str	r3, [r2, #0]

	if (Value2 > Value1)
 8001376:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <ultrazvucni+0x138>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4b28      	ldr	r3, [pc, #160]	@ (800141c <ultrazvucni+0x134>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	429a      	cmp	r2, r3
 8001380:	d907      	bls.n	8001392 <ultrazvucni+0xaa>
			{
				Difference = Value2-Value1;
 8001382:	4b27      	ldr	r3, [pc, #156]	@ (8001420 <ultrazvucni+0x138>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	4b25      	ldr	r3, [pc, #148]	@ (800141c <ultrazvucni+0x134>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	4a25      	ldr	r2, [pc, #148]	@ (8001424 <ultrazvucni+0x13c>)
 800138e:	6013      	str	r3, [r2, #0]
 8001390:	e00f      	b.n	80013b2 <ultrazvucni+0xca>
			}

		else if (Value1 > Value2)
 8001392:	4b22      	ldr	r3, [pc, #136]	@ (800141c <ultrazvucni+0x134>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4b22      	ldr	r3, [pc, #136]	@ (8001420 <ultrazvucni+0x138>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	429a      	cmp	r2, r3
 800139c:	d909      	bls.n	80013b2 <ultrazvucni+0xca>
			{
				Difference = (0xffff - Value1) + Value2;
 800139e:	4b20      	ldr	r3, [pc, #128]	@ (8001420 <ultrazvucni+0x138>)
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <ultrazvucni+0x134>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80013ac:	33ff      	adds	r3, #255	@ 0xff
 80013ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001424 <ultrazvucni+0x13c>)
 80013b0:	6013      	str	r3, [r2, #0]
			}

	Distance = ((float)Difference * 0.034)/2;
 80013b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001424 <ultrazvucni+0x13c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	ee07 3a90 	vmov	s15, r3
 80013ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013be:	ee17 0a90 	vmov	r0, s15
 80013c2:	f7ff f8e1 	bl	8000588 <__aeabi_f2d>
 80013c6:	a310      	add	r3, pc, #64	@ (adr r3, 8001408 <ultrazvucni+0x120>)
 80013c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013cc:	f7ff f934 	bl	8000638 <__aeabi_dmul>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013e0:	f7ff fa54 	bl	800088c <__aeabi_ddiv>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
 80013e8:	4610      	mov	r0, r2
 80013ea:	4619      	mov	r1, r3
 80013ec:	f7ff fbfc 	bl	8000be8 <__aeabi_d2uiz>
 80013f0:	4603      	mov	r3, r0
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <ultrazvucni+0x140>)
 80013f6:	801a      	strh	r2, [r3, #0]
	HAL_Delay(50);
 80013f8:	2032      	movs	r0, #50	@ 0x32
 80013fa:	f000 ff7f 	bl	80022fc <HAL_Delay>
}
 80013fe:	bf00      	nop
 8001400:	bd98      	pop	{r3, r4, r7, pc}
 8001402:	bf00      	nop
 8001404:	f3af 8000 	nop.w
 8001408:	b020c49c 	.word	0xb020c49c
 800140c:	3fa16872 	.word	0x3fa16872
 8001410:	40020800 	.word	0x40020800
 8001414:	200001f0 	.word	0x200001f0
 8001418:	20000284 	.word	0x20000284
 800141c:	200001f4 	.word	0x200001f4
 8001420:	200001f8 	.word	0x200001f8
 8001424:	20000200 	.word	0x20000200
 8001428:	200001fc 	.word	0x200001fc

0800142c <buzzer>:


void buzzer(void) {
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0

        if (Distance <= 35 && Distance > 25 && flag_vrata == 1)
 8001430:	4b2f      	ldr	r3, [pc, #188]	@ (80014f0 <buzzer+0xc4>)
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	2b23      	cmp	r3, #35	@ 0x23
 8001436:	d81a      	bhi.n	800146e <buzzer+0x42>
 8001438:	4b2d      	ldr	r3, [pc, #180]	@ (80014f0 <buzzer+0xc4>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	2b19      	cmp	r3, #25
 800143e:	d916      	bls.n	800146e <buzzer+0x42>
 8001440:	4b2c      	ldr	r3, [pc, #176]	@ (80014f4 <buzzer+0xc8>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d112      	bne.n	800146e <buzzer+0x42>
        {
            __HAL_TIM_SET_AUTORELOAD(&htim8, 2000-1); //500 Hz
 8001448:	4b2b      	ldr	r3, [pc, #172]	@ (80014f8 <buzzer+0xcc>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001450:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001452:	4b29      	ldr	r3, [pc, #164]	@ (80014f8 <buzzer+0xcc>)
 8001454:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001458:	60da      	str	r2, [r3, #12]
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 1000-1); //50% DutyCycle
 800145a:	4b27      	ldr	r3, [pc, #156]	@ (80014f8 <buzzer+0xcc>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001462:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001464:	2100      	movs	r1, #0
 8001466:	4824      	ldr	r0, [pc, #144]	@ (80014f8 <buzzer+0xcc>)
 8001468:	f002 f958 	bl	800371c <HAL_TIM_PWM_Start>
 800146c:	e03e      	b.n	80014ec <buzzer+0xc0>
        }
        else if (Distance <= 25 && Distance > 15 && flag_vrata == 1)
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <buzzer+0xc4>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	2b19      	cmp	r3, #25
 8001474:	d81a      	bhi.n	80014ac <buzzer+0x80>
 8001476:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <buzzer+0xc4>)
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	2b0f      	cmp	r3, #15
 800147c:	d916      	bls.n	80014ac <buzzer+0x80>
 800147e:	4b1d      	ldr	r3, [pc, #116]	@ (80014f4 <buzzer+0xc8>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d112      	bne.n	80014ac <buzzer+0x80>
        {
            __HAL_TIM_SET_AUTORELOAD(&htim8, 1000-1); //1 kHz
 8001486:	4b1c      	ldr	r3, [pc, #112]	@ (80014f8 <buzzer+0xcc>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800148e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001490:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <buzzer+0xcc>)
 8001492:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001496:	60da      	str	r2, [r3, #12]
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 700-1); //70% DutyCycle
 8001498:	4b17      	ldr	r3, [pc, #92]	@ (80014f8 <buzzer+0xcc>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f240 22bb 	movw	r2, #699	@ 0x2bb
 80014a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80014a2:	2100      	movs	r1, #0
 80014a4:	4814      	ldr	r0, [pc, #80]	@ (80014f8 <buzzer+0xcc>)
 80014a6:	f002 f939 	bl	800371c <HAL_TIM_PWM_Start>
 80014aa:	e01f      	b.n	80014ec <buzzer+0xc0>
        }
        else if (Distance <= 15 && flag_vrata == 1)
 80014ac:	4b10      	ldr	r3, [pc, #64]	@ (80014f0 <buzzer+0xc4>)
 80014ae:	881b      	ldrh	r3, [r3, #0]
 80014b0:	2b0f      	cmp	r3, #15
 80014b2:	d816      	bhi.n	80014e2 <buzzer+0xb6>
 80014b4:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <buzzer+0xc8>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d112      	bne.n	80014e2 <buzzer+0xb6>
        {
            __HAL_TIM_SET_AUTORELOAD(&htim8, 500-1); //2 kHz
 80014bc:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <buzzer+0xcc>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80014c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014c6:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <buzzer+0xcc>)
 80014c8:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80014cc:	60da      	str	r2, [r3, #12]
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 450-1); //90% DutyCycle
 80014ce:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <buzzer+0xcc>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f240 12c1 	movw	r2, #449	@ 0x1c1
 80014d6:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80014d8:	2100      	movs	r1, #0
 80014da:	4807      	ldr	r0, [pc, #28]	@ (80014f8 <buzzer+0xcc>)
 80014dc:	f002 f91e 	bl	800371c <HAL_TIM_PWM_Start>
 80014e0:	e004      	b.n	80014ec <buzzer+0xc0>
        }
        else
        {
            HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 80014e2:	2100      	movs	r1, #0
 80014e4:	4804      	ldr	r0, [pc, #16]	@ (80014f8 <buzzer+0xcc>)
 80014e6:	f002 f9e1 	bl	80038ac <HAL_TIM_PWM_Stop>
        }
}
 80014ea:	bf00      	nop
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	200001fc 	.word	0x200001fc
 80014f4:	20000204 	.word	0x20000204
 80014f8:	20000314 	.word	0x20000314

080014fc <stanje>:

void stanje()
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
    ultrazvucni();
 8001500:	f7ff fef2 	bl	80012e8 <ultrazvucni>

            if (Distance < 20)
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <stanje+0x3c>)
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	2b13      	cmp	r3, #19
 800150a:	d803      	bhi.n	8001514 <stanje+0x18>
            {
                stanje_vozila = 1; // Vozilo je parkirano
 800150c:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <stanje+0x40>)
 800150e:	2201      	movs	r2, #1
 8001510:	701a      	strb	r2, [r3, #0]
 8001512:	e006      	b.n	8001522 <stanje+0x26>
            }
            else if (Distance > 50)
 8001514:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <stanje+0x3c>)
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	2b32      	cmp	r3, #50	@ 0x32
 800151a:	d902      	bls.n	8001522 <stanje+0x26>
            {
                stanje_vozila = 2; // Vozilo je izvan garaže
 800151c:	4b07      	ldr	r3, [pc, #28]	@ (800153c <stanje+0x40>)
 800151e:	2202      	movs	r2, #2
 8001520:	701a      	strb	r2, [r3, #0]
            }
        flag_stanje=0;
 8001522:	4b07      	ldr	r3, [pc, #28]	@ (8001540 <stanje+0x44>)
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
        HAL_Delay(10);
 8001528:	200a      	movs	r0, #10
 800152a:	f000 fee7 	bl	80022fc <HAL_Delay>
        flag_btn=1;
 800152e:	4b05      	ldr	r3, [pc, #20]	@ (8001544 <stanje+0x48>)
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	200001fc 	.word	0x200001fc
 800153c:	20000207 	.word	0x20000207
 8001540:	20000208 	.word	0x20000208
 8001544:	20000205 	.word	0x20000205

08001548 <otvaranje_bluetooth>:

void otvaranje_bluetooth(){
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
	if(RX_BUFFER[0] == '0')
 800154c:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <otvaranje_bluetooth+0x44>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b30      	cmp	r3, #48	@ 0x30
 8001552:	d103      	bne.n	800155c <otvaranje_bluetooth+0x14>
	{
		flag_stanje = 1;
 8001554:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <otvaranje_bluetooth+0x48>)
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
	else if (RX_BUFFER[0] == '2')
	{
		flag_aut = 1;
		flag_stanje = 1;
	}
}
 800155a:	e011      	b.n	8001580 <otvaranje_bluetooth+0x38>
	else if(RX_BUFFER[0] == '1')
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <otvaranje_bluetooth+0x44>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b31      	cmp	r3, #49	@ 0x31
 8001562:	d103      	bne.n	800156c <otvaranje_bluetooth+0x24>
		flag_btn = 2;
 8001564:	4b0b      	ldr	r3, [pc, #44]	@ (8001594 <otvaranje_bluetooth+0x4c>)
 8001566:	2202      	movs	r2, #2
 8001568:	701a      	strb	r2, [r3, #0]
}
 800156a:	e009      	b.n	8001580 <otvaranje_bluetooth+0x38>
	else if (RX_BUFFER[0] == '2')
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <otvaranje_bluetooth+0x44>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b32      	cmp	r3, #50	@ 0x32
 8001572:	d105      	bne.n	8001580 <otvaranje_bluetooth+0x38>
		flag_aut = 1;
 8001574:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <otvaranje_bluetooth+0x50>)
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
		flag_stanje = 1;
 800157a:	4b05      	ldr	r3, [pc, #20]	@ (8001590 <otvaranje_bluetooth+0x48>)
 800157c:	2201      	movs	r2, #1
 800157e:	701a      	strb	r2, [r3, #0]
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	2000020c 	.word	0x2000020c
 8001590:	20000208 	.word	0x20000208
 8001594:	20000205 	.word	0x20000205
 8001598:	20000206 	.word	0x20000206

0800159c <ispis_udaljenosti>:

void ispis_udaljenosti(){
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	if(Distance <= 35 && Distance > 25 && flag_vrata==1)
 80015a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001650 <ispis_udaljenosti+0xb4>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	2b23      	cmp	r3, #35	@ 0x23
 80015a6:	d819      	bhi.n	80015dc <ispis_udaljenosti+0x40>
 80015a8:	4b29      	ldr	r3, [pc, #164]	@ (8001650 <ispis_udaljenosti+0xb4>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	2b19      	cmp	r3, #25
 80015ae:	d915      	bls.n	80015dc <ispis_udaljenosti+0x40>
 80015b0:	4b28      	ldr	r3, [pc, #160]	@ (8001654 <ispis_udaljenosti+0xb8>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d111      	bne.n	80015dc <ispis_udaljenosti+0x40>
	{
	  sprintf(msg, "Udaljenost velika:%dcm\r\n", Distance);
 80015b8:	4b25      	ldr	r3, [pc, #148]	@ (8001650 <ispis_udaljenosti+0xb4>)
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	461a      	mov	r2, r3
 80015be:	4926      	ldr	r1, [pc, #152]	@ (8001658 <ispis_udaljenosti+0xbc>)
 80015c0:	4826      	ldr	r0, [pc, #152]	@ (800165c <ispis_udaljenosti+0xc0>)
 80015c2:	f004 fe2f 	bl	8006224 <siprintf>
	  HAL_UART_Transmit_IT(&huart1, (uint8_t *)msg, strlen(msg));
 80015c6:	4825      	ldr	r0, [pc, #148]	@ (800165c <ispis_udaljenosti+0xc0>)
 80015c8:	f7fe fe72 	bl	80002b0 <strlen>
 80015cc:	4603      	mov	r3, r0
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	461a      	mov	r2, r3
 80015d2:	4922      	ldr	r1, [pc, #136]	@ (800165c <ispis_udaljenosti+0xc0>)
 80015d4:	4822      	ldr	r0, [pc, #136]	@ (8001660 <ispis_udaljenosti+0xc4>)
 80015d6:	f002 ff9d 	bl	8004514 <HAL_UART_Transmit_IT>
 80015da:	e037      	b.n	800164c <ispis_udaljenosti+0xb0>
	}
	else if(Distance <= 25 && Distance > 15 && flag_vrata==1)
 80015dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001650 <ispis_udaljenosti+0xb4>)
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	2b19      	cmp	r3, #25
 80015e2:	d819      	bhi.n	8001618 <ispis_udaljenosti+0x7c>
 80015e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <ispis_udaljenosti+0xb4>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	2b0f      	cmp	r3, #15
 80015ea:	d915      	bls.n	8001618 <ispis_udaljenosti+0x7c>
 80015ec:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <ispis_udaljenosti+0xb8>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d111      	bne.n	8001618 <ispis_udaljenosti+0x7c>
	{
      sprintf(msg, "Udaljenost srednja:%dcm\r\n", Distance);
 80015f4:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <ispis_udaljenosti+0xb4>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	491a      	ldr	r1, [pc, #104]	@ (8001664 <ispis_udaljenosti+0xc8>)
 80015fc:	4817      	ldr	r0, [pc, #92]	@ (800165c <ispis_udaljenosti+0xc0>)
 80015fe:	f004 fe11 	bl	8006224 <siprintf>
      HAL_UART_Transmit_IT(&huart1, (uint8_t *)msg, strlen(msg));
 8001602:	4816      	ldr	r0, [pc, #88]	@ (800165c <ispis_udaljenosti+0xc0>)
 8001604:	f7fe fe54 	bl	80002b0 <strlen>
 8001608:	4603      	mov	r3, r0
 800160a:	b29b      	uxth	r3, r3
 800160c:	461a      	mov	r2, r3
 800160e:	4913      	ldr	r1, [pc, #76]	@ (800165c <ispis_udaljenosti+0xc0>)
 8001610:	4813      	ldr	r0, [pc, #76]	@ (8001660 <ispis_udaljenosti+0xc4>)
 8001612:	f002 ff7f 	bl	8004514 <HAL_UART_Transmit_IT>
 8001616:	e019      	b.n	800164c <ispis_udaljenosti+0xb0>
	}
	else if(Distance <= 15 && flag_vrata==1)
 8001618:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <ispis_udaljenosti+0xb4>)
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	2b0f      	cmp	r3, #15
 800161e:	d815      	bhi.n	800164c <ispis_udaljenosti+0xb0>
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <ispis_udaljenosti+0xb8>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d111      	bne.n	800164c <ispis_udaljenosti+0xb0>
	{
	  sprintf(msg, "Udaljenost mala:%dcm\r\n", Distance);
 8001628:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <ispis_udaljenosti+0xb4>)
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	461a      	mov	r2, r3
 800162e:	490e      	ldr	r1, [pc, #56]	@ (8001668 <ispis_udaljenosti+0xcc>)
 8001630:	480a      	ldr	r0, [pc, #40]	@ (800165c <ispis_udaljenosti+0xc0>)
 8001632:	f004 fdf7 	bl	8006224 <siprintf>
	  HAL_UART_Transmit_IT(&huart1, (uint8_t *)msg, strlen(msg));
 8001636:	4809      	ldr	r0, [pc, #36]	@ (800165c <ispis_udaljenosti+0xc0>)
 8001638:	f7fe fe3a 	bl	80002b0 <strlen>
 800163c:	4603      	mov	r3, r0
 800163e:	b29b      	uxth	r3, r3
 8001640:	461a      	mov	r2, r3
 8001642:	4906      	ldr	r1, [pc, #24]	@ (800165c <ispis_udaljenosti+0xc0>)
 8001644:	4806      	ldr	r0, [pc, #24]	@ (8001660 <ispis_udaljenosti+0xc4>)
 8001646:	f002 ff65 	bl	8004514 <HAL_UART_Transmit_IT>
	}
}
 800164a:	e7ff      	b.n	800164c <ispis_udaljenosti+0xb0>
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200001fc 	.word	0x200001fc
 8001654:	20000204 	.word	0x20000204
 8001658:	08009ab0 	.word	0x08009ab0
 800165c:	20000210 	.word	0x20000210
 8001660:	2000035c 	.word	0x2000035c
 8001664:	08009acc 	.word	0x08009acc
 8001668:	08009ae8 	.word	0x08009ae8

0800166c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
    if(huart->Instance == huart1.Instance){
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4b07      	ldr	r3, [pc, #28]	@ (8001698 <HAL_UART_RxCpltCallback+0x2c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	429a      	cmp	r2, r3
 800167e:	d106      	bne.n	800168e <HAL_UART_RxCpltCallback+0x22>
      otvaranje_bluetooth();
 8001680:	f7ff ff62 	bl	8001548 <otvaranje_bluetooth>
      HAL_UART_Receive_IT(&huart1, RX_BUFFER, BUFFER_LEN);
 8001684:	2201      	movs	r2, #1
 8001686:	4905      	ldr	r1, [pc, #20]	@ (800169c <HAL_UART_RxCpltCallback+0x30>)
 8001688:	4803      	ldr	r0, [pc, #12]	@ (8001698 <HAL_UART_RxCpltCallback+0x2c>)
 800168a:	f002 ff79 	bl	8004580 <HAL_UART_Receive_IT>
    }
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	2000035c 	.word	0x2000035c
 800169c:	2000020c 	.word	0x2000020c

080016a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016a4:	f000 fdb8 	bl	8002218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016a8:	f000 f8e8 	bl	800187c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ac:	f7ff fcba 	bl	8001024 <MX_GPIO_Init>
  MX_TIM1_Init();
 80016b0:	f000 fa9c 	bl	8001bec <MX_TIM1_Init>
  MX_TIM2_Init();
 80016b4:	f000 fb1e 	bl	8001cf4 <MX_TIM2_Init>
  MX_TIM8_Init();
 80016b8:	f000 fbb6 	bl	8001e28 <MX_TIM8_Init>
  MX_TIM4_Init();
 80016bc:	f000 fb66 	bl	8001d8c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80016c0:	f000 fd06 	bl	80020d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016c4:	2100      	movs	r1, #0
 80016c6:	485f      	ldr	r0, [pc, #380]	@ (8001844 <main+0x1a4>)
 80016c8:	f002 f828 	bl	800371c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim2);
 80016cc:	485e      	ldr	r0, [pc, #376]	@ (8001848 <main+0x1a8>)
 80016ce:	f001 ff6d 	bl	80035ac <HAL_TIM_Base_Start>
  HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2180      	movs	r1, #128	@ 0x80
 80016d6:	485d      	ldr	r0, [pc, #372]	@ (800184c <main+0x1ac>)
 80016d8:	f001 f984 	bl	80029e4 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start(&htim4);
 80016dc:	485c      	ldr	r0, [pc, #368]	@ (8001850 <main+0x1b0>)
 80016de:	f001 ff65 	bl	80035ac <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart1, RX_BUFFER, BUFFER_LEN);
 80016e2:	2201      	movs	r2, #1
 80016e4:	495b      	ldr	r1, [pc, #364]	@ (8001854 <main+0x1b4>)
 80016e6:	485c      	ldr	r0, [pc, #368]	@ (8001858 <main+0x1b8>)
 80016e8:	f002 ff4a 	bl	8004580 <HAL_UART_Receive_IT>

  while (1)
  {
	  if(flag_stanje == 1)
 80016ec:	4b5b      	ldr	r3, [pc, #364]	@ (800185c <main+0x1bc>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d101      	bne.n	80016f8 <main+0x58>
	  {
		  stanje();
 80016f4:	f7ff ff02 	bl	80014fc <stanje>
	  }

	  switch(flag_btn)
 80016f8:	4b59      	ldr	r3, [pc, #356]	@ (8001860 <main+0x1c0>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	3b01      	subs	r3, #1
 80016fe:	2b03      	cmp	r3, #3
 8001700:	f200 8083 	bhi.w	800180a <main+0x16a>
 8001704:	a201      	add	r2, pc, #4	@ (adr r2, 800170c <main+0x6c>)
 8001706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170a:	bf00      	nop
 800170c:	0800171d 	.word	0x0800171d
 8001710:	0800174d 	.word	0x0800174d
 8001714:	0800177d 	.word	0x0800177d
 8001718:	080017ed 	.word	0x080017ed
	  {
	  case(1):

		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)==0 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==1)
 800171c:	2104      	movs	r1, #4
 800171e:	484b      	ldr	r0, [pc, #300]	@ (800184c <main+0x1ac>)
 8001720:	f001 f948 	bl	80029b4 <HAL_GPIO_ReadPin>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10c      	bne.n	8001744 <main+0xa4>
 800172a:	2120      	movs	r1, #32
 800172c:	484d      	ldr	r0, [pc, #308]	@ (8001864 <main+0x1c4>)
 800172e:	f001 f941 	bl	80029b4 <HAL_GPIO_ReadPin>
 8001732:	4603      	mov	r3, r0
 8001734:	2b01      	cmp	r3, #1
 8001736:	d105      	bne.n	8001744 <main+0xa4>
		  	  	{
		  			  otvaranje_vrata();
 8001738:	f7ff fd5c 	bl	80011f4 <otvaranje_vrata>
		  			  flag_vrata = 1;
 800173c:	4b4a      	ldr	r3, [pc, #296]	@ (8001868 <main+0x1c8>)
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
		  	  	}
		  else
		  {
			  flag_btn = 0;
		  }
	  	  break;
 8001742:	e062      	b.n	800180a <main+0x16a>
			  flag_btn = 0;
 8001744:	4b46      	ldr	r3, [pc, #280]	@ (8001860 <main+0x1c0>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
	  	  break;
 800174a:	e05e      	b.n	800180a <main+0x16a>

	  case(2):

		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)==1)
 800174c:	2120      	movs	r1, #32
 800174e:	4845      	ldr	r0, [pc, #276]	@ (8001864 <main+0x1c4>)
 8001750:	f001 f930 	bl	80029b4 <HAL_GPIO_ReadPin>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d10c      	bne.n	8001774 <main+0xd4>
 800175a:	2104      	movs	r1, #4
 800175c:	483b      	ldr	r0, [pc, #236]	@ (800184c <main+0x1ac>)
 800175e:	f001 f929 	bl	80029b4 <HAL_GPIO_ReadPin>
 8001762:	4603      	mov	r3, r0
 8001764:	2b01      	cmp	r3, #1
 8001766:	d105      	bne.n	8001774 <main+0xd4>
		 	  	  	{
		 	  			  zatvaranje_vrata();
 8001768:	f7ff fd80 	bl	800126c <zatvaranje_vrata>
		 	  			  flag_vrata = 0;
 800176c:	4b3e      	ldr	r3, [pc, #248]	@ (8001868 <main+0x1c8>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
		 	  	  	}
		  else
		  		  {
		  			  flag_btn = 0;
		  		  }
	  	  break;
 8001772:	e04a      	b.n	800180a <main+0x16a>
		  			  flag_btn = 0;
 8001774:	4b3a      	ldr	r3, [pc, #232]	@ (8001860 <main+0x1c0>)
 8001776:	2200      	movs	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]
	  	  break;
 800177a:	e046      	b.n	800180a <main+0x16a>

	  case(3):
		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)==1)
 800177c:	2104      	movs	r1, #4
 800177e:	4833      	ldr	r0, [pc, #204]	@ (800184c <main+0x1ac>)
 8001780:	f001 f918 	bl	80029b4 <HAL_GPIO_ReadPin>
 8001784:	4603      	mov	r3, r0
 8001786:	2b01      	cmp	r3, #1
 8001788:	d13c      	bne.n	8001804 <main+0x164>
				  	{
				  	  	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0); //stop PWM signal
 800178a:	4b2e      	ldr	r3, [pc, #184]	@ (8001844 <main+0x1a4>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2200      	movs	r2, #0
 8001790:	635a      	str	r2, [r3, #52]	@ 0x34
			  			  if(stanje_vozila==2 && flag_aut==1)
 8001792:	4b36      	ldr	r3, [pc, #216]	@ (800186c <main+0x1cc>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d10e      	bne.n	80017b8 <main+0x118>
 800179a:	4b35      	ldr	r3, [pc, #212]	@ (8001870 <main+0x1d0>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d10a      	bne.n	80017b8 <main+0x118>
			  			  {
			  				  if(Distance < 15)
 80017a2:	4b34      	ldr	r3, [pc, #208]	@ (8001874 <main+0x1d4>)
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	2b0e      	cmp	r3, #14
 80017a8:	d81f      	bhi.n	80017ea <main+0x14a>
			  				  {
			  					  flag_btn=2;
 80017aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001860 <main+0x1c0>)
 80017ac:	2202      	movs	r2, #2
 80017ae:	701a      	strb	r2, [r3, #0]
			  					  flag_aut=0;
 80017b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001870 <main+0x1d0>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]
			  				  if(Distance < 15)
 80017b6:	e018      	b.n	80017ea <main+0x14a>
			  				  }
			  			  }
			  			  else if(stanje_vozila==1 && flag_aut==1)
 80017b8:	4b2c      	ldr	r3, [pc, #176]	@ (800186c <main+0x1cc>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d121      	bne.n	8001804 <main+0x164>
 80017c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001870 <main+0x1d0>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d11d      	bne.n	8001804 <main+0x164>
			  			  {
			  				  ultrazvucni();
 80017c8:	f7ff fd8e 	bl	80012e8 <ultrazvucni>
			  				  if(Distance > 60)
 80017cc:	4b29      	ldr	r3, [pc, #164]	@ (8001874 <main+0x1d4>)
 80017ce:	881b      	ldrh	r3, [r3, #0]
 80017d0:	2b3c      	cmp	r3, #60	@ 0x3c
 80017d2:	d917      	bls.n	8001804 <main+0x164>
			  				  {
			  					  HAL_Delay(2000);
 80017d4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017d8:	f000 fd90 	bl	80022fc <HAL_Delay>
			  					  flag_btn=2;
 80017dc:	4b20      	ldr	r3, [pc, #128]	@ (8001860 <main+0x1c0>)
 80017de:	2202      	movs	r2, #2
 80017e0:	701a      	strb	r2, [r3, #0]
			  					  flag_aut=0;
 80017e2:	4b23      	ldr	r3, [pc, #140]	@ (8001870 <main+0x1d0>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
			  				  }
			  			  }
				  	}
	  	  break;
 80017e8:	e00c      	b.n	8001804 <main+0x164>
 80017ea:	e00b      	b.n	8001804 <main+0x164>

	  case(4):
	  	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==1)
 80017ec:	2120      	movs	r1, #32
 80017ee:	481d      	ldr	r0, [pc, #116]	@ (8001864 <main+0x1c4>)
 80017f0:	f001 f8e0 	bl	80029b4 <HAL_GPIO_ReadPin>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d106      	bne.n	8001808 <main+0x168>
	  			 	{
	  			 	  	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);  //stop PWM signal
 80017fa:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <main+0x1a4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2200      	movs	r2, #0
 8001800:	635a      	str	r2, [r3, #52]	@ 0x34
	  			 	}
	  	  break;
 8001802:	e001      	b.n	8001808 <main+0x168>
	  	  break;
 8001804:	bf00      	nop
 8001806:	e000      	b.n	800180a <main+0x16a>
	  	  break;
 8001808:	bf00      	nop
	  }


	 if (flag_vrata==1 && stanje_vozila==2)
 800180a:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <main+0x1c8>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d10d      	bne.n	800182e <main+0x18e>
 8001812:	4b16      	ldr	r3, [pc, #88]	@ (800186c <main+0x1cc>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b02      	cmp	r3, #2
 8001818:	d109      	bne.n	800182e <main+0x18e>
	  {
		  ultrazvucni();
 800181a:	f7ff fd65 	bl	80012e8 <ultrazvucni>
		  ispis_udaljenosti();
 800181e:	f7ff febd 	bl	800159c <ispis_udaljenosti>
		  buzzer();
 8001822:	f7ff fe03 	bl	800142c <buzzer>
		  HAL_Delay(200);
 8001826:	20c8      	movs	r0, #200	@ 0xc8
 8001828:	f000 fd68 	bl	80022fc <HAL_Delay>
 800182c:	e008      	b.n	8001840 <main+0x1a0>
	  }
	 else if(flag_vrata==0)
 800182e:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <main+0x1c8>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	f47f af5a 	bne.w	80016ec <main+0x4c>
	 {
		 HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8001838:	2100      	movs	r1, #0
 800183a:	480f      	ldr	r0, [pc, #60]	@ (8001878 <main+0x1d8>)
 800183c:	f002 f836 	bl	80038ac <HAL_TIM_PWM_Stop>
	  if(flag_stanje == 1)
 8001840:	e754      	b.n	80016ec <main+0x4c>
 8001842:	bf00      	nop
 8001844:	2000023c 	.word	0x2000023c
 8001848:	20000284 	.word	0x20000284
 800184c:	40020800 	.word	0x40020800
 8001850:	200002cc 	.word	0x200002cc
 8001854:	2000020c 	.word	0x2000020c
 8001858:	2000035c 	.word	0x2000035c
 800185c:	20000208 	.word	0x20000208
 8001860:	20000205 	.word	0x20000205
 8001864:	40020000 	.word	0x40020000
 8001868:	20000204 	.word	0x20000204
 800186c:	20000207 	.word	0x20000207
 8001870:	20000206 	.word	0x20000206
 8001874:	200001fc 	.word	0x200001fc
 8001878:	20000314 	.word	0x20000314

0800187c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b094      	sub	sp, #80	@ 0x50
 8001880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001882:	f107 031c 	add.w	r3, r7, #28
 8001886:	2234      	movs	r2, #52	@ 0x34
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f004 fd2d 	bl	80062ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001890:	f107 0308 	add.w	r3, r7, #8
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a0:	2300      	movs	r3, #0
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	4b29      	ldr	r3, [pc, #164]	@ (800194c <SystemClock_Config+0xd0>)
 80018a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a8:	4a28      	ldr	r2, [pc, #160]	@ (800194c <SystemClock_Config+0xd0>)
 80018aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b0:	4b26      	ldr	r3, [pc, #152]	@ (800194c <SystemClock_Config+0xd0>)
 80018b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b8:	607b      	str	r3, [r7, #4]
 80018ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018bc:	2300      	movs	r3, #0
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	4b23      	ldr	r3, [pc, #140]	@ (8001950 <SystemClock_Config+0xd4>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80018c8:	4a21      	ldr	r2, [pc, #132]	@ (8001950 <SystemClock_Config+0xd4>)
 80018ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001950 <SystemClock_Config+0xd4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018d8:	603b      	str	r3, [r7, #0]
 80018da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018dc:	2302      	movs	r3, #2
 80018de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e0:	2301      	movs	r3, #1
 80018e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018e4:	2310      	movs	r3, #16
 80018e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018e8:	2302      	movs	r3, #2
 80018ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018ec:	2300      	movs	r3, #0
 80018ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018f0:	2308      	movs	r3, #8
 80018f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80018f4:	2348      	movs	r3, #72	@ 0x48
 80018f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018f8:	2302      	movs	r3, #2
 80018fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80018fc:	2302      	movs	r3, #2
 80018fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001900:	2302      	movs	r3, #2
 8001902:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001904:	f107 031c 	add.w	r3, r7, #28
 8001908:	4618      	mov	r0, r3
 800190a:	f001 fb61 	bl	8002fd0 <HAL_RCC_OscConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001914:	f000 f81e 	bl	8001954 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001918:	230f      	movs	r3, #15
 800191a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800191c:	2302      	movs	r3, #2
 800191e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001920:	2300      	movs	r3, #0
 8001922:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001924:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001928:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800192a:	2300      	movs	r3, #0
 800192c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	2102      	movs	r1, #2
 8001934:	4618      	mov	r0, r3
 8001936:	f001 f887 	bl	8002a48 <HAL_RCC_ClockConfig>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001940:	f000 f808 	bl	8001954 <Error_Handler>
  }
}
 8001944:	bf00      	nop
 8001946:	3750      	adds	r7, #80	@ 0x50
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40023800 	.word	0x40023800
 8001950:	40007000 	.word	0x40007000

08001954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001958:	b672      	cpsid	i
}
 800195a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800195c:	bf00      	nop
 800195e:	e7fd      	b.n	800195c <Error_Handler+0x8>

08001960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
 800196a:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <HAL_MspInit+0x4c>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196e:	4a0f      	ldr	r2, [pc, #60]	@ (80019ac <HAL_MspInit+0x4c>)
 8001970:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001974:	6453      	str	r3, [r2, #68]	@ 0x44
 8001976:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <HAL_MspInit+0x4c>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	603b      	str	r3, [r7, #0]
 8001986:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <HAL_MspInit+0x4c>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4a08      	ldr	r2, [pc, #32]	@ (80019ac <HAL_MspInit+0x4c>)
 800198c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001990:	6413      	str	r3, [r2, #64]	@ 0x40
 8001992:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <HAL_MspInit+0x4c>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800

080019b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <NMI_Handler+0x4>

080019b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <HardFault_Handler+0x4>

080019c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <MemManage_Handler+0x4>

080019c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <BusFault_Handler+0x4>

080019d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <UsageFault_Handler+0x4>

080019d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a06:	f000 fc59 	bl	80022bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a14:	4802      	ldr	r0, [pc, #8]	@ (8001a20 <USART1_IRQHandler+0x10>)
 8001a16:	f002 fdd9 	bl	80045cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	2000035c 	.word	0x2000035c

08001a24 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(zatvaranje_vrata_interruptom_Pin);
 8001a28:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001a2c:	f000 fff4 	bl	8002a18 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(otvaranje_vrata_interruptom_Pin);
 8001a30:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001a34:	f000 fff0 	bl	8002a18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  return 1;
 8001a40:	2301      	movs	r3, #1
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <_kill>:

int _kill(int pid, int sig)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a56:	f004 fc9b 	bl	8006390 <__errno>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2216      	movs	r2, #22
 8001a5e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <_exit>:

void _exit (int status)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a74:	f04f 31ff 	mov.w	r1, #4294967295
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff ffe7 	bl	8001a4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a7e:	bf00      	nop
 8001a80:	e7fd      	b.n	8001a7e <_exit+0x12>

08001a82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b086      	sub	sp, #24
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	60f8      	str	r0, [r7, #12]
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	e00a      	b.n	8001aaa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a94:	f3af 8000 	nop.w
 8001a98:	4601      	mov	r1, r0
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	60ba      	str	r2, [r7, #8]
 8001aa0:	b2ca      	uxtb	r2, r1
 8001aa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	dbf0      	blt.n	8001a94 <_read+0x12>
  }

  return len;
 8001ab2:	687b      	ldr	r3, [r7, #4]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
 8001acc:	e009      	b.n	8001ae2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	1c5a      	adds	r2, r3, #1
 8001ad2:	60ba      	str	r2, [r7, #8]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	dbf1      	blt.n	8001ace <_write+0x12>
  }
  return len;
 8001aea:	687b      	ldr	r3, [r7, #4]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_close>:

int _close(int file)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001afc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b1c:	605a      	str	r2, [r3, #4]
  return 0;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <_isatty>:

int _isatty(int file)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b34:	2301      	movs	r3, #1
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b085      	sub	sp, #20
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	60f8      	str	r0, [r7, #12]
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b64:	4a14      	ldr	r2, [pc, #80]	@ (8001bb8 <_sbrk+0x5c>)
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <_sbrk+0x60>)
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d102      	bne.n	8001b7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b78:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <_sbrk+0x64>)
 8001b7a:	4a12      	ldr	r2, [pc, #72]	@ (8001bc4 <_sbrk+0x68>)
 8001b7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d207      	bcs.n	8001b9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b8c:	f004 fc00 	bl	8006390 <__errno>
 8001b90:	4603      	mov	r3, r0
 8001b92:	220c      	movs	r2, #12
 8001b94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9a:	e009      	b.n	8001bb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba2:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <_sbrk+0x64>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4413      	add	r3, r2
 8001baa:	4a05      	ldr	r2, [pc, #20]	@ (8001bc0 <_sbrk+0x64>)
 8001bac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bae:	68fb      	ldr	r3, [r7, #12]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20020000 	.word	0x20020000
 8001bbc:	00000400 	.word	0x00000400
 8001bc0:	20000238 	.word	0x20000238
 8001bc4:	200004f8 	.word	0x200004f8

08001bc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bcc:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <SystemInit+0x20>)
 8001bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bd2:	4a05      	ldr	r2, [pc, #20]	@ (8001be8 <SystemInit+0x20>)
 8001bd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b092      	sub	sp, #72	@ 0x48
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
 8001c0c:	615a      	str	r2, [r3, #20]
 8001c0e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	2220      	movs	r2, #32
 8001c14:	2100      	movs	r1, #0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f004 fb67 	bl	80062ea <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c1c:	4b33      	ldr	r3, [pc, #204]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c1e:	4a34      	ldr	r2, [pc, #208]	@ (8001cf0 <MX_TIM1_Init+0x104>)
 8001c20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001c22:	4b32      	ldr	r3, [pc, #200]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c24:	2247      	movs	r2, #71	@ 0x47
 8001c26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c28:	4b30      	ldr	r3, [pc, #192]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c30:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c34:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c36:	4b2d      	ldr	r3, [pc, #180]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c42:	4b2a      	ldr	r3, [pc, #168]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c48:	4828      	ldr	r0, [pc, #160]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c4a:	f001 fd17 	bl	800367c <HAL_TIM_PWM_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001c54:	f7ff fe7e 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c60:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c64:	4619      	mov	r1, r3
 8001c66:	4821      	ldr	r0, [pc, #132]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c68:	f002 fb36 	bl	80042d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001c72:	f7ff fe6f 	bl	8001954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c76:	2360      	movs	r3, #96	@ 0x60
 8001c78:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c82:	2300      	movs	r3, #0
 8001c84:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c96:	2200      	movs	r2, #0
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4814      	ldr	r0, [pc, #80]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001c9c:	f001 fe76 	bl	800398c <HAL_TIM_PWM_ConfigChannel>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001ca6:	f7ff fe55 	bl	8001954 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cc2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cc8:	1d3b      	adds	r3, r7, #4
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4807      	ldr	r0, [pc, #28]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001cce:	f002 fb7f 	bl	80043d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001cd8:	f7ff fe3c 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cdc:	4803      	ldr	r0, [pc, #12]	@ (8001cec <MX_TIM1_Init+0x100>)
 8001cde:	f000 f995 	bl	800200c <HAL_TIM_MspPostInit>

}
 8001ce2:	bf00      	nop
 8001ce4:	3748      	adds	r7, #72	@ 0x48
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000023c 	.word	0x2000023c
 8001cf0:	40010000 	.word	0x40010000

08001cf4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cfa:	f107 0308 	add.w	r3, r7, #8
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d08:	463b      	mov	r3, r7
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d10:	4b1d      	ldr	r3, [pc, #116]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001d18:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d1a:	2247      	movs	r2, #71	@ 0x47
 8001d1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001d24:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d2c:	4b16      	ldr	r3, [pc, #88]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d38:	4813      	ldr	r0, [pc, #76]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d3a:	f001 fbe7 	bl	800350c <HAL_TIM_Base_Init>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d44:	f7ff fe06 	bl	8001954 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d4e:	f107 0308 	add.w	r3, r7, #8
 8001d52:	4619      	mov	r1, r3
 8001d54:	480c      	ldr	r0, [pc, #48]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d56:	f001 fedb 	bl	8003b10 <HAL_TIM_ConfigClockSource>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d60:	f7ff fdf8 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d64:	2300      	movs	r3, #0
 8001d66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4805      	ldr	r0, [pc, #20]	@ (8001d88 <MX_TIM2_Init+0x94>)
 8001d72:	f002 fab1 	bl	80042d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d7c:	f7ff fdea 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d80:	bf00      	nop
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000284 	.word	0x20000284

08001d8c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d92:	f107 0308 	add.w	r3, r7, #8
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da0:	463b      	mov	r3, r7
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001da8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001daa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e24 <MX_TIM4_Init+0x98>)
 8001dac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001dae:	4b1c      	ldr	r3, [pc, #112]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001db0:	2247      	movs	r2, #71	@ 0x47
 8001db2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001dba:	4b19      	ldr	r3, [pc, #100]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001dbc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dc0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc2:	4b17      	ldr	r3, [pc, #92]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dc8:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dce:	4814      	ldr	r0, [pc, #80]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001dd0:	f001 fb9c 	bl	800350c <HAL_TIM_Base_Init>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001dda:	f7ff fdbb 	bl	8001954 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001de2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001de4:	f107 0308 	add.w	r3, r7, #8
 8001de8:	4619      	mov	r1, r3
 8001dea:	480d      	ldr	r0, [pc, #52]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001dec:	f001 fe90 	bl	8003b10 <HAL_TIM_ConfigClockSource>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001df6:	f7ff fdad 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e02:	463b      	mov	r3, r7
 8001e04:	4619      	mov	r1, r3
 8001e06:	4806      	ldr	r0, [pc, #24]	@ (8001e20 <MX_TIM4_Init+0x94>)
 8001e08:	f002 fa66 	bl	80042d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001e12:	f7ff fd9f 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e16:	bf00      	nop
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200002cc 	.word	0x200002cc
 8001e24:	40000800 	.word	0x40000800

08001e28 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b092      	sub	sp, #72	@ 0x48
 8001e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e2e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
 8001e48:	615a      	str	r2, [r3, #20]
 8001e4a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	2220      	movs	r2, #32
 8001e50:	2100      	movs	r1, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f004 fa49 	bl	80062ea <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001e58:	4b33      	ldr	r3, [pc, #204]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e5a:	4a34      	ldr	r2, [pc, #208]	@ (8001f2c <MX_TIM8_Init+0x104>)
 8001e5c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 72-1;
 8001e5e:	4b32      	ldr	r3, [pc, #200]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e60:	2247      	movs	r2, #71	@ 0x47
 8001e62:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e64:	4b30      	ldr	r3, [pc, #192]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e70:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e72:	4b2d      	ldr	r3, [pc, #180]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001e78:	4b2b      	ldr	r3, [pc, #172]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001e84:	4828      	ldr	r0, [pc, #160]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001e86:	f001 fbf9 	bl	800367c <HAL_TIM_PWM_Init>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8001e90:	f7ff fd60 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e94:	2300      	movs	r3, #0
 8001e96:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001e9c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4821      	ldr	r0, [pc, #132]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001ea4:	f002 fa18 	bl	80042d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001eae:	f7ff fd51 	bl	8001954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eb2:	2360      	movs	r3, #96	@ 0x60
 8001eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ece:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4814      	ldr	r0, [pc, #80]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001ed8:	f001 fd58 	bl	800398c <HAL_TIM_PWM_ConfigChannel>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8001ee2:	f7ff fd37 	bl	8001954 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001efa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001efe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	4619      	mov	r1, r3
 8001f08:	4807      	ldr	r0, [pc, #28]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001f0a:	f002 fa61 	bl	80043d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 8001f14:	f7ff fd1e 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001f18:	4803      	ldr	r0, [pc, #12]	@ (8001f28 <MX_TIM8_Init+0x100>)
 8001f1a:	f000 f877 	bl	800200c <HAL_TIM_MspPostInit>

}
 8001f1e:	bf00      	nop
 8001f20:	3748      	adds	r7, #72	@ 0x48
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000314 	.word	0x20000314
 8001f2c:	40010400 	.word	0x40010400

08001f30 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a15      	ldr	r2, [pc, #84]	@ (8001f94 <HAL_TIM_PWM_MspInit+0x64>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d10e      	bne.n	8001f60 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <HAL_TIM_PWM_MspInit+0x68>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4a:	4a13      	ldr	r2, [pc, #76]	@ (8001f98 <HAL_TIM_PWM_MspInit+0x68>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f52:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <HAL_TIM_PWM_MspInit+0x68>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001f5e:	e012      	b.n	8001f86 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM8)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a0d      	ldr	r2, [pc, #52]	@ (8001f9c <HAL_TIM_PWM_MspInit+0x6c>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d10d      	bne.n	8001f86 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <HAL_TIM_PWM_MspInit+0x68>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	4a09      	ldr	r2, [pc, #36]	@ (8001f98 <HAL_TIM_PWM_MspInit+0x68>)
 8001f74:	f043 0302 	orr.w	r3, r3, #2
 8001f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7a:	4b07      	ldr	r3, [pc, #28]	@ (8001f98 <HAL_TIM_PWM_MspInit+0x68>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	60bb      	str	r3, [r7, #8]
 8001f84:	68bb      	ldr	r3, [r7, #8]
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	40010000 	.word	0x40010000
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40010400 	.word	0x40010400

08001fa0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb0:	d10e      	bne.n	8001fd0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	4b13      	ldr	r3, [pc, #76]	@ (8002004 <HAL_TIM_Base_MspInit+0x64>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <HAL_TIM_Base_MspInit+0x64>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc2:	4b10      	ldr	r3, [pc, #64]	@ (8002004 <HAL_TIM_Base_MspInit+0x64>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001fce:	e012      	b.n	8001ff6 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM4)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8002008 <HAL_TIM_Base_MspInit+0x68>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d10d      	bne.n	8001ff6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	4b09      	ldr	r3, [pc, #36]	@ (8002004 <HAL_TIM_Base_MspInit+0x64>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	4a08      	ldr	r2, [pc, #32]	@ (8002004 <HAL_TIM_Base_MspInit+0x64>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fea:	4b06      	ldr	r3, [pc, #24]	@ (8002004 <HAL_TIM_Base_MspInit+0x64>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
}
 8001ff6:	bf00      	nop
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	40000800 	.word	0x40000800

0800200c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08a      	sub	sp, #40	@ 0x28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
 8002022:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a24      	ldr	r2, [pc, #144]	@ (80020bc <HAL_TIM_MspPostInit+0xb0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d11f      	bne.n	800206e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	4b23      	ldr	r3, [pc, #140]	@ (80020c0 <HAL_TIM_MspPostInit+0xb4>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a22      	ldr	r2, [pc, #136]	@ (80020c0 <HAL_TIM_MspPostInit+0xb4>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b20      	ldr	r3, [pc, #128]	@ (80020c0 <HAL_TIM_MspPostInit+0xb4>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800204a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800204e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002050:	2302      	movs	r3, #2
 8002052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002058:	2300      	movs	r3, #0
 800205a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800205c:	2301      	movs	r3, #1
 800205e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	4817      	ldr	r0, [pc, #92]	@ (80020c4 <HAL_TIM_MspPostInit+0xb8>)
 8002068:	f000 fb10 	bl	800268c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800206c:	e022      	b.n	80020b4 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM8)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a15      	ldr	r2, [pc, #84]	@ (80020c8 <HAL_TIM_MspPostInit+0xbc>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d11d      	bne.n	80020b4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <HAL_TIM_MspPostInit+0xb4>)
 800207e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002080:	4a0f      	ldr	r2, [pc, #60]	@ (80020c0 <HAL_TIM_MspPostInit+0xb4>)
 8002082:	f043 0304 	orr.w	r3, r3, #4
 8002086:	6313      	str	r3, [r2, #48]	@ 0x30
 8002088:	4b0d      	ldr	r3, [pc, #52]	@ (80020c0 <HAL_TIM_MspPostInit+0xb4>)
 800208a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002094:	2340      	movs	r3, #64	@ 0x40
 8002096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	2302      	movs	r3, #2
 800209a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a0:	2300      	movs	r3, #0
 80020a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80020a4:	2303      	movs	r3, #3
 80020a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	4619      	mov	r1, r3
 80020ae:	4807      	ldr	r0, [pc, #28]	@ (80020cc <HAL_TIM_MspPostInit+0xc0>)
 80020b0:	f000 faec 	bl	800268c <HAL_GPIO_Init>
}
 80020b4:	bf00      	nop
 80020b6:	3728      	adds	r7, #40	@ 0x28
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40010000 	.word	0x40010000
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40020000 	.word	0x40020000
 80020c8:	40010400 	.word	0x40010400
 80020cc:	40020800 	.word	0x40020800

080020d0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020d4:	4b11      	ldr	r3, [pc, #68]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 80020d6:	4a12      	ldr	r2, [pc, #72]	@ (8002120 <MX_USART1_UART_Init+0x50>)
 80020d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 80020dc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80020e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020e8:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020ee:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020f4:	4b09      	ldr	r3, [pc, #36]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 80020f6:	220c      	movs	r2, #12
 80020f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020fa:	4b08      	ldr	r3, [pc, #32]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002100:	4b06      	ldr	r3, [pc, #24]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002106:	4805      	ldr	r0, [pc, #20]	@ (800211c <MX_USART1_UART_Init+0x4c>)
 8002108:	f002 f9b4 	bl	8004474 <HAL_UART_Init>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002112:	f7ff fc1f 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	2000035c 	.word	0x2000035c
 8002120:	40011000 	.word	0x40011000

08002124 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1d      	ldr	r2, [pc, #116]	@ (80021b8 <HAL_UART_MspInit+0x94>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d134      	bne.n	80021b0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <HAL_UART_MspInit+0x98>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	4a1b      	ldr	r2, [pc, #108]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002150:	f043 0310 	orr.w	r3, r3, #16
 8002154:	6453      	str	r3, [r2, #68]	@ 0x44
 8002156:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	f003 0310 	and.w	r3, r3, #16
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <HAL_UART_MspInit+0x98>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6313      	str	r3, [r2, #48]	@ 0x30
 8002172:	4b12      	ldr	r3, [pc, #72]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800217e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218c:	2303      	movs	r3, #3
 800218e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002190:	2307      	movs	r3, #7
 8002192:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	4619      	mov	r1, r3
 800219a:	4809      	ldr	r0, [pc, #36]	@ (80021c0 <HAL_UART_MspInit+0x9c>)
 800219c:	f000 fa76 	bl	800268c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 80021a0:	2200      	movs	r2, #0
 80021a2:	2104      	movs	r1, #4
 80021a4:	2025      	movs	r0, #37	@ 0x25
 80021a6:	f000 f9a8 	bl	80024fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021aa:	2025      	movs	r0, #37	@ 0x25
 80021ac:	f000 f9c1 	bl	8002532 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80021b0:	bf00      	nop
 80021b2:	3728      	adds	r7, #40	@ 0x28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40011000 	.word	0x40011000
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000

080021c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021c8:	f7ff fcfe 	bl	8001bc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021cc:	480c      	ldr	r0, [pc, #48]	@ (8002200 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021ce:	490d      	ldr	r1, [pc, #52]	@ (8002204 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002208 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021d4:	e002      	b.n	80021dc <LoopCopyDataInit>

080021d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021da:	3304      	adds	r3, #4

080021dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021e0:	d3f9      	bcc.n	80021d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002210 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021e8:	e001      	b.n	80021ee <LoopFillZerobss>

080021ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021ec:	3204      	adds	r2, #4

080021ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021f0:	d3fb      	bcc.n	80021ea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021f2:	f004 f8d3 	bl	800639c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021f6:	f7ff fa53 	bl	80016a0 <main>
  bx  lr    
 80021fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002204:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002208:	08009f58 	.word	0x08009f58
  ldr r2, =_sbss
 800220c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002210:	200004f4 	.word	0x200004f4

08002214 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002214:	e7fe      	b.n	8002214 <ADC_IRQHandler>
	...

08002218 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800221c:	4b0e      	ldr	r3, [pc, #56]	@ (8002258 <HAL_Init+0x40>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a0d      	ldr	r2, [pc, #52]	@ (8002258 <HAL_Init+0x40>)
 8002222:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002226:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002228:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <HAL_Init+0x40>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <HAL_Init+0x40>)
 800222e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002232:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002234:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <HAL_Init+0x40>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a07      	ldr	r2, [pc, #28]	@ (8002258 <HAL_Init+0x40>)
 800223a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800223e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002240:	2003      	movs	r0, #3
 8002242:	f000 f94f 	bl	80024e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002246:	200f      	movs	r0, #15
 8002248:	f000 f808 	bl	800225c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800224c:	f7ff fb88 	bl	8001960 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40023c00 	.word	0x40023c00

0800225c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002264:	4b12      	ldr	r3, [pc, #72]	@ (80022b0 <HAL_InitTick+0x54>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_InitTick+0x58>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4619      	mov	r1, r3
 800226e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002272:	fbb3 f3f1 	udiv	r3, r3, r1
 8002276:	fbb2 f3f3 	udiv	r3, r2, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f000 f967 	bl	800254e <HAL_SYSTICK_Config>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e00e      	b.n	80022a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b0f      	cmp	r3, #15
 800228e:	d80a      	bhi.n	80022a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002290:	2200      	movs	r2, #0
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	f04f 30ff 	mov.w	r0, #4294967295
 8002298:	f000 f92f 	bl	80024fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800229c:	4a06      	ldr	r2, [pc, #24]	@ (80022b8 <HAL_InitTick+0x5c>)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	e000      	b.n	80022a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	20000000 	.word	0x20000000
 80022b4:	20000008 	.word	0x20000008
 80022b8:	20000004 	.word	0x20000004

080022bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022c0:	4b06      	ldr	r3, [pc, #24]	@ (80022dc <HAL_IncTick+0x20>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	461a      	mov	r2, r3
 80022c6:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <HAL_IncTick+0x24>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4413      	add	r3, r2
 80022cc:	4a04      	ldr	r2, [pc, #16]	@ (80022e0 <HAL_IncTick+0x24>)
 80022ce:	6013      	str	r3, [r2, #0]
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	20000008 	.word	0x20000008
 80022e0:	200003a4 	.word	0x200003a4

080022e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  return uwTick;
 80022e8:	4b03      	ldr	r3, [pc, #12]	@ (80022f8 <HAL_GetTick+0x14>)
 80022ea:	681b      	ldr	r3, [r3, #0]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	200003a4 	.word	0x200003a4

080022fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002304:	f7ff ffee 	bl	80022e4 <HAL_GetTick>
 8002308:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002314:	d005      	beq.n	8002322 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002316:	4b0a      	ldr	r3, [pc, #40]	@ (8002340 <HAL_Delay+0x44>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	461a      	mov	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	4413      	add	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002322:	bf00      	nop
 8002324:	f7ff ffde 	bl	80022e4 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	429a      	cmp	r2, r3
 8002332:	d8f7      	bhi.n	8002324 <HAL_Delay+0x28>
  {
  }
}
 8002334:	bf00      	nop
 8002336:	bf00      	nop
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000008 	.word	0x20000008

08002344 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002354:	4b0c      	ldr	r3, [pc, #48]	@ (8002388 <__NVIC_SetPriorityGrouping+0x44>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002360:	4013      	ands	r3, r2
 8002362:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800236c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002370:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002374:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002376:	4a04      	ldr	r2, [pc, #16]	@ (8002388 <__NVIC_SetPriorityGrouping+0x44>)
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	60d3      	str	r3, [r2, #12]
}
 800237c:	bf00      	nop
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002390:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	0a1b      	lsrs	r3, r3, #8
 8002396:	f003 0307 	and.w	r3, r3, #7
}
 800239a:	4618      	mov	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	db0b      	blt.n	80023d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	f003 021f 	and.w	r2, r3, #31
 80023c0:	4907      	ldr	r1, [pc, #28]	@ (80023e0 <__NVIC_EnableIRQ+0x38>)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	095b      	lsrs	r3, r3, #5
 80023c8:	2001      	movs	r0, #1
 80023ca:	fa00 f202 	lsl.w	r2, r0, r2
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	e000e100 	.word	0xe000e100

080023e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	6039      	str	r1, [r7, #0]
 80023ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	db0a      	blt.n	800240e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	490c      	ldr	r1, [pc, #48]	@ (8002430 <__NVIC_SetPriority+0x4c>)
 80023fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002402:	0112      	lsls	r2, r2, #4
 8002404:	b2d2      	uxtb	r2, r2
 8002406:	440b      	add	r3, r1
 8002408:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800240c:	e00a      	b.n	8002424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4908      	ldr	r1, [pc, #32]	@ (8002434 <__NVIC_SetPriority+0x50>)
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	3b04      	subs	r3, #4
 800241c:	0112      	lsls	r2, r2, #4
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	440b      	add	r3, r1
 8002422:	761a      	strb	r2, [r3, #24]
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	e000e100 	.word	0xe000e100
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002438:	b480      	push	{r7}
 800243a:	b089      	sub	sp, #36	@ 0x24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f1c3 0307 	rsb	r3, r3, #7
 8002452:	2b04      	cmp	r3, #4
 8002454:	bf28      	it	cs
 8002456:	2304      	movcs	r3, #4
 8002458:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3304      	adds	r3, #4
 800245e:	2b06      	cmp	r3, #6
 8002460:	d902      	bls.n	8002468 <NVIC_EncodePriority+0x30>
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	3b03      	subs	r3, #3
 8002466:	e000      	b.n	800246a <NVIC_EncodePriority+0x32>
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	f04f 32ff 	mov.w	r2, #4294967295
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43da      	mvns	r2, r3
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	401a      	ands	r2, r3
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002480:	f04f 31ff 	mov.w	r1, #4294967295
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	43d9      	mvns	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002490:	4313      	orrs	r3, r2
         );
}
 8002492:	4618      	mov	r0, r3
 8002494:	3724      	adds	r7, #36	@ 0x24
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
	...

080024a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3b01      	subs	r3, #1
 80024ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024b0:	d301      	bcc.n	80024b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024b2:	2301      	movs	r3, #1
 80024b4:	e00f      	b.n	80024d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024b6:	4a0a      	ldr	r2, [pc, #40]	@ (80024e0 <SysTick_Config+0x40>)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024be:	210f      	movs	r1, #15
 80024c0:	f04f 30ff 	mov.w	r0, #4294967295
 80024c4:	f7ff ff8e 	bl	80023e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024c8:	4b05      	ldr	r3, [pc, #20]	@ (80024e0 <SysTick_Config+0x40>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ce:	4b04      	ldr	r3, [pc, #16]	@ (80024e0 <SysTick_Config+0x40>)
 80024d0:	2207      	movs	r2, #7
 80024d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	e000e010 	.word	0xe000e010

080024e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f7ff ff29 	bl	8002344 <__NVIC_SetPriorityGrouping>
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b086      	sub	sp, #24
 80024fe:	af00      	add	r7, sp, #0
 8002500:	4603      	mov	r3, r0
 8002502:	60b9      	str	r1, [r7, #8]
 8002504:	607a      	str	r2, [r7, #4]
 8002506:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800250c:	f7ff ff3e 	bl	800238c <__NVIC_GetPriorityGrouping>
 8002510:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	68b9      	ldr	r1, [r7, #8]
 8002516:	6978      	ldr	r0, [r7, #20]
 8002518:	f7ff ff8e 	bl	8002438 <NVIC_EncodePriority>
 800251c:	4602      	mov	r2, r0
 800251e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002522:	4611      	mov	r1, r2
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff5d 	bl	80023e4 <__NVIC_SetPriority>
}
 800252a:	bf00      	nop
 800252c:	3718      	adds	r7, #24
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	4603      	mov	r3, r0
 800253a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800253c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ff31 	bl	80023a8 <__NVIC_EnableIRQ>
}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b082      	sub	sp, #8
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff ffa2 	bl	80024a0 <SysTick_Config>
 800255c:	4603      	mov	r3, r0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b084      	sub	sp, #16
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002572:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002574:	f7ff feb6 	bl	80022e4 <HAL_GetTick>
 8002578:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d008      	beq.n	8002598 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2280      	movs	r2, #128	@ 0x80
 800258a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e052      	b.n	800263e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0216 	bic.w	r2, r2, #22
 80025a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	695a      	ldr	r2, [r3, #20]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025b6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d103      	bne.n	80025c8 <HAL_DMA_Abort+0x62>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d007      	beq.n	80025d8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0208 	bic.w	r2, r2, #8
 80025d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0201 	bic.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025e8:	e013      	b.n	8002612 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025ea:	f7ff fe7b 	bl	80022e4 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b05      	cmp	r3, #5
 80025f6:	d90c      	bls.n	8002612 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2220      	movs	r2, #32
 80025fc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2203      	movs	r2, #3
 8002602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e015      	b.n	800263e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1e4      	bne.n	80025ea <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002624:	223f      	movs	r2, #63	@ 0x3f
 8002626:	409a      	lsls	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d004      	beq.n	8002664 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2280      	movs	r2, #128	@ 0x80
 800265e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e00c      	b.n	800267e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2205      	movs	r2, #5
 8002668:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0201 	bic.w	r2, r2, #1
 800267a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800268c:	b480      	push	{r7}
 800268e:	b089      	sub	sp, #36	@ 0x24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	e165      	b.n	8002974 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026a8:	2201      	movs	r2, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	f040 8154 	bne.w	800296e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d005      	beq.n	80026de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d130      	bne.n	8002740 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	2203      	movs	r2, #3
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002714:	2201      	movs	r2, #1
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	091b      	lsrs	r3, r3, #4
 800272a:	f003 0201 	and.w	r2, r3, #1
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	2b03      	cmp	r3, #3
 800274a:	d017      	beq.n	800277c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4313      	orrs	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d123      	bne.n	80027d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	08da      	lsrs	r2, r3, #3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3208      	adds	r2, #8
 8002790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002794:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	220f      	movs	r2, #15
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	08da      	lsrs	r2, r3, #3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3208      	adds	r2, #8
 80027ca:	69b9      	ldr	r1, [r7, #24]
 80027cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	2203      	movs	r2, #3
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0203 	and.w	r2, r3, #3
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 80ae 	beq.w	800296e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	4b5d      	ldr	r3, [pc, #372]	@ (800298c <HAL_GPIO_Init+0x300>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281a:	4a5c      	ldr	r2, [pc, #368]	@ (800298c <HAL_GPIO_Init+0x300>)
 800281c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002820:	6453      	str	r3, [r2, #68]	@ 0x44
 8002822:	4b5a      	ldr	r3, [pc, #360]	@ (800298c <HAL_GPIO_Init+0x300>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800282e:	4a58      	ldr	r2, [pc, #352]	@ (8002990 <HAL_GPIO_Init+0x304>)
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	089b      	lsrs	r3, r3, #2
 8002834:	3302      	adds	r3, #2
 8002836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800283a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	220f      	movs	r2, #15
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	43db      	mvns	r3, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4013      	ands	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4f      	ldr	r2, [pc, #316]	@ (8002994 <HAL_GPIO_Init+0x308>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d025      	beq.n	80028a6 <HAL_GPIO_Init+0x21a>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a4e      	ldr	r2, [pc, #312]	@ (8002998 <HAL_GPIO_Init+0x30c>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d01f      	beq.n	80028a2 <HAL_GPIO_Init+0x216>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a4d      	ldr	r2, [pc, #308]	@ (800299c <HAL_GPIO_Init+0x310>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d019      	beq.n	800289e <HAL_GPIO_Init+0x212>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a4c      	ldr	r2, [pc, #304]	@ (80029a0 <HAL_GPIO_Init+0x314>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d013      	beq.n	800289a <HAL_GPIO_Init+0x20e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a4b      	ldr	r2, [pc, #300]	@ (80029a4 <HAL_GPIO_Init+0x318>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00d      	beq.n	8002896 <HAL_GPIO_Init+0x20a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a4a      	ldr	r2, [pc, #296]	@ (80029a8 <HAL_GPIO_Init+0x31c>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d007      	beq.n	8002892 <HAL_GPIO_Init+0x206>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a49      	ldr	r2, [pc, #292]	@ (80029ac <HAL_GPIO_Init+0x320>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d101      	bne.n	800288e <HAL_GPIO_Init+0x202>
 800288a:	2306      	movs	r3, #6
 800288c:	e00c      	b.n	80028a8 <HAL_GPIO_Init+0x21c>
 800288e:	2307      	movs	r3, #7
 8002890:	e00a      	b.n	80028a8 <HAL_GPIO_Init+0x21c>
 8002892:	2305      	movs	r3, #5
 8002894:	e008      	b.n	80028a8 <HAL_GPIO_Init+0x21c>
 8002896:	2304      	movs	r3, #4
 8002898:	e006      	b.n	80028a8 <HAL_GPIO_Init+0x21c>
 800289a:	2303      	movs	r3, #3
 800289c:	e004      	b.n	80028a8 <HAL_GPIO_Init+0x21c>
 800289e:	2302      	movs	r3, #2
 80028a0:	e002      	b.n	80028a8 <HAL_GPIO_Init+0x21c>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_GPIO_Init+0x21c>
 80028a6:	2300      	movs	r3, #0
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	f002 0203 	and.w	r2, r2, #3
 80028ae:	0092      	lsls	r2, r2, #2
 80028b0:	4093      	lsls	r3, r2
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028b8:	4935      	ldr	r1, [pc, #212]	@ (8002990 <HAL_GPIO_Init+0x304>)
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3302      	adds	r3, #2
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028c6:	4b3a      	ldr	r3, [pc, #232]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	43db      	mvns	r3, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4013      	ands	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ea:	4a31      	ldr	r2, [pc, #196]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028f0:	4b2f      	ldr	r3, [pc, #188]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	43db      	mvns	r3, r3
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d003      	beq.n	8002914 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4313      	orrs	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002914:	4a26      	ldr	r2, [pc, #152]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800291a:	4b25      	ldr	r3, [pc, #148]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	43db      	mvns	r3, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4013      	ands	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800293e:	4a1c      	ldr	r2, [pc, #112]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002944:	4b1a      	ldr	r3, [pc, #104]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d003      	beq.n	8002968 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	4313      	orrs	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002968:	4a11      	ldr	r2, [pc, #68]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3301      	adds	r3, #1
 8002972:	61fb      	str	r3, [r7, #28]
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	2b0f      	cmp	r3, #15
 8002978:	f67f ae96 	bls.w	80026a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800297c:	bf00      	nop
 800297e:	bf00      	nop
 8002980:	3724      	adds	r7, #36	@ 0x24
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	40023800 	.word	0x40023800
 8002990:	40013800 	.word	0x40013800
 8002994:	40020000 	.word	0x40020000
 8002998:	40020400 	.word	0x40020400
 800299c:	40020800 	.word	0x40020800
 80029a0:	40020c00 	.word	0x40020c00
 80029a4:	40021000 	.word	0x40021000
 80029a8:	40021400 	.word	0x40021400
 80029ac:	40021800 	.word	0x40021800
 80029b0:	40013c00 	.word	0x40013c00

080029b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691a      	ldr	r2, [r3, #16]
 80029c4:	887b      	ldrh	r3, [r7, #2]
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d002      	beq.n	80029d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029cc:	2301      	movs	r3, #1
 80029ce:	73fb      	strb	r3, [r7, #15]
 80029d0:	e001      	b.n	80029d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029d2:	2300      	movs	r3, #0
 80029d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	460b      	mov	r3, r1
 80029ee:	807b      	strh	r3, [r7, #2]
 80029f0:	4613      	mov	r3, r2
 80029f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029f4:	787b      	ldrb	r3, [r7, #1]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029fa:	887a      	ldrh	r2, [r7, #2]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a00:	e003      	b.n	8002a0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a02:	887b      	ldrh	r3, [r7, #2]
 8002a04:	041a      	lsls	r2, r3, #16
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	619a      	str	r2, [r3, #24]
}
 8002a0a:	bf00      	nop
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
	...

08002a18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a22:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a24:	695a      	ldr	r2, [r3, #20]
 8002a26:	88fb      	ldrh	r3, [r7, #6]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d006      	beq.n	8002a3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a2e:	4a05      	ldr	r2, [pc, #20]	@ (8002a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a34:	88fb      	ldrh	r3, [r7, #6]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe fbbe 	bl	80011b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a3c:	bf00      	nop
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40013c00 	.word	0x40013c00

08002a48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0cc      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a5c:	4b68      	ldr	r3, [pc, #416]	@ (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 030f 	and.w	r3, r3, #15
 8002a64:	683a      	ldr	r2, [r7, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d90c      	bls.n	8002a84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a6a:	4b65      	ldr	r3, [pc, #404]	@ (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	b2d2      	uxtb	r2, r2
 8002a70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a72:	4b63      	ldr	r3, [pc, #396]	@ (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d001      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e0b8      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d020      	beq.n	8002ad2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a9c:	4b59      	ldr	r3, [pc, #356]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	4a58      	ldr	r2, [pc, #352]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002aa6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0308 	and.w	r3, r3, #8
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d005      	beq.n	8002ac0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ab4:	4b53      	ldr	r3, [pc, #332]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	4a52      	ldr	r2, [pc, #328]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002aba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002abe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ac0:	4b50      	ldr	r3, [pc, #320]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	494d      	ldr	r1, [pc, #308]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d044      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d107      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae6:	4b47      	ldr	r3, [pc, #284]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d119      	bne.n	8002b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e07f      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d003      	beq.n	8002b06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b02:	2b03      	cmp	r3, #3
 8002b04:	d107      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b06:	4b3f      	ldr	r3, [pc, #252]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d109      	bne.n	8002b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e06f      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b16:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e067      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b26:	4b37      	ldr	r3, [pc, #220]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f023 0203 	bic.w	r2, r3, #3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	4934      	ldr	r1, [pc, #208]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b38:	f7ff fbd4 	bl	80022e4 <HAL_GetTick>
 8002b3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3e:	e00a      	b.n	8002b56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b40:	f7ff fbd0 	bl	80022e4 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e04f      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b56:	4b2b      	ldr	r3, [pc, #172]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 020c 	and.w	r2, r3, #12
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d1eb      	bne.n	8002b40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b68:	4b25      	ldr	r3, [pc, #148]	@ (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 030f 	and.w	r3, r3, #15
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d20c      	bcs.n	8002b90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b76:	4b22      	ldr	r3, [pc, #136]	@ (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7e:	4b20      	ldr	r3, [pc, #128]	@ (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d001      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e032      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d008      	beq.n	8002bae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b9c:	4b19      	ldr	r3, [pc, #100]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	4916      	ldr	r1, [pc, #88]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0308 	and.w	r3, r3, #8
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d009      	beq.n	8002bce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bba:	4b12      	ldr	r3, [pc, #72]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	490e      	ldr	r1, [pc, #56]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bce:	f000 f855 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	091b      	lsrs	r3, r3, #4
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	490a      	ldr	r1, [pc, #40]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c0>)
 8002be0:	5ccb      	ldrb	r3, [r1, r3]
 8002be2:	fa22 f303 	lsr.w	r3, r2, r3
 8002be6:	4a09      	ldr	r2, [pc, #36]	@ (8002c0c <HAL_RCC_ClockConfig+0x1c4>)
 8002be8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002bea:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <HAL_RCC_ClockConfig+0x1c8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fb34 	bl	800225c <HAL_InitTick>

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023c00 	.word	0x40023c00
 8002c04:	40023800 	.word	0x40023800
 8002c08:	08009b00 	.word	0x08009b00
 8002c0c:	20000000 	.word	0x20000000
 8002c10:	20000004 	.word	0x20000004

08002c14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c18:	4b03      	ldr	r3, [pc, #12]	@ (8002c28 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	20000000 	.word	0x20000000

08002c2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c30:	f7ff fff0 	bl	8002c14 <HAL_RCC_GetHCLKFreq>
 8002c34:	4602      	mov	r2, r0
 8002c36:	4b05      	ldr	r3, [pc, #20]	@ (8002c4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	0a9b      	lsrs	r3, r3, #10
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	4903      	ldr	r1, [pc, #12]	@ (8002c50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c42:	5ccb      	ldrb	r3, [r1, r3]
 8002c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	08009b10 	.word	0x08009b10

08002c54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c58:	f7ff ffdc 	bl	8002c14 <HAL_RCC_GetHCLKFreq>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	4b05      	ldr	r3, [pc, #20]	@ (8002c74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	0b5b      	lsrs	r3, r3, #13
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	4903      	ldr	r1, [pc, #12]	@ (8002c78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c6a:	5ccb      	ldrb	r3, [r1, r3]
 8002c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40023800 	.word	0x40023800
 8002c78:	08009b10 	.word	0x08009b10

08002c7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c80:	b0a6      	sub	sp, #152	@ 0x98
 8002c82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c84:	2300      	movs	r3, #0
 8002c86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002c90:	2300      	movs	r3, #0
 8002c92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ca2:	4bc8      	ldr	r3, [pc, #800]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 030c 	and.w	r3, r3, #12
 8002caa:	2b0c      	cmp	r3, #12
 8002cac:	f200 817e 	bhi.w	8002fac <HAL_RCC_GetSysClockFreq+0x330>
 8002cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8002cb8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb6:	bf00      	nop
 8002cb8:	08002ced 	.word	0x08002ced
 8002cbc:	08002fad 	.word	0x08002fad
 8002cc0:	08002fad 	.word	0x08002fad
 8002cc4:	08002fad 	.word	0x08002fad
 8002cc8:	08002cf5 	.word	0x08002cf5
 8002ccc:	08002fad 	.word	0x08002fad
 8002cd0:	08002fad 	.word	0x08002fad
 8002cd4:	08002fad 	.word	0x08002fad
 8002cd8:	08002cfd 	.word	0x08002cfd
 8002cdc:	08002fad 	.word	0x08002fad
 8002ce0:	08002fad 	.word	0x08002fad
 8002ce4:	08002fad 	.word	0x08002fad
 8002ce8:	08002e67 	.word	0x08002e67
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cec:	4bb6      	ldr	r3, [pc, #728]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002cee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002cf2:	e15f      	b.n	8002fb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cf4:	4bb5      	ldr	r3, [pc, #724]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x350>)
 8002cf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002cfa:	e15b      	b.n	8002fb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cfc:	4bb1      	ldr	r3, [pc, #708]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d08:	4bae      	ldr	r3, [pc, #696]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d031      	beq.n	8002d78 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d14:	4bab      	ldr	r3, [pc, #684]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	099b      	lsrs	r3, r3, #6
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d26:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d28:	2300      	movs	r3, #0
 8002d2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d2c:	4ba7      	ldr	r3, [pc, #668]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x350>)
 8002d2e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002d32:	462a      	mov	r2, r5
 8002d34:	fb03 f202 	mul.w	r2, r3, r2
 8002d38:	2300      	movs	r3, #0
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	fb01 f303 	mul.w	r3, r1, r3
 8002d40:	4413      	add	r3, r2
 8002d42:	4aa2      	ldr	r2, [pc, #648]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x350>)
 8002d44:	4621      	mov	r1, r4
 8002d46:	fba1 1202 	umull	r1, r2, r1, r2
 8002d4a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002d4c:	460a      	mov	r2, r1
 8002d4e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002d50:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002d52:	4413      	add	r3, r2
 8002d54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d5e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d60:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d64:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002d68:	f7fd ffae 	bl	8000cc8 <__aeabi_uldivmod>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4613      	mov	r3, r2
 8002d72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d76:	e064      	b.n	8002e42 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d78:	4b92      	ldr	r3, [pc, #584]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	099b      	lsrs	r3, r3, #6
 8002d7e:	2200      	movs	r2, #0
 8002d80:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d82:	657a      	str	r2, [r7, #84]	@ 0x54
 8002d84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d90:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002d94:	4622      	mov	r2, r4
 8002d96:	462b      	mov	r3, r5
 8002d98:	f04f 0000 	mov.w	r0, #0
 8002d9c:	f04f 0100 	mov.w	r1, #0
 8002da0:	0159      	lsls	r1, r3, #5
 8002da2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002da6:	0150      	lsls	r0, r2, #5
 8002da8:	4602      	mov	r2, r0
 8002daa:	460b      	mov	r3, r1
 8002dac:	4621      	mov	r1, r4
 8002dae:	1a51      	subs	r1, r2, r1
 8002db0:	6139      	str	r1, [r7, #16]
 8002db2:	4629      	mov	r1, r5
 8002db4:	eb63 0301 	sbc.w	r3, r3, r1
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	f04f 0200 	mov.w	r2, #0
 8002dbe:	f04f 0300 	mov.w	r3, #0
 8002dc2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002dc6:	4659      	mov	r1, fp
 8002dc8:	018b      	lsls	r3, r1, #6
 8002dca:	4651      	mov	r1, sl
 8002dcc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dd0:	4651      	mov	r1, sl
 8002dd2:	018a      	lsls	r2, r1, #6
 8002dd4:	4651      	mov	r1, sl
 8002dd6:	ebb2 0801 	subs.w	r8, r2, r1
 8002dda:	4659      	mov	r1, fp
 8002ddc:	eb63 0901 	sbc.w	r9, r3, r1
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	f04f 0300 	mov.w	r3, #0
 8002de8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002df0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002df4:	4690      	mov	r8, r2
 8002df6:	4699      	mov	r9, r3
 8002df8:	4623      	mov	r3, r4
 8002dfa:	eb18 0303 	adds.w	r3, r8, r3
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	462b      	mov	r3, r5
 8002e02:	eb49 0303 	adc.w	r3, r9, r3
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e14:	4629      	mov	r1, r5
 8002e16:	028b      	lsls	r3, r1, #10
 8002e18:	4621      	mov	r1, r4
 8002e1a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e1e:	4621      	mov	r1, r4
 8002e20:	028a      	lsls	r2, r1, #10
 8002e22:	4610      	mov	r0, r2
 8002e24:	4619      	mov	r1, r3
 8002e26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002e30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002e34:	f7fd ff48 	bl	8000cc8 <__aeabi_uldivmod>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e42:	4b60      	ldr	r3, [pc, #384]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	0c1b      	lsrs	r3, r3, #16
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002e54:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002e58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002e64:	e0a6      	b.n	8002fb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e66:	4b57      	ldr	r3, [pc, #348]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e72:	4b54      	ldr	r3, [pc, #336]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d02a      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e7e:	4b51      	ldr	r3, [pc, #324]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	099b      	lsrs	r3, r3, #6
 8002e84:	2200      	movs	r2, #0
 8002e86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e88:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e8c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e90:	2100      	movs	r1, #0
 8002e92:	4b4e      	ldr	r3, [pc, #312]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x350>)
 8002e94:	fb03 f201 	mul.w	r2, r3, r1
 8002e98:	2300      	movs	r3, #0
 8002e9a:	fb00 f303 	mul.w	r3, r0, r3
 8002e9e:	4413      	add	r3, r2
 8002ea0:	4a4a      	ldr	r2, [pc, #296]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x350>)
 8002ea2:	fba0 1202 	umull	r1, r2, r0, r2
 8002ea6:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ea8:	460a      	mov	r2, r1
 8002eaa:	673a      	str	r2, [r7, #112]	@ 0x70
 8002eac:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002eae:	4413      	add	r3, r2
 8002eb0:	677b      	str	r3, [r7, #116]	@ 0x74
 8002eb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002eba:	637a      	str	r2, [r7, #52]	@ 0x34
 8002ebc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002ec0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002ec4:	f7fd ff00 	bl	8000cc8 <__aeabi_uldivmod>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4613      	mov	r3, r2
 8002ece:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ed2:	e05b      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	099b      	lsrs	r3, r3, #6
 8002eda:	2200      	movs	r2, #0
 8002edc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ede:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ee6:	623b      	str	r3, [r7, #32]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ef0:	4642      	mov	r2, r8
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	f04f 0000 	mov.w	r0, #0
 8002ef8:	f04f 0100 	mov.w	r1, #0
 8002efc:	0159      	lsls	r1, r3, #5
 8002efe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f02:	0150      	lsls	r0, r2, #5
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	4641      	mov	r1, r8
 8002f0a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f0e:	4649      	mov	r1, r9
 8002f10:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	f04f 0300 	mov.w	r3, #0
 8002f1c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f20:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f24:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f28:	ebb2 040a 	subs.w	r4, r2, sl
 8002f2c:	eb63 050b 	sbc.w	r5, r3, fp
 8002f30:	f04f 0200 	mov.w	r2, #0
 8002f34:	f04f 0300 	mov.w	r3, #0
 8002f38:	00eb      	lsls	r3, r5, #3
 8002f3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f3e:	00e2      	lsls	r2, r4, #3
 8002f40:	4614      	mov	r4, r2
 8002f42:	461d      	mov	r5, r3
 8002f44:	4643      	mov	r3, r8
 8002f46:	18e3      	adds	r3, r4, r3
 8002f48:	603b      	str	r3, [r7, #0]
 8002f4a:	464b      	mov	r3, r9
 8002f4c:	eb45 0303 	adc.w	r3, r5, r3
 8002f50:	607b      	str	r3, [r7, #4]
 8002f52:	f04f 0200 	mov.w	r2, #0
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f5e:	4629      	mov	r1, r5
 8002f60:	028b      	lsls	r3, r1, #10
 8002f62:	4621      	mov	r1, r4
 8002f64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f68:	4621      	mov	r1, r4
 8002f6a:	028a      	lsls	r2, r1, #10
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	4619      	mov	r1, r3
 8002f70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f74:	2200      	movs	r2, #0
 8002f76:	61bb      	str	r3, [r7, #24]
 8002f78:	61fa      	str	r2, [r7, #28]
 8002f7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f7e:	f7fd fea3 	bl	8000cc8 <__aeabi_uldivmod>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	4613      	mov	r3, r2
 8002f88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	0f1b      	lsrs	r3, r3, #28
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002f9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002faa:	e003      	b.n	8002fb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fac:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002fae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002fb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3798      	adds	r7, #152	@ 0x98
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	00f42400 	.word	0x00f42400
 8002fcc:	017d7840 	.word	0x017d7840

08002fd0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e28d      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 8083 	beq.w	80030f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ff0:	4b94      	ldr	r3, [pc, #592]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 030c 	and.w	r3, r3, #12
 8002ff8:	2b04      	cmp	r3, #4
 8002ffa:	d019      	beq.n	8003030 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ffc:	4b91      	ldr	r3, [pc, #580]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 030c 	and.w	r3, r3, #12
        || \
 8003004:	2b08      	cmp	r3, #8
 8003006:	d106      	bne.n	8003016 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003008:	4b8e      	ldr	r3, [pc, #568]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003010:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003014:	d00c      	beq.n	8003030 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003016:	4b8b      	ldr	r3, [pc, #556]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800301e:	2b0c      	cmp	r3, #12
 8003020:	d112      	bne.n	8003048 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003022:	4b88      	ldr	r3, [pc, #544]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800302a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800302e:	d10b      	bne.n	8003048 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003030:	4b84      	ldr	r3, [pc, #528]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d05b      	beq.n	80030f4 <HAL_RCC_OscConfig+0x124>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d157      	bne.n	80030f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e25a      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003050:	d106      	bne.n	8003060 <HAL_RCC_OscConfig+0x90>
 8003052:	4b7c      	ldr	r3, [pc, #496]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a7b      	ldr	r2, [pc, #492]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800305c:	6013      	str	r3, [r2, #0]
 800305e:	e01d      	b.n	800309c <HAL_RCC_OscConfig+0xcc>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003068:	d10c      	bne.n	8003084 <HAL_RCC_OscConfig+0xb4>
 800306a:	4b76      	ldr	r3, [pc, #472]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a75      	ldr	r2, [pc, #468]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003070:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	4b73      	ldr	r3, [pc, #460]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a72      	ldr	r2, [pc, #456]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 800307c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003080:	6013      	str	r3, [r2, #0]
 8003082:	e00b      	b.n	800309c <HAL_RCC_OscConfig+0xcc>
 8003084:	4b6f      	ldr	r3, [pc, #444]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a6e      	ldr	r2, [pc, #440]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 800308a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800308e:	6013      	str	r3, [r2, #0]
 8003090:	4b6c      	ldr	r3, [pc, #432]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a6b      	ldr	r2, [pc, #428]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800309a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d013      	beq.n	80030cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a4:	f7ff f91e 	bl	80022e4 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030ac:	f7ff f91a 	bl	80022e4 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b64      	cmp	r3, #100	@ 0x64
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e21f      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030be:	4b61      	ldr	r3, [pc, #388]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCC_OscConfig+0xdc>
 80030ca:	e014      	b.n	80030f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7ff f90a 	bl	80022e4 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d4:	f7ff f906 	bl	80022e4 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b64      	cmp	r3, #100	@ 0x64
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e20b      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030e6:	4b57      	ldr	r3, [pc, #348]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1f0      	bne.n	80030d4 <HAL_RCC_OscConfig+0x104>
 80030f2:	e000      	b.n	80030f6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d06f      	beq.n	80031e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003102:	4b50      	ldr	r3, [pc, #320]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 030c 	and.w	r3, r3, #12
 800310a:	2b00      	cmp	r3, #0
 800310c:	d017      	beq.n	800313e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800310e:	4b4d      	ldr	r3, [pc, #308]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 030c 	and.w	r3, r3, #12
        || \
 8003116:	2b08      	cmp	r3, #8
 8003118:	d105      	bne.n	8003126 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800311a:	4b4a      	ldr	r3, [pc, #296]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00b      	beq.n	800313e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003126:	4b47      	ldr	r3, [pc, #284]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800312e:	2b0c      	cmp	r3, #12
 8003130:	d11c      	bne.n	800316c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003132:	4b44      	ldr	r3, [pc, #272]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d116      	bne.n	800316c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800313e:	4b41      	ldr	r3, [pc, #260]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d005      	beq.n	8003156 <HAL_RCC_OscConfig+0x186>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d001      	beq.n	8003156 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e1d3      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003156:	4b3b      	ldr	r3, [pc, #236]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	4937      	ldr	r1, [pc, #220]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003166:	4313      	orrs	r3, r2
 8003168:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800316a:	e03a      	b.n	80031e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d020      	beq.n	80031b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003174:	4b34      	ldr	r3, [pc, #208]	@ (8003248 <HAL_RCC_OscConfig+0x278>)
 8003176:	2201      	movs	r2, #1
 8003178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317a:	f7ff f8b3 	bl	80022e4 <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003180:	e008      	b.n	8003194 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003182:	f7ff f8af 	bl	80022e4 <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	2b02      	cmp	r3, #2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e1b4      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003194:	4b2b      	ldr	r3, [pc, #172]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d0f0      	beq.n	8003182 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a0:	4b28      	ldr	r3, [pc, #160]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	00db      	lsls	r3, r3, #3
 80031ae:	4925      	ldr	r1, [pc, #148]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	600b      	str	r3, [r1, #0]
 80031b4:	e015      	b.n	80031e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031b6:	4b24      	ldr	r3, [pc, #144]	@ (8003248 <HAL_RCC_OscConfig+0x278>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031bc:	f7ff f892 	bl	80022e4 <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031c4:	f7ff f88e 	bl	80022e4 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e193      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d036      	beq.n	800325c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d016      	beq.n	8003224 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031f6:	4b15      	ldr	r3, [pc, #84]	@ (800324c <HAL_RCC_OscConfig+0x27c>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fc:	f7ff f872 	bl	80022e4 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003204:	f7ff f86e 	bl	80022e4 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e173      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003216:	4b0b      	ldr	r3, [pc, #44]	@ (8003244 <HAL_RCC_OscConfig+0x274>)
 8003218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0f0      	beq.n	8003204 <HAL_RCC_OscConfig+0x234>
 8003222:	e01b      	b.n	800325c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003224:	4b09      	ldr	r3, [pc, #36]	@ (800324c <HAL_RCC_OscConfig+0x27c>)
 8003226:	2200      	movs	r2, #0
 8003228:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322a:	f7ff f85b 	bl	80022e4 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003230:	e00e      	b.n	8003250 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003232:	f7ff f857 	bl	80022e4 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d907      	bls.n	8003250 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e15c      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
 8003244:	40023800 	.word	0x40023800
 8003248:	42470000 	.word	0x42470000
 800324c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003250:	4b8a      	ldr	r3, [pc, #552]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003252:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1ea      	bne.n	8003232 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0304 	and.w	r3, r3, #4
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 8097 	beq.w	8003398 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800326a:	2300      	movs	r3, #0
 800326c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800326e:	4b83      	ldr	r3, [pc, #524]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10f      	bne.n	800329a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]
 800327e:	4b7f      	ldr	r3, [pc, #508]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	4a7e      	ldr	r2, [pc, #504]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003288:	6413      	str	r3, [r2, #64]	@ 0x40
 800328a:	4b7c      	ldr	r3, [pc, #496]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003292:	60bb      	str	r3, [r7, #8]
 8003294:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003296:	2301      	movs	r3, #1
 8003298:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800329a:	4b79      	ldr	r3, [pc, #484]	@ (8003480 <HAL_RCC_OscConfig+0x4b0>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d118      	bne.n	80032d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032a6:	4b76      	ldr	r3, [pc, #472]	@ (8003480 <HAL_RCC_OscConfig+0x4b0>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a75      	ldr	r2, [pc, #468]	@ (8003480 <HAL_RCC_OscConfig+0x4b0>)
 80032ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032b2:	f7ff f817 	bl	80022e4 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032b8:	e008      	b.n	80032cc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ba:	f7ff f813 	bl	80022e4 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e118      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003480 <HAL_RCC_OscConfig+0x4b0>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d0f0      	beq.n	80032ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d106      	bne.n	80032ee <HAL_RCC_OscConfig+0x31e>
 80032e0:	4b66      	ldr	r3, [pc, #408]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 80032e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e4:	4a65      	ldr	r2, [pc, #404]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 80032e6:	f043 0301 	orr.w	r3, r3, #1
 80032ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ec:	e01c      	b.n	8003328 <HAL_RCC_OscConfig+0x358>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b05      	cmp	r3, #5
 80032f4:	d10c      	bne.n	8003310 <HAL_RCC_OscConfig+0x340>
 80032f6:	4b61      	ldr	r3, [pc, #388]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 80032f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032fa:	4a60      	ldr	r2, [pc, #384]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 80032fc:	f043 0304 	orr.w	r3, r3, #4
 8003300:	6713      	str	r3, [r2, #112]	@ 0x70
 8003302:	4b5e      	ldr	r3, [pc, #376]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003306:	4a5d      	ldr	r2, [pc, #372]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	6713      	str	r3, [r2, #112]	@ 0x70
 800330e:	e00b      	b.n	8003328 <HAL_RCC_OscConfig+0x358>
 8003310:	4b5a      	ldr	r3, [pc, #360]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003314:	4a59      	ldr	r2, [pc, #356]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003316:	f023 0301 	bic.w	r3, r3, #1
 800331a:	6713      	str	r3, [r2, #112]	@ 0x70
 800331c:	4b57      	ldr	r3, [pc, #348]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 800331e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003320:	4a56      	ldr	r2, [pc, #344]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003322:	f023 0304 	bic.w	r3, r3, #4
 8003326:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d015      	beq.n	800335c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003330:	f7fe ffd8 	bl	80022e4 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003336:	e00a      	b.n	800334e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003338:	f7fe ffd4 	bl	80022e4 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e0d7      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800334e:	4b4b      	ldr	r3, [pc, #300]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d0ee      	beq.n	8003338 <HAL_RCC_OscConfig+0x368>
 800335a:	e014      	b.n	8003386 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800335c:	f7fe ffc2 	bl	80022e4 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003362:	e00a      	b.n	800337a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003364:	f7fe ffbe 	bl	80022e4 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003372:	4293      	cmp	r3, r2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e0c1      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800337a:	4b40      	ldr	r3, [pc, #256]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 800337c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1ee      	bne.n	8003364 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003386:	7dfb      	ldrb	r3, [r7, #23]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d105      	bne.n	8003398 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800338c:	4b3b      	ldr	r3, [pc, #236]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	4a3a      	ldr	r2, [pc, #232]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003392:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003396:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 80ad 	beq.w	80034fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033a2:	4b36      	ldr	r3, [pc, #216]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f003 030c 	and.w	r3, r3, #12
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d060      	beq.n	8003470 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d145      	bne.n	8003442 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b6:	4b33      	ldr	r3, [pc, #204]	@ (8003484 <HAL_RCC_OscConfig+0x4b4>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033bc:	f7fe ff92 	bl	80022e4 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c4:	f7fe ff8e 	bl	80022e4 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e093      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d6:	4b29      	ldr	r3, [pc, #164]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f0      	bne.n	80033c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69da      	ldr	r2, [r3, #28]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	019b      	lsls	r3, r3, #6
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f8:	085b      	lsrs	r3, r3, #1
 80033fa:	3b01      	subs	r3, #1
 80033fc:	041b      	lsls	r3, r3, #16
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003404:	061b      	lsls	r3, r3, #24
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340c:	071b      	lsls	r3, r3, #28
 800340e:	491b      	ldr	r1, [pc, #108]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003410:	4313      	orrs	r3, r2
 8003412:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003414:	4b1b      	ldr	r3, [pc, #108]	@ (8003484 <HAL_RCC_OscConfig+0x4b4>)
 8003416:	2201      	movs	r2, #1
 8003418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800341a:	f7fe ff63 	bl	80022e4 <HAL_GetTick>
 800341e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003420:	e008      	b.n	8003434 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003422:	f7fe ff5f 	bl	80022e4 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e064      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003434:	4b11      	ldr	r3, [pc, #68]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0f0      	beq.n	8003422 <HAL_RCC_OscConfig+0x452>
 8003440:	e05c      	b.n	80034fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003442:	4b10      	ldr	r3, [pc, #64]	@ (8003484 <HAL_RCC_OscConfig+0x4b4>)
 8003444:	2200      	movs	r2, #0
 8003446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003448:	f7fe ff4c 	bl	80022e4 <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003450:	f7fe ff48 	bl	80022e4 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e04d      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003462:	4b06      	ldr	r3, [pc, #24]	@ (800347c <HAL_RCC_OscConfig+0x4ac>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1f0      	bne.n	8003450 <HAL_RCC_OscConfig+0x480>
 800346e:	e045      	b.n	80034fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d107      	bne.n	8003488 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e040      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
 800347c:	40023800 	.word	0x40023800
 8003480:	40007000 	.word	0x40007000
 8003484:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003488:	4b1f      	ldr	r3, [pc, #124]	@ (8003508 <HAL_RCC_OscConfig+0x538>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d030      	beq.n	80034f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d129      	bne.n	80034f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d122      	bne.n	80034f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80034b8:	4013      	ands	r3, r2
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80034be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d119      	bne.n	80034f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ce:	085b      	lsrs	r3, r3, #1
 80034d0:	3b01      	subs	r3, #1
 80034d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d10f      	bne.n	80034f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d107      	bne.n	80034f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d001      	beq.n	80034fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e000      	b.n	80034fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800

0800350c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e041      	b.n	80035a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d106      	bne.n	8003538 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f7fe fd34 	bl	8001fa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2202      	movs	r2, #2
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3304      	adds	r3, #4
 8003548:	4619      	mov	r1, r3
 800354a:	4610      	mov	r0, r2
 800354c:	f000 fba8 	bl	8003ca0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d001      	beq.n	80035c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e046      	b.n	8003652 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2202      	movs	r2, #2
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a23      	ldr	r2, [pc, #140]	@ (8003660 <HAL_TIM_Base_Start+0xb4>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d022      	beq.n	800361c <HAL_TIM_Base_Start+0x70>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035de:	d01d      	beq.n	800361c <HAL_TIM_Base_Start+0x70>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003664 <HAL_TIM_Base_Start+0xb8>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d018      	beq.n	800361c <HAL_TIM_Base_Start+0x70>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a1e      	ldr	r2, [pc, #120]	@ (8003668 <HAL_TIM_Base_Start+0xbc>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d013      	beq.n	800361c <HAL_TIM_Base_Start+0x70>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a1c      	ldr	r2, [pc, #112]	@ (800366c <HAL_TIM_Base_Start+0xc0>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d00e      	beq.n	800361c <HAL_TIM_Base_Start+0x70>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a1b      	ldr	r2, [pc, #108]	@ (8003670 <HAL_TIM_Base_Start+0xc4>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d009      	beq.n	800361c <HAL_TIM_Base_Start+0x70>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a19      	ldr	r2, [pc, #100]	@ (8003674 <HAL_TIM_Base_Start+0xc8>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d004      	beq.n	800361c <HAL_TIM_Base_Start+0x70>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a18      	ldr	r2, [pc, #96]	@ (8003678 <HAL_TIM_Base_Start+0xcc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d111      	bne.n	8003640 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2b06      	cmp	r3, #6
 800362c:	d010      	beq.n	8003650 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f042 0201 	orr.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800363e:	e007      	b.n	8003650 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f042 0201 	orr.w	r2, r2, #1
 800364e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40010000 	.word	0x40010000
 8003664:	40000400 	.word	0x40000400
 8003668:	40000800 	.word	0x40000800
 800366c:	40000c00 	.word	0x40000c00
 8003670:	40010400 	.word	0x40010400
 8003674:	40014000 	.word	0x40014000
 8003678:	40001800 	.word	0x40001800

0800367c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e041      	b.n	8003712 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b00      	cmp	r3, #0
 8003698:	d106      	bne.n	80036a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7fe fc44 	bl	8001f30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3304      	adds	r3, #4
 80036b8:	4619      	mov	r1, r3
 80036ba:	4610      	mov	r0, r2
 80036bc:	f000 faf0 	bl	8003ca0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
	...

0800371c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d109      	bne.n	8003740 <HAL_TIM_PWM_Start+0x24>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	bf14      	ite	ne
 8003738:	2301      	movne	r3, #1
 800373a:	2300      	moveq	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	e022      	b.n	8003786 <HAL_TIM_PWM_Start+0x6a>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	2b04      	cmp	r3, #4
 8003744:	d109      	bne.n	800375a <HAL_TIM_PWM_Start+0x3e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b01      	cmp	r3, #1
 8003750:	bf14      	ite	ne
 8003752:	2301      	movne	r3, #1
 8003754:	2300      	moveq	r3, #0
 8003756:	b2db      	uxtb	r3, r3
 8003758:	e015      	b.n	8003786 <HAL_TIM_PWM_Start+0x6a>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b08      	cmp	r3, #8
 800375e:	d109      	bne.n	8003774 <HAL_TIM_PWM_Start+0x58>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b01      	cmp	r3, #1
 800376a:	bf14      	ite	ne
 800376c:	2301      	movne	r3, #1
 800376e:	2300      	moveq	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	e008      	b.n	8003786 <HAL_TIM_PWM_Start+0x6a>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b01      	cmp	r3, #1
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e07c      	b.n	8003888 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d104      	bne.n	800379e <HAL_TIM_PWM_Start+0x82>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2202      	movs	r2, #2
 8003798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800379c:	e013      	b.n	80037c6 <HAL_TIM_PWM_Start+0xaa>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d104      	bne.n	80037ae <HAL_TIM_PWM_Start+0x92>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037ac:	e00b      	b.n	80037c6 <HAL_TIM_PWM_Start+0xaa>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d104      	bne.n	80037be <HAL_TIM_PWM_Start+0xa2>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037bc:	e003      	b.n	80037c6 <HAL_TIM_PWM_Start+0xaa>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2202      	movs	r2, #2
 80037c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2201      	movs	r2, #1
 80037cc:	6839      	ldr	r1, [r7, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fd5c 	bl	800428c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a2d      	ldr	r2, [pc, #180]	@ (8003890 <HAL_TIM_PWM_Start+0x174>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d004      	beq.n	80037e8 <HAL_TIM_PWM_Start+0xcc>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a2c      	ldr	r2, [pc, #176]	@ (8003894 <HAL_TIM_PWM_Start+0x178>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d101      	bne.n	80037ec <HAL_TIM_PWM_Start+0xd0>
 80037e8:	2301      	movs	r3, #1
 80037ea:	e000      	b.n	80037ee <HAL_TIM_PWM_Start+0xd2>
 80037ec:	2300      	movs	r3, #0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d007      	beq.n	8003802 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003800:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a22      	ldr	r2, [pc, #136]	@ (8003890 <HAL_TIM_PWM_Start+0x174>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d022      	beq.n	8003852 <HAL_TIM_PWM_Start+0x136>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003814:	d01d      	beq.n	8003852 <HAL_TIM_PWM_Start+0x136>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a1f      	ldr	r2, [pc, #124]	@ (8003898 <HAL_TIM_PWM_Start+0x17c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d018      	beq.n	8003852 <HAL_TIM_PWM_Start+0x136>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a1d      	ldr	r2, [pc, #116]	@ (800389c <HAL_TIM_PWM_Start+0x180>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d013      	beq.n	8003852 <HAL_TIM_PWM_Start+0x136>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a1c      	ldr	r2, [pc, #112]	@ (80038a0 <HAL_TIM_PWM_Start+0x184>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d00e      	beq.n	8003852 <HAL_TIM_PWM_Start+0x136>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a16      	ldr	r2, [pc, #88]	@ (8003894 <HAL_TIM_PWM_Start+0x178>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d009      	beq.n	8003852 <HAL_TIM_PWM_Start+0x136>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a18      	ldr	r2, [pc, #96]	@ (80038a4 <HAL_TIM_PWM_Start+0x188>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d004      	beq.n	8003852 <HAL_TIM_PWM_Start+0x136>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a16      	ldr	r2, [pc, #88]	@ (80038a8 <HAL_TIM_PWM_Start+0x18c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d111      	bne.n	8003876 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2b06      	cmp	r3, #6
 8003862:	d010      	beq.n	8003886 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0201 	orr.w	r2, r2, #1
 8003872:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003874:	e007      	b.n	8003886 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40010000 	.word	0x40010000
 8003894:	40010400 	.word	0x40010400
 8003898:	40000400 	.word	0x40000400
 800389c:	40000800 	.word	0x40000800
 80038a0:	40000c00 	.word	0x40000c00
 80038a4:	40014000 	.word	0x40014000
 80038a8:	40001800 	.word	0x40001800

080038ac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2200      	movs	r2, #0
 80038bc:	6839      	ldr	r1, [r7, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 fce4 	bl	800428c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a2e      	ldr	r2, [pc, #184]	@ (8003984 <HAL_TIM_PWM_Stop+0xd8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d004      	beq.n	80038d8 <HAL_TIM_PWM_Stop+0x2c>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003988 <HAL_TIM_PWM_Stop+0xdc>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d101      	bne.n	80038dc <HAL_TIM_PWM_Stop+0x30>
 80038d8:	2301      	movs	r3, #1
 80038da:	e000      	b.n	80038de <HAL_TIM_PWM_Stop+0x32>
 80038dc:	2300      	movs	r3, #0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d017      	beq.n	8003912 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6a1a      	ldr	r2, [r3, #32]
 80038e8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80038ec:	4013      	ands	r3, r2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10f      	bne.n	8003912 <HAL_TIM_PWM_Stop+0x66>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6a1a      	ldr	r2, [r3, #32]
 80038f8:	f240 4344 	movw	r3, #1092	@ 0x444
 80038fc:	4013      	ands	r3, r2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d107      	bne.n	8003912 <HAL_TIM_PWM_Stop+0x66>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003910:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6a1a      	ldr	r2, [r3, #32]
 8003918:	f241 1311 	movw	r3, #4369	@ 0x1111
 800391c:	4013      	ands	r3, r2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d10f      	bne.n	8003942 <HAL_TIM_PWM_Stop+0x96>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	6a1a      	ldr	r2, [r3, #32]
 8003928:	f240 4344 	movw	r3, #1092	@ 0x444
 800392c:	4013      	ands	r3, r2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d107      	bne.n	8003942 <HAL_TIM_PWM_Stop+0x96>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0201 	bic.w	r2, r2, #1
 8003940:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d104      	bne.n	8003952 <HAL_TIM_PWM_Stop+0xa6>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003950:	e013      	b.n	800397a <HAL_TIM_PWM_Stop+0xce>
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	2b04      	cmp	r3, #4
 8003956:	d104      	bne.n	8003962 <HAL_TIM_PWM_Stop+0xb6>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003960:	e00b      	b.n	800397a <HAL_TIM_PWM_Stop+0xce>
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2b08      	cmp	r3, #8
 8003966:	d104      	bne.n	8003972 <HAL_TIM_PWM_Stop+0xc6>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003970:	e003      	b.n	800397a <HAL_TIM_PWM_Stop+0xce>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	40010000 	.word	0x40010000
 8003988:	40010400 	.word	0x40010400

0800398c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d101      	bne.n	80039aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80039a6:	2302      	movs	r3, #2
 80039a8:	e0ae      	b.n	8003b08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2b0c      	cmp	r3, #12
 80039b6:	f200 809f 	bhi.w	8003af8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80039ba:	a201      	add	r2, pc, #4	@ (adr r2, 80039c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80039bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c0:	080039f5 	.word	0x080039f5
 80039c4:	08003af9 	.word	0x08003af9
 80039c8:	08003af9 	.word	0x08003af9
 80039cc:	08003af9 	.word	0x08003af9
 80039d0:	08003a35 	.word	0x08003a35
 80039d4:	08003af9 	.word	0x08003af9
 80039d8:	08003af9 	.word	0x08003af9
 80039dc:	08003af9 	.word	0x08003af9
 80039e0:	08003a77 	.word	0x08003a77
 80039e4:	08003af9 	.word	0x08003af9
 80039e8:	08003af9 	.word	0x08003af9
 80039ec:	08003af9 	.word	0x08003af9
 80039f0:	08003ab7 	.word	0x08003ab7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 f9fc 	bl	8003df8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0208 	orr.w	r2, r2, #8
 8003a0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	699a      	ldr	r2, [r3, #24]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0204 	bic.w	r2, r2, #4
 8003a1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6999      	ldr	r1, [r3, #24]
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	691a      	ldr	r2, [r3, #16]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	619a      	str	r2, [r3, #24]
      break;
 8003a32:	e064      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68b9      	ldr	r1, [r7, #8]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 fa4c 	bl	8003ed8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	699a      	ldr	r2, [r3, #24]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699a      	ldr	r2, [r3, #24]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6999      	ldr	r1, [r3, #24]
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	021a      	lsls	r2, r3, #8
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	619a      	str	r2, [r3, #24]
      break;
 8003a74:	e043      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68b9      	ldr	r1, [r7, #8]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 faa1 	bl	8003fc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	69da      	ldr	r2, [r3, #28]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0208 	orr.w	r2, r2, #8
 8003a90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	69da      	ldr	r2, [r3, #28]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0204 	bic.w	r2, r2, #4
 8003aa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	69d9      	ldr	r1, [r3, #28]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	691a      	ldr	r2, [r3, #16]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	61da      	str	r2, [r3, #28]
      break;
 8003ab4:	e023      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68b9      	ldr	r1, [r7, #8]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 faf5 	bl	80040ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69da      	ldr	r2, [r3, #28]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ad0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69da      	ldr	r2, [r3, #28]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ae0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69d9      	ldr	r1, [r3, #28]
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	021a      	lsls	r2, r3, #8
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	61da      	str	r2, [r3, #28]
      break;
 8003af6:	e002      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	75fb      	strb	r3, [r7, #23]
      break;
 8003afc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_TIM_ConfigClockSource+0x1c>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e0b4      	b.n	8003c96 <HAL_TIM_ConfigClockSource+0x186>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b64:	d03e      	beq.n	8003be4 <HAL_TIM_ConfigClockSource+0xd4>
 8003b66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b6a:	f200 8087 	bhi.w	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b72:	f000 8086 	beq.w	8003c82 <HAL_TIM_ConfigClockSource+0x172>
 8003b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b7a:	d87f      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b7c:	2b70      	cmp	r3, #112	@ 0x70
 8003b7e:	d01a      	beq.n	8003bb6 <HAL_TIM_ConfigClockSource+0xa6>
 8003b80:	2b70      	cmp	r3, #112	@ 0x70
 8003b82:	d87b      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b84:	2b60      	cmp	r3, #96	@ 0x60
 8003b86:	d050      	beq.n	8003c2a <HAL_TIM_ConfigClockSource+0x11a>
 8003b88:	2b60      	cmp	r3, #96	@ 0x60
 8003b8a:	d877      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b8c:	2b50      	cmp	r3, #80	@ 0x50
 8003b8e:	d03c      	beq.n	8003c0a <HAL_TIM_ConfigClockSource+0xfa>
 8003b90:	2b50      	cmp	r3, #80	@ 0x50
 8003b92:	d873      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b94:	2b40      	cmp	r3, #64	@ 0x40
 8003b96:	d058      	beq.n	8003c4a <HAL_TIM_ConfigClockSource+0x13a>
 8003b98:	2b40      	cmp	r3, #64	@ 0x40
 8003b9a:	d86f      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b9c:	2b30      	cmp	r3, #48	@ 0x30
 8003b9e:	d064      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ba0:	2b30      	cmp	r3, #48	@ 0x30
 8003ba2:	d86b      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003ba4:	2b20      	cmp	r3, #32
 8003ba6:	d060      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d867      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d05c      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d05a      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003bb4:	e062      	b.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bc6:	f000 fb41 	bl	800424c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	609a      	str	r2, [r3, #8]
      break;
 8003be2:	e04f      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bf4:	f000 fb2a 	bl	800424c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689a      	ldr	r2, [r3, #8]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c06:	609a      	str	r2, [r3, #8]
      break;
 8003c08:	e03c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c16:	461a      	mov	r2, r3
 8003c18:	f000 fa9e 	bl	8004158 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2150      	movs	r1, #80	@ 0x50
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 faf7 	bl	8004216 <TIM_ITRx_SetConfig>
      break;
 8003c28:	e02c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c36:	461a      	mov	r2, r3
 8003c38:	f000 fabd 	bl	80041b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2160      	movs	r1, #96	@ 0x60
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 fae7 	bl	8004216 <TIM_ITRx_SetConfig>
      break;
 8003c48:	e01c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c56:	461a      	mov	r2, r3
 8003c58:	f000 fa7e 	bl	8004158 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2140      	movs	r1, #64	@ 0x40
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 fad7 	bl	8004216 <TIM_ITRx_SetConfig>
      break;
 8003c68:	e00c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4619      	mov	r1, r3
 8003c74:	4610      	mov	r0, r2
 8003c76:	f000 face 	bl	8004216 <TIM_ITRx_SetConfig>
      break;
 8003c7a:	e003      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c80:	e000      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a46      	ldr	r2, [pc, #280]	@ (8003dcc <TIM_Base_SetConfig+0x12c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d013      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cbe:	d00f      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a43      	ldr	r2, [pc, #268]	@ (8003dd0 <TIM_Base_SetConfig+0x130>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d00b      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a42      	ldr	r2, [pc, #264]	@ (8003dd4 <TIM_Base_SetConfig+0x134>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d007      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a41      	ldr	r2, [pc, #260]	@ (8003dd8 <TIM_Base_SetConfig+0x138>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d003      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a40      	ldr	r2, [pc, #256]	@ (8003ddc <TIM_Base_SetConfig+0x13c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d108      	bne.n	8003cf2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ce6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a35      	ldr	r2, [pc, #212]	@ (8003dcc <TIM_Base_SetConfig+0x12c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d02b      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d00:	d027      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a32      	ldr	r2, [pc, #200]	@ (8003dd0 <TIM_Base_SetConfig+0x130>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d023      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a31      	ldr	r2, [pc, #196]	@ (8003dd4 <TIM_Base_SetConfig+0x134>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d01f      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a30      	ldr	r2, [pc, #192]	@ (8003dd8 <TIM_Base_SetConfig+0x138>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d01b      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a2f      	ldr	r2, [pc, #188]	@ (8003ddc <TIM_Base_SetConfig+0x13c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d017      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a2e      	ldr	r2, [pc, #184]	@ (8003de0 <TIM_Base_SetConfig+0x140>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d013      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a2d      	ldr	r2, [pc, #180]	@ (8003de4 <TIM_Base_SetConfig+0x144>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00f      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a2c      	ldr	r2, [pc, #176]	@ (8003de8 <TIM_Base_SetConfig+0x148>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d00b      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a2b      	ldr	r2, [pc, #172]	@ (8003dec <TIM_Base_SetConfig+0x14c>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d007      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a2a      	ldr	r2, [pc, #168]	@ (8003df0 <TIM_Base_SetConfig+0x150>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d003      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a29      	ldr	r2, [pc, #164]	@ (8003df4 <TIM_Base_SetConfig+0x154>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d108      	bne.n	8003d64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	689a      	ldr	r2, [r3, #8]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a10      	ldr	r2, [pc, #64]	@ (8003dcc <TIM_Base_SetConfig+0x12c>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d003      	beq.n	8003d98 <TIM_Base_SetConfig+0xf8>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a12      	ldr	r2, [pc, #72]	@ (8003ddc <TIM_Base_SetConfig+0x13c>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d103      	bne.n	8003da0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	691a      	ldr	r2, [r3, #16]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d105      	bne.n	8003dbe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	f023 0201 	bic.w	r2, r3, #1
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	611a      	str	r2, [r3, #16]
  }
}
 8003dbe:	bf00      	nop
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	40010000 	.word	0x40010000
 8003dd0:	40000400 	.word	0x40000400
 8003dd4:	40000800 	.word	0x40000800
 8003dd8:	40000c00 	.word	0x40000c00
 8003ddc:	40010400 	.word	0x40010400
 8003de0:	40014000 	.word	0x40014000
 8003de4:	40014400 	.word	0x40014400
 8003de8:	40014800 	.word	0x40014800
 8003dec:	40001800 	.word	0x40001800
 8003df0:	40001c00 	.word	0x40001c00
 8003df4:	40002000 	.word	0x40002000

08003df8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	f023 0201 	bic.w	r2, r3, #1
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f023 0303 	bic.w	r3, r3, #3
 8003e2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f023 0302 	bic.w	r3, r3, #2
 8003e40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a20      	ldr	r2, [pc, #128]	@ (8003ed0 <TIM_OC1_SetConfig+0xd8>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d003      	beq.n	8003e5c <TIM_OC1_SetConfig+0x64>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a1f      	ldr	r2, [pc, #124]	@ (8003ed4 <TIM_OC1_SetConfig+0xdc>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d10c      	bne.n	8003e76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f023 0308 	bic.w	r3, r3, #8
 8003e62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f023 0304 	bic.w	r3, r3, #4
 8003e74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a15      	ldr	r2, [pc, #84]	@ (8003ed0 <TIM_OC1_SetConfig+0xd8>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d003      	beq.n	8003e86 <TIM_OC1_SetConfig+0x8e>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a14      	ldr	r2, [pc, #80]	@ (8003ed4 <TIM_OC1_SetConfig+0xdc>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d111      	bne.n	8003eaa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	621a      	str	r2, [r3, #32]
}
 8003ec4:	bf00      	nop
 8003ec6:	371c      	adds	r7, #28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	40010000 	.word	0x40010000
 8003ed4:	40010400 	.word	0x40010400

08003ed8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	f023 0210 	bic.w	r2, r3, #16
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	021b      	lsls	r3, r3, #8
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f023 0320 	bic.w	r3, r3, #32
 8003f22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a22      	ldr	r2, [pc, #136]	@ (8003fbc <TIM_OC2_SetConfig+0xe4>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d003      	beq.n	8003f40 <TIM_OC2_SetConfig+0x68>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a21      	ldr	r2, [pc, #132]	@ (8003fc0 <TIM_OC2_SetConfig+0xe8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d10d      	bne.n	8003f5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a17      	ldr	r2, [pc, #92]	@ (8003fbc <TIM_OC2_SetConfig+0xe4>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d003      	beq.n	8003f6c <TIM_OC2_SetConfig+0x94>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a16      	ldr	r2, [pc, #88]	@ (8003fc0 <TIM_OC2_SetConfig+0xe8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d113      	bne.n	8003f94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	693a      	ldr	r2, [r7, #16]
 8003f98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	621a      	str	r2, [r3, #32]
}
 8003fae:	bf00      	nop
 8003fb0:	371c      	adds	r7, #28
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40010000 	.word	0x40010000
 8003fc0:	40010400 	.word	0x40010400

08003fc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b087      	sub	sp, #28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a1b      	ldr	r3, [r3, #32]
 8003fd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	69db      	ldr	r3, [r3, #28]
 8003fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 0303 	bic.w	r3, r3, #3
 8003ffa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800400c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	021b      	lsls	r3, r3, #8
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	4313      	orrs	r3, r2
 8004018:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a21      	ldr	r2, [pc, #132]	@ (80040a4 <TIM_OC3_SetConfig+0xe0>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d003      	beq.n	800402a <TIM_OC3_SetConfig+0x66>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a20      	ldr	r2, [pc, #128]	@ (80040a8 <TIM_OC3_SetConfig+0xe4>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d10d      	bne.n	8004046 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004030:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	021b      	lsls	r3, r3, #8
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4313      	orrs	r3, r2
 800403c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004044:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a16      	ldr	r2, [pc, #88]	@ (80040a4 <TIM_OC3_SetConfig+0xe0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d003      	beq.n	8004056 <TIM_OC3_SetConfig+0x92>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a15      	ldr	r2, [pc, #84]	@ (80040a8 <TIM_OC3_SetConfig+0xe4>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d113      	bne.n	800407e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800405c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	4313      	orrs	r3, r2
 800407c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	621a      	str	r2, [r3, #32]
}
 8004098:	bf00      	nop
 800409a:	371c      	adds	r7, #28
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	40010000 	.word	0x40010000
 80040a8:	40010400 	.word	0x40010400

080040ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	021b      	lsls	r3, r3, #8
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	031b      	lsls	r3, r3, #12
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	4313      	orrs	r3, r2
 8004102:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a12      	ldr	r2, [pc, #72]	@ (8004150 <TIM_OC4_SetConfig+0xa4>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d003      	beq.n	8004114 <TIM_OC4_SetConfig+0x68>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a11      	ldr	r2, [pc, #68]	@ (8004154 <TIM_OC4_SetConfig+0xa8>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d109      	bne.n	8004128 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800411a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	019b      	lsls	r3, r3, #6
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	4313      	orrs	r3, r2
 8004126:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	621a      	str	r2, [r3, #32]
}
 8004142:	bf00      	nop
 8004144:	371c      	adds	r7, #28
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	40010000 	.word	0x40010000
 8004154:	40010400 	.word	0x40010400

08004158 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004158:	b480      	push	{r7}
 800415a:	b087      	sub	sp, #28
 800415c:	af00      	add	r7, sp, #0
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	f023 0201 	bic.w	r2, r3, #1
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004182:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	4313      	orrs	r3, r2
 800418c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f023 030a 	bic.w	r3, r3, #10
 8004194:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	4313      	orrs	r3, r2
 800419c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	621a      	str	r2, [r3, #32]
}
 80041aa:	bf00      	nop
 80041ac:	371c      	adds	r7, #28
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b087      	sub	sp, #28
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	60b9      	str	r1, [r7, #8]
 80041c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	f023 0210 	bic.w	r2, r3, #16
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	031b      	lsls	r3, r3, #12
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	621a      	str	r2, [r3, #32]
}
 800420a:	bf00      	nop
 800420c:	371c      	adds	r7, #28
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004216:	b480      	push	{r7}
 8004218:	b085      	sub	sp, #20
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
 800421e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800422c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4313      	orrs	r3, r2
 8004234:	f043 0307 	orr.w	r3, r3, #7
 8004238:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	609a      	str	r2, [r3, #8]
}
 8004240:	bf00      	nop
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 8004258:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004266:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	021a      	lsls	r2, r3, #8
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	431a      	orrs	r2, r3
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	4313      	orrs	r3, r2
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	4313      	orrs	r3, r2
 8004278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	609a      	str	r2, [r3, #8]
}
 8004280:	bf00      	nop
 8004282:	371c      	adds	r7, #28
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800428c:	b480      	push	{r7}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f003 031f 	and.w	r3, r3, #31
 800429e:	2201      	movs	r2, #1
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6a1a      	ldr	r2, [r3, #32]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	43db      	mvns	r3, r3
 80042ae:	401a      	ands	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6a1a      	ldr	r2, [r3, #32]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 031f 	and.w	r3, r3, #31
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	fa01 f303 	lsl.w	r3, r1, r3
 80042c4:	431a      	orrs	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	621a      	str	r2, [r3, #32]
}
 80042ca:	bf00      	nop
 80042cc:	371c      	adds	r7, #28
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
	...

080042d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d101      	bne.n	80042f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042ec:	2302      	movs	r3, #2
 80042ee:	e05a      	b.n	80043a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2202      	movs	r2, #2
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004316:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a21      	ldr	r2, [pc, #132]	@ (80043b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d022      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800433c:	d01d      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a1d      	ldr	r2, [pc, #116]	@ (80043b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d018      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a1b      	ldr	r2, [pc, #108]	@ (80043bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d013      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a1a      	ldr	r2, [pc, #104]	@ (80043c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d00e      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a18      	ldr	r2, [pc, #96]	@ (80043c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d009      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a17      	ldr	r2, [pc, #92]	@ (80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d004      	beq.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a15      	ldr	r2, [pc, #84]	@ (80043cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d10c      	bne.n	8004394 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004380:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	4313      	orrs	r3, r2
 800438a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3714      	adds	r7, #20
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	40010000 	.word	0x40010000
 80043b8:	40000400 	.word	0x40000400
 80043bc:	40000800 	.word	0x40000800
 80043c0:	40000c00 	.word	0x40000c00
 80043c4:	40010400 	.word	0x40010400
 80043c8:	40014000 	.word	0x40014000
 80043cc:	40001800 	.word	0x40001800

080043d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d101      	bne.n	80043ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80043e8:	2302      	movs	r3, #2
 80043ea:	e03d      	b.n	8004468 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	4313      	orrs	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	4313      	orrs	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4313      	orrs	r3, r2
 800442a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	4313      	orrs	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	4313      	orrs	r3, r2
 8004454:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e042      	b.n	800450c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d106      	bne.n	80044a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7fd fe42 	bl	8002124 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2224      	movs	r2, #36	@ 0x24
 80044a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 fd11 	bl	8004ee0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	695a      	ldr	r2, [r3, #20]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2220      	movs	r2, #32
 8004500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3708      	adds	r7, #8
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	4613      	mov	r3, r2
 8004520:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b20      	cmp	r3, #32
 800452c:	d121      	bne.n	8004572 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <HAL_UART_Transmit_IT+0x26>
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e01a      	b.n	8004574 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	88fa      	ldrh	r2, [r7, #6]
 8004548:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	88fa      	ldrh	r2, [r7, #6]
 800454e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2221      	movs	r2, #33	@ 0x21
 800455a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68da      	ldr	r2, [r3, #12]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800456c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	e000      	b.n	8004574 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004572:	2302      	movs	r3, #2
  }
}
 8004574:	4618      	mov	r0, r3
 8004576:	3714      	adds	r7, #20
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	4613      	mov	r3, r2
 800458c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b20      	cmp	r3, #32
 8004598:	d112      	bne.n	80045c0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d002      	beq.n	80045a6 <HAL_UART_Receive_IT+0x26>
 80045a0:	88fb      	ldrh	r3, [r7, #6]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e00b      	b.n	80045c2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80045b0:	88fb      	ldrh	r3, [r7, #6]
 80045b2:	461a      	mov	r2, r3
 80045b4:	68b9      	ldr	r1, [r7, #8]
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f000 faba 	bl	8004b30 <UART_Start_Receive_IT>
 80045bc:	4603      	mov	r3, r0
 80045be:	e000      	b.n	80045c2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80045c0:	2302      	movs	r3, #2
  }
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
	...

080045cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b0ba      	sub	sp, #232	@ 0xe8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80045fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004602:	f003 030f 	and.w	r3, r3, #15
 8004606:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800460a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10f      	bne.n	8004632 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004616:	f003 0320 	and.w	r3, r3, #32
 800461a:	2b00      	cmp	r3, #0
 800461c:	d009      	beq.n	8004632 <HAL_UART_IRQHandler+0x66>
 800461e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004622:	f003 0320 	and.w	r3, r3, #32
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 fb99 	bl	8004d62 <UART_Receive_IT>
      return;
 8004630:	e25b      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004632:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 80de 	beq.w	80047f8 <HAL_UART_IRQHandler+0x22c>
 800463c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d106      	bne.n	8004656 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800464c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 80d1 	beq.w	80047f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00b      	beq.n	800467a <HAL_UART_IRQHandler+0xae>
 8004662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004672:	f043 0201 	orr.w	r2, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800467a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800467e:	f003 0304 	and.w	r3, r3, #4
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00b      	beq.n	800469e <HAL_UART_IRQHandler+0xd2>
 8004686:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d005      	beq.n	800469e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004696:	f043 0202 	orr.w	r2, r3, #2
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800469e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00b      	beq.n	80046c2 <HAL_UART_IRQHandler+0xf6>
 80046aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d005      	beq.n	80046c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	f043 0204 	orr.w	r2, r3, #4
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80046c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d011      	beq.n	80046f2 <HAL_UART_IRQHandler+0x126>
 80046ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d105      	bne.n	80046e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80046da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d005      	beq.n	80046f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ea:	f043 0208 	orr.w	r2, r3, #8
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 81f2 	beq.w	8004ae0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004700:	f003 0320 	and.w	r3, r3, #32
 8004704:	2b00      	cmp	r3, #0
 8004706:	d008      	beq.n	800471a <HAL_UART_IRQHandler+0x14e>
 8004708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800470c:	f003 0320 	and.w	r3, r3, #32
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fb24 	bl	8004d62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004724:	2b40      	cmp	r3, #64	@ 0x40
 8004726:	bf0c      	ite	eq
 8004728:	2301      	moveq	r3, #1
 800472a:	2300      	movne	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004736:	f003 0308 	and.w	r3, r3, #8
 800473a:	2b00      	cmp	r3, #0
 800473c:	d103      	bne.n	8004746 <HAL_UART_IRQHandler+0x17a>
 800473e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004742:	2b00      	cmp	r3, #0
 8004744:	d04f      	beq.n	80047e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 fa2c 	bl	8004ba4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004756:	2b40      	cmp	r3, #64	@ 0x40
 8004758:	d141      	bne.n	80047de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3314      	adds	r3, #20
 8004760:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004768:	e853 3f00 	ldrex	r3, [r3]
 800476c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004770:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004774:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004778:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	3314      	adds	r3, #20
 8004782:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004786:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800478a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004792:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004796:	e841 2300 	strex	r3, r2, [r1]
 800479a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800479e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1d9      	bne.n	800475a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d013      	beq.n	80047d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b2:	4a7e      	ldr	r2, [pc, #504]	@ (80049ac <HAL_UART_IRQHandler+0x3e0>)
 80047b4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fd ff43 	bl	8002646 <HAL_DMA_Abort_IT>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d016      	beq.n	80047f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80047d0:	4610      	mov	r0, r2
 80047d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d4:	e00e      	b.n	80047f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f994 	bl	8004b04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047dc:	e00a      	b.n	80047f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f990 	bl	8004b04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e4:	e006      	b.n	80047f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f98c 	bl	8004b04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80047f2:	e175      	b.n	8004ae0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047f4:	bf00      	nop
    return;
 80047f6:	e173      	b.n	8004ae0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	f040 814f 	bne.w	8004aa0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004806:	f003 0310 	and.w	r3, r3, #16
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 8148 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 8141 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800481e:	2300      	movs	r3, #0
 8004820:	60bb      	str	r3, [r7, #8]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	60bb      	str	r3, [r7, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	60bb      	str	r3, [r7, #8]
 8004832:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800483e:	2b40      	cmp	r3, #64	@ 0x40
 8004840:	f040 80b6 	bne.w	80049b0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004850:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 8145 	beq.w	8004ae4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800485e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004862:	429a      	cmp	r2, r3
 8004864:	f080 813e 	bcs.w	8004ae4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800486e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800487a:	f000 8088 	beq.w	800498e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	330c      	adds	r3, #12
 8004884:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004888:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004894:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800489c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	330c      	adds	r3, #12
 80048a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80048aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80048b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80048ba:	e841 2300 	strex	r3, r2, [r1]
 80048be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80048c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1d9      	bne.n	800487e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	3314      	adds	r3, #20
 80048d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048d4:	e853 3f00 	ldrex	r3, [r3]
 80048d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80048da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80048dc:	f023 0301 	bic.w	r3, r3, #1
 80048e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	3314      	adds	r3, #20
 80048ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80048ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80048f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80048f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80048fa:	e841 2300 	strex	r3, r2, [r1]
 80048fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004900:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1e1      	bne.n	80048ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3314      	adds	r3, #20
 800490c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004910:	e853 3f00 	ldrex	r3, [r3]
 8004914:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004916:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004918:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800491c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3314      	adds	r3, #20
 8004926:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800492a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800492c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004930:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004938:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e3      	bne.n	8004906 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2220      	movs	r2, #32
 8004942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	330c      	adds	r3, #12
 8004952:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004956:	e853 3f00 	ldrex	r3, [r3]
 800495a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800495c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800495e:	f023 0310 	bic.w	r3, r3, #16
 8004962:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	330c      	adds	r3, #12
 800496c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004970:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004972:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004974:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004976:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004978:	e841 2300 	strex	r3, r2, [r1]
 800497c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800497e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1e3      	bne.n	800494c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004988:	4618      	mov	r0, r3
 800498a:	f7fd fdec 	bl	8002566 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2202      	movs	r2, #2
 8004992:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800499c:	b29b      	uxth	r3, r3
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	4619      	mov	r1, r3
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f8b7 	bl	8004b18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80049aa:	e09b      	b.n	8004ae4 <HAL_UART_IRQHandler+0x518>
 80049ac:	08004c6b 	.word	0x08004c6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 808e 	beq.w	8004ae8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80049cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 8089 	beq.w	8004ae8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	330c      	adds	r3, #12
 80049dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e0:	e853 3f00 	ldrex	r3, [r3]
 80049e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	330c      	adds	r3, #12
 80049f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80049fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80049fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a02:	e841 2300 	strex	r3, r2, [r1]
 8004a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1e3      	bne.n	80049d6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	3314      	adds	r3, #20
 8004a14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	623b      	str	r3, [r7, #32]
   return(result);
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	f023 0301 	bic.w	r3, r3, #1
 8004a24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3314      	adds	r3, #20
 8004a2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004a32:	633a      	str	r2, [r7, #48]	@ 0x30
 8004a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a3a:	e841 2300 	strex	r3, r2, [r1]
 8004a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1e3      	bne.n	8004a0e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	330c      	adds	r3, #12
 8004a5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	e853 3f00 	ldrex	r3, [r3]
 8004a62:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0310 	bic.w	r3, r3, #16
 8004a6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	330c      	adds	r3, #12
 8004a74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004a78:	61fa      	str	r2, [r7, #28]
 8004a7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7c:	69b9      	ldr	r1, [r7, #24]
 8004a7e:	69fa      	ldr	r2, [r7, #28]
 8004a80:	e841 2300 	strex	r3, r2, [r1]
 8004a84:	617b      	str	r3, [r7, #20]
   return(result);
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1e3      	bne.n	8004a54 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a96:	4619      	mov	r1, r3
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f000 f83d 	bl	8004b18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a9e:	e023      	b.n	8004ae8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d009      	beq.n	8004ac0 <HAL_UART_IRQHandler+0x4f4>
 8004aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ab0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d003      	beq.n	8004ac0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 f8ea 	bl	8004c92 <UART_Transmit_IT>
    return;
 8004abe:	e014      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00e      	beq.n	8004aea <HAL_UART_IRQHandler+0x51e>
 8004acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f92a 	bl	8004d32 <UART_EndTransmit_IT>
    return;
 8004ade:	e004      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
    return;
 8004ae0:	bf00      	nop
 8004ae2:	e002      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
      return;
 8004ae4:	bf00      	nop
 8004ae6:	e000      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
      return;
 8004ae8:	bf00      	nop
  }
}
 8004aea:	37e8      	adds	r7, #232	@ 0xe8
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	88fa      	ldrh	r2, [r7, #6]
 8004b48:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	88fa      	ldrh	r2, [r7, #6]
 8004b4e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2222      	movs	r2, #34	@ 0x22
 8004b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d007      	beq.n	8004b76 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b74:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	695a      	ldr	r2, [r3, #20]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f042 0201 	orr.w	r2, r2, #1
 8004b84:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68da      	ldr	r2, [r3, #12]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f042 0220 	orr.w	r2, r2, #32
 8004b94:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b095      	sub	sp, #84	@ 0x54
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	330c      	adds	r3, #12
 8004bb2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb6:	e853 3f00 	ldrex	r3, [r3]
 8004bba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	330c      	adds	r3, #12
 8004bca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bcc:	643a      	str	r2, [r7, #64]	@ 0x40
 8004bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bd2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bd4:	e841 2300 	strex	r3, r2, [r1]
 8004bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1e5      	bne.n	8004bac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	3314      	adds	r3, #20
 8004be6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	6a3b      	ldr	r3, [r7, #32]
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f023 0301 	bic.w	r3, r3, #1
 8004bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3314      	adds	r3, #20
 8004bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e5      	bne.n	8004be0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d119      	bne.n	8004c50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	330c      	adds	r3, #12
 8004c22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	e853 3f00 	ldrex	r3, [r3]
 8004c2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	f023 0310 	bic.w	r3, r3, #16
 8004c32:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	330c      	adds	r3, #12
 8004c3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c3c:	61ba      	str	r2, [r7, #24]
 8004c3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c40:	6979      	ldr	r1, [r7, #20]
 8004c42:	69ba      	ldr	r2, [r7, #24]
 8004c44:	e841 2300 	strex	r3, r2, [r1]
 8004c48:	613b      	str	r3, [r7, #16]
   return(result);
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1e5      	bne.n	8004c1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2220      	movs	r2, #32
 8004c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c5e:	bf00      	nop
 8004c60:	3754      	adds	r7, #84	@ 0x54
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b084      	sub	sp, #16
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f7ff ff3d 	bl	8004b04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c8a:	bf00      	nop
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b085      	sub	sp, #20
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b21      	cmp	r3, #33	@ 0x21
 8004ca4:	d13e      	bne.n	8004d24 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cae:	d114      	bne.n	8004cda <UART_Transmit_IT+0x48>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d110      	bne.n	8004cda <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	881b      	ldrh	r3, [r3, #0]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ccc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	1c9a      	adds	r2, r3, #2
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	621a      	str	r2, [r3, #32]
 8004cd8:	e008      	b.n	8004cec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	1c59      	adds	r1, r3, #1
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6211      	str	r1, [r2, #32]
 8004ce4:	781a      	ldrb	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10f      	bne.n	8004d20 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68da      	ldr	r2, [r3, #12]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68da      	ldr	r2, [r3, #12]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	e000      	b.n	8004d26 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d24:	2302      	movs	r3, #2
  }
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b082      	sub	sp, #8
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68da      	ldr	r2, [r3, #12]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d48:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7ff fecc 	bl	8004af0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3708      	adds	r7, #8
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b08c      	sub	sp, #48	@ 0x30
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b22      	cmp	r3, #34	@ 0x22
 8004d74:	f040 80ae 	bne.w	8004ed4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d80:	d117      	bne.n	8004db2 <UART_Receive_IT+0x50>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d113      	bne.n	8004db2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d92:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004da0:	b29a      	uxth	r2, r3
 8004da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004daa:	1c9a      	adds	r2, r3, #2
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	629a      	str	r2, [r3, #40]	@ 0x28
 8004db0:	e026      	b.n	8004e00 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dc4:	d007      	beq.n	8004dd6 <UART_Receive_IT+0x74>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10a      	bne.n	8004de4 <UART_Receive_IT+0x82>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d106      	bne.n	8004de4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de0:	701a      	strb	r2, [r3, #0]
 8004de2:	e008      	b.n	8004df6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004df4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfa:	1c5a      	adds	r2, r3, #1
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	3b01      	subs	r3, #1
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d15d      	bne.n	8004ed0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68da      	ldr	r2, [r3, #12]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 0220 	bic.w	r2, r2, #32
 8004e22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68da      	ldr	r2, [r3, #12]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	695a      	ldr	r2, [r3, #20]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0201 	bic.w	r2, r2, #1
 8004e42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2220      	movs	r2, #32
 8004e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d135      	bne.n	8004ec6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	330c      	adds	r3, #12
 8004e66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	e853 3f00 	ldrex	r3, [r3]
 8004e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f023 0310 	bic.w	r3, r3, #16
 8004e76:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	330c      	adds	r3, #12
 8004e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e80:	623a      	str	r2, [r7, #32]
 8004e82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e84:	69f9      	ldr	r1, [r7, #28]
 8004e86:	6a3a      	ldr	r2, [r7, #32]
 8004e88:	e841 2300 	strex	r3, r2, [r1]
 8004e8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1e5      	bne.n	8004e60 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0310 	and.w	r3, r3, #16
 8004e9e:	2b10      	cmp	r3, #16
 8004ea0:	d10a      	bne.n	8004eb8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	60fb      	str	r3, [r7, #12]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	60fb      	str	r3, [r7, #12]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7ff fe2a 	bl	8004b18 <HAL_UARTEx_RxEventCallback>
 8004ec4:	e002      	b.n	8004ecc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f7fc fbd0 	bl	800166c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	e002      	b.n	8004ed6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	e000      	b.n	8004ed6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004ed4:	2302      	movs	r3, #2
  }
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3730      	adds	r7, #48	@ 0x30
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
	...

08004ee0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ee4:	b0c0      	sub	sp, #256	@ 0x100
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efc:	68d9      	ldr	r1, [r3, #12]
 8004efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	ea40 0301 	orr.w	r3, r0, r1
 8004f08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f0e:	689a      	ldr	r2, [r3, #8]
 8004f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	431a      	orrs	r2, r3
 8004f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f38:	f021 010c 	bic.w	r1, r1, #12
 8004f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f46:	430b      	orrs	r3, r1
 8004f48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f5a:	6999      	ldr	r1, [r3, #24]
 8004f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	ea40 0301 	orr.w	r3, r0, r1
 8004f66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	4b8f      	ldr	r3, [pc, #572]	@ (80051ac <UART_SetConfig+0x2cc>)
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d005      	beq.n	8004f80 <UART_SetConfig+0xa0>
 8004f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	4b8d      	ldr	r3, [pc, #564]	@ (80051b0 <UART_SetConfig+0x2d0>)
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d104      	bne.n	8004f8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f80:	f7fd fe68 	bl	8002c54 <HAL_RCC_GetPCLK2Freq>
 8004f84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f88:	e003      	b.n	8004f92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f8a:	f7fd fe4f 	bl	8002c2c <HAL_RCC_GetPCLK1Freq>
 8004f8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f96:	69db      	ldr	r3, [r3, #28]
 8004f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f9c:	f040 810c 	bne.w	80051b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fa0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004faa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004fae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004fb2:	4622      	mov	r2, r4
 8004fb4:	462b      	mov	r3, r5
 8004fb6:	1891      	adds	r1, r2, r2
 8004fb8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004fba:	415b      	adcs	r3, r3
 8004fbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004fc2:	4621      	mov	r1, r4
 8004fc4:	eb12 0801 	adds.w	r8, r2, r1
 8004fc8:	4629      	mov	r1, r5
 8004fca:	eb43 0901 	adc.w	r9, r3, r1
 8004fce:	f04f 0200 	mov.w	r2, #0
 8004fd2:	f04f 0300 	mov.w	r3, #0
 8004fd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fe2:	4690      	mov	r8, r2
 8004fe4:	4699      	mov	r9, r3
 8004fe6:	4623      	mov	r3, r4
 8004fe8:	eb18 0303 	adds.w	r3, r8, r3
 8004fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ff0:	462b      	mov	r3, r5
 8004ff2:	eb49 0303 	adc.w	r3, r9, r3
 8004ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005006:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800500a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800500e:	460b      	mov	r3, r1
 8005010:	18db      	adds	r3, r3, r3
 8005012:	653b      	str	r3, [r7, #80]	@ 0x50
 8005014:	4613      	mov	r3, r2
 8005016:	eb42 0303 	adc.w	r3, r2, r3
 800501a:	657b      	str	r3, [r7, #84]	@ 0x54
 800501c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005020:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005024:	f7fb fe50 	bl	8000cc8 <__aeabi_uldivmod>
 8005028:	4602      	mov	r2, r0
 800502a:	460b      	mov	r3, r1
 800502c:	4b61      	ldr	r3, [pc, #388]	@ (80051b4 <UART_SetConfig+0x2d4>)
 800502e:	fba3 2302 	umull	r2, r3, r3, r2
 8005032:	095b      	lsrs	r3, r3, #5
 8005034:	011c      	lsls	r4, r3, #4
 8005036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800503a:	2200      	movs	r2, #0
 800503c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005040:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005044:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005048:	4642      	mov	r2, r8
 800504a:	464b      	mov	r3, r9
 800504c:	1891      	adds	r1, r2, r2
 800504e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005050:	415b      	adcs	r3, r3
 8005052:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005054:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005058:	4641      	mov	r1, r8
 800505a:	eb12 0a01 	adds.w	sl, r2, r1
 800505e:	4649      	mov	r1, r9
 8005060:	eb43 0b01 	adc.w	fp, r3, r1
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005070:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005074:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005078:	4692      	mov	sl, r2
 800507a:	469b      	mov	fp, r3
 800507c:	4643      	mov	r3, r8
 800507e:	eb1a 0303 	adds.w	r3, sl, r3
 8005082:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005086:	464b      	mov	r3, r9
 8005088:	eb4b 0303 	adc.w	r3, fp, r3
 800508c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800509c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80050a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80050a4:	460b      	mov	r3, r1
 80050a6:	18db      	adds	r3, r3, r3
 80050a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80050aa:	4613      	mov	r3, r2
 80050ac:	eb42 0303 	adc.w	r3, r2, r3
 80050b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80050b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80050b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80050ba:	f7fb fe05 	bl	8000cc8 <__aeabi_uldivmod>
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
 80050c2:	4611      	mov	r1, r2
 80050c4:	4b3b      	ldr	r3, [pc, #236]	@ (80051b4 <UART_SetConfig+0x2d4>)
 80050c6:	fba3 2301 	umull	r2, r3, r3, r1
 80050ca:	095b      	lsrs	r3, r3, #5
 80050cc:	2264      	movs	r2, #100	@ 0x64
 80050ce:	fb02 f303 	mul.w	r3, r2, r3
 80050d2:	1acb      	subs	r3, r1, r3
 80050d4:	00db      	lsls	r3, r3, #3
 80050d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80050da:	4b36      	ldr	r3, [pc, #216]	@ (80051b4 <UART_SetConfig+0x2d4>)
 80050dc:	fba3 2302 	umull	r2, r3, r3, r2
 80050e0:	095b      	lsrs	r3, r3, #5
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80050e8:	441c      	add	r4, r3
 80050ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050ee:	2200      	movs	r2, #0
 80050f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80050f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80050fc:	4642      	mov	r2, r8
 80050fe:	464b      	mov	r3, r9
 8005100:	1891      	adds	r1, r2, r2
 8005102:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005104:	415b      	adcs	r3, r3
 8005106:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005108:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800510c:	4641      	mov	r1, r8
 800510e:	1851      	adds	r1, r2, r1
 8005110:	6339      	str	r1, [r7, #48]	@ 0x30
 8005112:	4649      	mov	r1, r9
 8005114:	414b      	adcs	r3, r1
 8005116:	637b      	str	r3, [r7, #52]	@ 0x34
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005124:	4659      	mov	r1, fp
 8005126:	00cb      	lsls	r3, r1, #3
 8005128:	4651      	mov	r1, sl
 800512a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800512e:	4651      	mov	r1, sl
 8005130:	00ca      	lsls	r2, r1, #3
 8005132:	4610      	mov	r0, r2
 8005134:	4619      	mov	r1, r3
 8005136:	4603      	mov	r3, r0
 8005138:	4642      	mov	r2, r8
 800513a:	189b      	adds	r3, r3, r2
 800513c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005140:	464b      	mov	r3, r9
 8005142:	460a      	mov	r2, r1
 8005144:	eb42 0303 	adc.w	r3, r2, r3
 8005148:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005158:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800515c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005160:	460b      	mov	r3, r1
 8005162:	18db      	adds	r3, r3, r3
 8005164:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005166:	4613      	mov	r3, r2
 8005168:	eb42 0303 	adc.w	r3, r2, r3
 800516c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800516e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005172:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005176:	f7fb fda7 	bl	8000cc8 <__aeabi_uldivmod>
 800517a:	4602      	mov	r2, r0
 800517c:	460b      	mov	r3, r1
 800517e:	4b0d      	ldr	r3, [pc, #52]	@ (80051b4 <UART_SetConfig+0x2d4>)
 8005180:	fba3 1302 	umull	r1, r3, r3, r2
 8005184:	095b      	lsrs	r3, r3, #5
 8005186:	2164      	movs	r1, #100	@ 0x64
 8005188:	fb01 f303 	mul.w	r3, r1, r3
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	3332      	adds	r3, #50	@ 0x32
 8005192:	4a08      	ldr	r2, [pc, #32]	@ (80051b4 <UART_SetConfig+0x2d4>)
 8005194:	fba2 2303 	umull	r2, r3, r2, r3
 8005198:	095b      	lsrs	r3, r3, #5
 800519a:	f003 0207 	and.w	r2, r3, #7
 800519e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4422      	add	r2, r4
 80051a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051a8:	e106      	b.n	80053b8 <UART_SetConfig+0x4d8>
 80051aa:	bf00      	nop
 80051ac:	40011000 	.word	0x40011000
 80051b0:	40011400 	.word	0x40011400
 80051b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051bc:	2200      	movs	r2, #0
 80051be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80051c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80051c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80051ca:	4642      	mov	r2, r8
 80051cc:	464b      	mov	r3, r9
 80051ce:	1891      	adds	r1, r2, r2
 80051d0:	6239      	str	r1, [r7, #32]
 80051d2:	415b      	adcs	r3, r3
 80051d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80051d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051da:	4641      	mov	r1, r8
 80051dc:	1854      	adds	r4, r2, r1
 80051de:	4649      	mov	r1, r9
 80051e0:	eb43 0501 	adc.w	r5, r3, r1
 80051e4:	f04f 0200 	mov.w	r2, #0
 80051e8:	f04f 0300 	mov.w	r3, #0
 80051ec:	00eb      	lsls	r3, r5, #3
 80051ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051f2:	00e2      	lsls	r2, r4, #3
 80051f4:	4614      	mov	r4, r2
 80051f6:	461d      	mov	r5, r3
 80051f8:	4643      	mov	r3, r8
 80051fa:	18e3      	adds	r3, r4, r3
 80051fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005200:	464b      	mov	r3, r9
 8005202:	eb45 0303 	adc.w	r3, r5, r3
 8005206:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800520a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005216:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	f04f 0300 	mov.w	r3, #0
 8005222:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005226:	4629      	mov	r1, r5
 8005228:	008b      	lsls	r3, r1, #2
 800522a:	4621      	mov	r1, r4
 800522c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005230:	4621      	mov	r1, r4
 8005232:	008a      	lsls	r2, r1, #2
 8005234:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005238:	f7fb fd46 	bl	8000cc8 <__aeabi_uldivmod>
 800523c:	4602      	mov	r2, r0
 800523e:	460b      	mov	r3, r1
 8005240:	4b60      	ldr	r3, [pc, #384]	@ (80053c4 <UART_SetConfig+0x4e4>)
 8005242:	fba3 2302 	umull	r2, r3, r3, r2
 8005246:	095b      	lsrs	r3, r3, #5
 8005248:	011c      	lsls	r4, r3, #4
 800524a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800524e:	2200      	movs	r2, #0
 8005250:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005254:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005258:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800525c:	4642      	mov	r2, r8
 800525e:	464b      	mov	r3, r9
 8005260:	1891      	adds	r1, r2, r2
 8005262:	61b9      	str	r1, [r7, #24]
 8005264:	415b      	adcs	r3, r3
 8005266:	61fb      	str	r3, [r7, #28]
 8005268:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800526c:	4641      	mov	r1, r8
 800526e:	1851      	adds	r1, r2, r1
 8005270:	6139      	str	r1, [r7, #16]
 8005272:	4649      	mov	r1, r9
 8005274:	414b      	adcs	r3, r1
 8005276:	617b      	str	r3, [r7, #20]
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	f04f 0300 	mov.w	r3, #0
 8005280:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005284:	4659      	mov	r1, fp
 8005286:	00cb      	lsls	r3, r1, #3
 8005288:	4651      	mov	r1, sl
 800528a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800528e:	4651      	mov	r1, sl
 8005290:	00ca      	lsls	r2, r1, #3
 8005292:	4610      	mov	r0, r2
 8005294:	4619      	mov	r1, r3
 8005296:	4603      	mov	r3, r0
 8005298:	4642      	mov	r2, r8
 800529a:	189b      	adds	r3, r3, r2
 800529c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80052a0:	464b      	mov	r3, r9
 80052a2:	460a      	mov	r2, r1
 80052a4:	eb42 0303 	adc.w	r3, r2, r3
 80052a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80052ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80052c4:	4649      	mov	r1, r9
 80052c6:	008b      	lsls	r3, r1, #2
 80052c8:	4641      	mov	r1, r8
 80052ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052ce:	4641      	mov	r1, r8
 80052d0:	008a      	lsls	r2, r1, #2
 80052d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80052d6:	f7fb fcf7 	bl	8000cc8 <__aeabi_uldivmod>
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	4611      	mov	r1, r2
 80052e0:	4b38      	ldr	r3, [pc, #224]	@ (80053c4 <UART_SetConfig+0x4e4>)
 80052e2:	fba3 2301 	umull	r2, r3, r3, r1
 80052e6:	095b      	lsrs	r3, r3, #5
 80052e8:	2264      	movs	r2, #100	@ 0x64
 80052ea:	fb02 f303 	mul.w	r3, r2, r3
 80052ee:	1acb      	subs	r3, r1, r3
 80052f0:	011b      	lsls	r3, r3, #4
 80052f2:	3332      	adds	r3, #50	@ 0x32
 80052f4:	4a33      	ldr	r2, [pc, #204]	@ (80053c4 <UART_SetConfig+0x4e4>)
 80052f6:	fba2 2303 	umull	r2, r3, r2, r3
 80052fa:	095b      	lsrs	r3, r3, #5
 80052fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005300:	441c      	add	r4, r3
 8005302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005306:	2200      	movs	r2, #0
 8005308:	673b      	str	r3, [r7, #112]	@ 0x70
 800530a:	677a      	str	r2, [r7, #116]	@ 0x74
 800530c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005310:	4642      	mov	r2, r8
 8005312:	464b      	mov	r3, r9
 8005314:	1891      	adds	r1, r2, r2
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	415b      	adcs	r3, r3
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005320:	4641      	mov	r1, r8
 8005322:	1851      	adds	r1, r2, r1
 8005324:	6039      	str	r1, [r7, #0]
 8005326:	4649      	mov	r1, r9
 8005328:	414b      	adcs	r3, r1
 800532a:	607b      	str	r3, [r7, #4]
 800532c:	f04f 0200 	mov.w	r2, #0
 8005330:	f04f 0300 	mov.w	r3, #0
 8005334:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005338:	4659      	mov	r1, fp
 800533a:	00cb      	lsls	r3, r1, #3
 800533c:	4651      	mov	r1, sl
 800533e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005342:	4651      	mov	r1, sl
 8005344:	00ca      	lsls	r2, r1, #3
 8005346:	4610      	mov	r0, r2
 8005348:	4619      	mov	r1, r3
 800534a:	4603      	mov	r3, r0
 800534c:	4642      	mov	r2, r8
 800534e:	189b      	adds	r3, r3, r2
 8005350:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005352:	464b      	mov	r3, r9
 8005354:	460a      	mov	r2, r1
 8005356:	eb42 0303 	adc.w	r3, r2, r3
 800535a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800535c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	663b      	str	r3, [r7, #96]	@ 0x60
 8005366:	667a      	str	r2, [r7, #100]	@ 0x64
 8005368:	f04f 0200 	mov.w	r2, #0
 800536c:	f04f 0300 	mov.w	r3, #0
 8005370:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005374:	4649      	mov	r1, r9
 8005376:	008b      	lsls	r3, r1, #2
 8005378:	4641      	mov	r1, r8
 800537a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800537e:	4641      	mov	r1, r8
 8005380:	008a      	lsls	r2, r1, #2
 8005382:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005386:	f7fb fc9f 	bl	8000cc8 <__aeabi_uldivmod>
 800538a:	4602      	mov	r2, r0
 800538c:	460b      	mov	r3, r1
 800538e:	4b0d      	ldr	r3, [pc, #52]	@ (80053c4 <UART_SetConfig+0x4e4>)
 8005390:	fba3 1302 	umull	r1, r3, r3, r2
 8005394:	095b      	lsrs	r3, r3, #5
 8005396:	2164      	movs	r1, #100	@ 0x64
 8005398:	fb01 f303 	mul.w	r3, r1, r3
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	011b      	lsls	r3, r3, #4
 80053a0:	3332      	adds	r3, #50	@ 0x32
 80053a2:	4a08      	ldr	r2, [pc, #32]	@ (80053c4 <UART_SetConfig+0x4e4>)
 80053a4:	fba2 2303 	umull	r2, r3, r2, r3
 80053a8:	095b      	lsrs	r3, r3, #5
 80053aa:	f003 020f 	and.w	r2, r3, #15
 80053ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4422      	add	r2, r4
 80053b6:	609a      	str	r2, [r3, #8]
}
 80053b8:	bf00      	nop
 80053ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80053be:	46bd      	mov	sp, r7
 80053c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053c4:	51eb851f 	.word	0x51eb851f

080053c8 <__cvt>:
 80053c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053cc:	ec57 6b10 	vmov	r6, r7, d0
 80053d0:	2f00      	cmp	r7, #0
 80053d2:	460c      	mov	r4, r1
 80053d4:	4619      	mov	r1, r3
 80053d6:	463b      	mov	r3, r7
 80053d8:	bfbb      	ittet	lt
 80053da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80053de:	461f      	movlt	r7, r3
 80053e0:	2300      	movge	r3, #0
 80053e2:	232d      	movlt	r3, #45	@ 0x2d
 80053e4:	700b      	strb	r3, [r1, #0]
 80053e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80053ec:	4691      	mov	r9, r2
 80053ee:	f023 0820 	bic.w	r8, r3, #32
 80053f2:	bfbc      	itt	lt
 80053f4:	4632      	movlt	r2, r6
 80053f6:	4616      	movlt	r6, r2
 80053f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80053fc:	d005      	beq.n	800540a <__cvt+0x42>
 80053fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005402:	d100      	bne.n	8005406 <__cvt+0x3e>
 8005404:	3401      	adds	r4, #1
 8005406:	2102      	movs	r1, #2
 8005408:	e000      	b.n	800540c <__cvt+0x44>
 800540a:	2103      	movs	r1, #3
 800540c:	ab03      	add	r3, sp, #12
 800540e:	9301      	str	r3, [sp, #4]
 8005410:	ab02      	add	r3, sp, #8
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	ec47 6b10 	vmov	d0, r6, r7
 8005418:	4653      	mov	r3, sl
 800541a:	4622      	mov	r2, r4
 800541c:	f001 f874 	bl	8006508 <_dtoa_r>
 8005420:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005424:	4605      	mov	r5, r0
 8005426:	d119      	bne.n	800545c <__cvt+0x94>
 8005428:	f019 0f01 	tst.w	r9, #1
 800542c:	d00e      	beq.n	800544c <__cvt+0x84>
 800542e:	eb00 0904 	add.w	r9, r0, r4
 8005432:	2200      	movs	r2, #0
 8005434:	2300      	movs	r3, #0
 8005436:	4630      	mov	r0, r6
 8005438:	4639      	mov	r1, r7
 800543a:	f7fb fb65 	bl	8000b08 <__aeabi_dcmpeq>
 800543e:	b108      	cbz	r0, 8005444 <__cvt+0x7c>
 8005440:	f8cd 900c 	str.w	r9, [sp, #12]
 8005444:	2230      	movs	r2, #48	@ 0x30
 8005446:	9b03      	ldr	r3, [sp, #12]
 8005448:	454b      	cmp	r3, r9
 800544a:	d31e      	bcc.n	800548a <__cvt+0xc2>
 800544c:	9b03      	ldr	r3, [sp, #12]
 800544e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005450:	1b5b      	subs	r3, r3, r5
 8005452:	4628      	mov	r0, r5
 8005454:	6013      	str	r3, [r2, #0]
 8005456:	b004      	add	sp, #16
 8005458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800545c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005460:	eb00 0904 	add.w	r9, r0, r4
 8005464:	d1e5      	bne.n	8005432 <__cvt+0x6a>
 8005466:	7803      	ldrb	r3, [r0, #0]
 8005468:	2b30      	cmp	r3, #48	@ 0x30
 800546a:	d10a      	bne.n	8005482 <__cvt+0xba>
 800546c:	2200      	movs	r2, #0
 800546e:	2300      	movs	r3, #0
 8005470:	4630      	mov	r0, r6
 8005472:	4639      	mov	r1, r7
 8005474:	f7fb fb48 	bl	8000b08 <__aeabi_dcmpeq>
 8005478:	b918      	cbnz	r0, 8005482 <__cvt+0xba>
 800547a:	f1c4 0401 	rsb	r4, r4, #1
 800547e:	f8ca 4000 	str.w	r4, [sl]
 8005482:	f8da 3000 	ldr.w	r3, [sl]
 8005486:	4499      	add	r9, r3
 8005488:	e7d3      	b.n	8005432 <__cvt+0x6a>
 800548a:	1c59      	adds	r1, r3, #1
 800548c:	9103      	str	r1, [sp, #12]
 800548e:	701a      	strb	r2, [r3, #0]
 8005490:	e7d9      	b.n	8005446 <__cvt+0x7e>

08005492 <__exponent>:
 8005492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005494:	2900      	cmp	r1, #0
 8005496:	bfba      	itte	lt
 8005498:	4249      	neglt	r1, r1
 800549a:	232d      	movlt	r3, #45	@ 0x2d
 800549c:	232b      	movge	r3, #43	@ 0x2b
 800549e:	2909      	cmp	r1, #9
 80054a0:	7002      	strb	r2, [r0, #0]
 80054a2:	7043      	strb	r3, [r0, #1]
 80054a4:	dd29      	ble.n	80054fa <__exponent+0x68>
 80054a6:	f10d 0307 	add.w	r3, sp, #7
 80054aa:	461d      	mov	r5, r3
 80054ac:	270a      	movs	r7, #10
 80054ae:	461a      	mov	r2, r3
 80054b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80054b4:	fb07 1416 	mls	r4, r7, r6, r1
 80054b8:	3430      	adds	r4, #48	@ 0x30
 80054ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80054be:	460c      	mov	r4, r1
 80054c0:	2c63      	cmp	r4, #99	@ 0x63
 80054c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80054c6:	4631      	mov	r1, r6
 80054c8:	dcf1      	bgt.n	80054ae <__exponent+0x1c>
 80054ca:	3130      	adds	r1, #48	@ 0x30
 80054cc:	1e94      	subs	r4, r2, #2
 80054ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80054d2:	1c41      	adds	r1, r0, #1
 80054d4:	4623      	mov	r3, r4
 80054d6:	42ab      	cmp	r3, r5
 80054d8:	d30a      	bcc.n	80054f0 <__exponent+0x5e>
 80054da:	f10d 0309 	add.w	r3, sp, #9
 80054de:	1a9b      	subs	r3, r3, r2
 80054e0:	42ac      	cmp	r4, r5
 80054e2:	bf88      	it	hi
 80054e4:	2300      	movhi	r3, #0
 80054e6:	3302      	adds	r3, #2
 80054e8:	4403      	add	r3, r0
 80054ea:	1a18      	subs	r0, r3, r0
 80054ec:	b003      	add	sp, #12
 80054ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80054f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80054f8:	e7ed      	b.n	80054d6 <__exponent+0x44>
 80054fa:	2330      	movs	r3, #48	@ 0x30
 80054fc:	3130      	adds	r1, #48	@ 0x30
 80054fe:	7083      	strb	r3, [r0, #2]
 8005500:	70c1      	strb	r1, [r0, #3]
 8005502:	1d03      	adds	r3, r0, #4
 8005504:	e7f1      	b.n	80054ea <__exponent+0x58>
	...

08005508 <_printf_float>:
 8005508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800550c:	b08d      	sub	sp, #52	@ 0x34
 800550e:	460c      	mov	r4, r1
 8005510:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005514:	4616      	mov	r6, r2
 8005516:	461f      	mov	r7, r3
 8005518:	4605      	mov	r5, r0
 800551a:	f000 feef 	bl	80062fc <_localeconv_r>
 800551e:	6803      	ldr	r3, [r0, #0]
 8005520:	9304      	str	r3, [sp, #16]
 8005522:	4618      	mov	r0, r3
 8005524:	f7fa fec4 	bl	80002b0 <strlen>
 8005528:	2300      	movs	r3, #0
 800552a:	930a      	str	r3, [sp, #40]	@ 0x28
 800552c:	f8d8 3000 	ldr.w	r3, [r8]
 8005530:	9005      	str	r0, [sp, #20]
 8005532:	3307      	adds	r3, #7
 8005534:	f023 0307 	bic.w	r3, r3, #7
 8005538:	f103 0208 	add.w	r2, r3, #8
 800553c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005540:	f8d4 b000 	ldr.w	fp, [r4]
 8005544:	f8c8 2000 	str.w	r2, [r8]
 8005548:	e9d3 8900 	ldrd	r8, r9, [r3]
 800554c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005550:	9307      	str	r3, [sp, #28]
 8005552:	f8cd 8018 	str.w	r8, [sp, #24]
 8005556:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800555a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800555e:	4b9c      	ldr	r3, [pc, #624]	@ (80057d0 <_printf_float+0x2c8>)
 8005560:	f04f 32ff 	mov.w	r2, #4294967295
 8005564:	f7fb fb02 	bl	8000b6c <__aeabi_dcmpun>
 8005568:	bb70      	cbnz	r0, 80055c8 <_printf_float+0xc0>
 800556a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800556e:	4b98      	ldr	r3, [pc, #608]	@ (80057d0 <_printf_float+0x2c8>)
 8005570:	f04f 32ff 	mov.w	r2, #4294967295
 8005574:	f7fb fadc 	bl	8000b30 <__aeabi_dcmple>
 8005578:	bb30      	cbnz	r0, 80055c8 <_printf_float+0xc0>
 800557a:	2200      	movs	r2, #0
 800557c:	2300      	movs	r3, #0
 800557e:	4640      	mov	r0, r8
 8005580:	4649      	mov	r1, r9
 8005582:	f7fb facb 	bl	8000b1c <__aeabi_dcmplt>
 8005586:	b110      	cbz	r0, 800558e <_printf_float+0x86>
 8005588:	232d      	movs	r3, #45	@ 0x2d
 800558a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800558e:	4a91      	ldr	r2, [pc, #580]	@ (80057d4 <_printf_float+0x2cc>)
 8005590:	4b91      	ldr	r3, [pc, #580]	@ (80057d8 <_printf_float+0x2d0>)
 8005592:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005596:	bf94      	ite	ls
 8005598:	4690      	movls	r8, r2
 800559a:	4698      	movhi	r8, r3
 800559c:	2303      	movs	r3, #3
 800559e:	6123      	str	r3, [r4, #16]
 80055a0:	f02b 0304 	bic.w	r3, fp, #4
 80055a4:	6023      	str	r3, [r4, #0]
 80055a6:	f04f 0900 	mov.w	r9, #0
 80055aa:	9700      	str	r7, [sp, #0]
 80055ac:	4633      	mov	r3, r6
 80055ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80055b0:	4621      	mov	r1, r4
 80055b2:	4628      	mov	r0, r5
 80055b4:	f000 f9d2 	bl	800595c <_printf_common>
 80055b8:	3001      	adds	r0, #1
 80055ba:	f040 808d 	bne.w	80056d8 <_printf_float+0x1d0>
 80055be:	f04f 30ff 	mov.w	r0, #4294967295
 80055c2:	b00d      	add	sp, #52	@ 0x34
 80055c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c8:	4642      	mov	r2, r8
 80055ca:	464b      	mov	r3, r9
 80055cc:	4640      	mov	r0, r8
 80055ce:	4649      	mov	r1, r9
 80055d0:	f7fb facc 	bl	8000b6c <__aeabi_dcmpun>
 80055d4:	b140      	cbz	r0, 80055e8 <_printf_float+0xe0>
 80055d6:	464b      	mov	r3, r9
 80055d8:	2b00      	cmp	r3, #0
 80055da:	bfbc      	itt	lt
 80055dc:	232d      	movlt	r3, #45	@ 0x2d
 80055de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80055e2:	4a7e      	ldr	r2, [pc, #504]	@ (80057dc <_printf_float+0x2d4>)
 80055e4:	4b7e      	ldr	r3, [pc, #504]	@ (80057e0 <_printf_float+0x2d8>)
 80055e6:	e7d4      	b.n	8005592 <_printf_float+0x8a>
 80055e8:	6863      	ldr	r3, [r4, #4]
 80055ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80055ee:	9206      	str	r2, [sp, #24]
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	d13b      	bne.n	800566c <_printf_float+0x164>
 80055f4:	2306      	movs	r3, #6
 80055f6:	6063      	str	r3, [r4, #4]
 80055f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80055fc:	2300      	movs	r3, #0
 80055fe:	6022      	str	r2, [r4, #0]
 8005600:	9303      	str	r3, [sp, #12]
 8005602:	ab0a      	add	r3, sp, #40	@ 0x28
 8005604:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005608:	ab09      	add	r3, sp, #36	@ 0x24
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	6861      	ldr	r1, [r4, #4]
 800560e:	ec49 8b10 	vmov	d0, r8, r9
 8005612:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005616:	4628      	mov	r0, r5
 8005618:	f7ff fed6 	bl	80053c8 <__cvt>
 800561c:	9b06      	ldr	r3, [sp, #24]
 800561e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005620:	2b47      	cmp	r3, #71	@ 0x47
 8005622:	4680      	mov	r8, r0
 8005624:	d129      	bne.n	800567a <_printf_float+0x172>
 8005626:	1cc8      	adds	r0, r1, #3
 8005628:	db02      	blt.n	8005630 <_printf_float+0x128>
 800562a:	6863      	ldr	r3, [r4, #4]
 800562c:	4299      	cmp	r1, r3
 800562e:	dd41      	ble.n	80056b4 <_printf_float+0x1ac>
 8005630:	f1aa 0a02 	sub.w	sl, sl, #2
 8005634:	fa5f fa8a 	uxtb.w	sl, sl
 8005638:	3901      	subs	r1, #1
 800563a:	4652      	mov	r2, sl
 800563c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005640:	9109      	str	r1, [sp, #36]	@ 0x24
 8005642:	f7ff ff26 	bl	8005492 <__exponent>
 8005646:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005648:	1813      	adds	r3, r2, r0
 800564a:	2a01      	cmp	r2, #1
 800564c:	4681      	mov	r9, r0
 800564e:	6123      	str	r3, [r4, #16]
 8005650:	dc02      	bgt.n	8005658 <_printf_float+0x150>
 8005652:	6822      	ldr	r2, [r4, #0]
 8005654:	07d2      	lsls	r2, r2, #31
 8005656:	d501      	bpl.n	800565c <_printf_float+0x154>
 8005658:	3301      	adds	r3, #1
 800565a:	6123      	str	r3, [r4, #16]
 800565c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005660:	2b00      	cmp	r3, #0
 8005662:	d0a2      	beq.n	80055aa <_printf_float+0xa2>
 8005664:	232d      	movs	r3, #45	@ 0x2d
 8005666:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800566a:	e79e      	b.n	80055aa <_printf_float+0xa2>
 800566c:	9a06      	ldr	r2, [sp, #24]
 800566e:	2a47      	cmp	r2, #71	@ 0x47
 8005670:	d1c2      	bne.n	80055f8 <_printf_float+0xf0>
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1c0      	bne.n	80055f8 <_printf_float+0xf0>
 8005676:	2301      	movs	r3, #1
 8005678:	e7bd      	b.n	80055f6 <_printf_float+0xee>
 800567a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800567e:	d9db      	bls.n	8005638 <_printf_float+0x130>
 8005680:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005684:	d118      	bne.n	80056b8 <_printf_float+0x1b0>
 8005686:	2900      	cmp	r1, #0
 8005688:	6863      	ldr	r3, [r4, #4]
 800568a:	dd0b      	ble.n	80056a4 <_printf_float+0x19c>
 800568c:	6121      	str	r1, [r4, #16]
 800568e:	b913      	cbnz	r3, 8005696 <_printf_float+0x18e>
 8005690:	6822      	ldr	r2, [r4, #0]
 8005692:	07d0      	lsls	r0, r2, #31
 8005694:	d502      	bpl.n	800569c <_printf_float+0x194>
 8005696:	3301      	adds	r3, #1
 8005698:	440b      	add	r3, r1
 800569a:	6123      	str	r3, [r4, #16]
 800569c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800569e:	f04f 0900 	mov.w	r9, #0
 80056a2:	e7db      	b.n	800565c <_printf_float+0x154>
 80056a4:	b913      	cbnz	r3, 80056ac <_printf_float+0x1a4>
 80056a6:	6822      	ldr	r2, [r4, #0]
 80056a8:	07d2      	lsls	r2, r2, #31
 80056aa:	d501      	bpl.n	80056b0 <_printf_float+0x1a8>
 80056ac:	3302      	adds	r3, #2
 80056ae:	e7f4      	b.n	800569a <_printf_float+0x192>
 80056b0:	2301      	movs	r3, #1
 80056b2:	e7f2      	b.n	800569a <_printf_float+0x192>
 80056b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80056b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056ba:	4299      	cmp	r1, r3
 80056bc:	db05      	blt.n	80056ca <_printf_float+0x1c2>
 80056be:	6823      	ldr	r3, [r4, #0]
 80056c0:	6121      	str	r1, [r4, #16]
 80056c2:	07d8      	lsls	r0, r3, #31
 80056c4:	d5ea      	bpl.n	800569c <_printf_float+0x194>
 80056c6:	1c4b      	adds	r3, r1, #1
 80056c8:	e7e7      	b.n	800569a <_printf_float+0x192>
 80056ca:	2900      	cmp	r1, #0
 80056cc:	bfd4      	ite	le
 80056ce:	f1c1 0202 	rsble	r2, r1, #2
 80056d2:	2201      	movgt	r2, #1
 80056d4:	4413      	add	r3, r2
 80056d6:	e7e0      	b.n	800569a <_printf_float+0x192>
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	055a      	lsls	r2, r3, #21
 80056dc:	d407      	bmi.n	80056ee <_printf_float+0x1e6>
 80056de:	6923      	ldr	r3, [r4, #16]
 80056e0:	4642      	mov	r2, r8
 80056e2:	4631      	mov	r1, r6
 80056e4:	4628      	mov	r0, r5
 80056e6:	47b8      	blx	r7
 80056e8:	3001      	adds	r0, #1
 80056ea:	d12b      	bne.n	8005744 <_printf_float+0x23c>
 80056ec:	e767      	b.n	80055be <_printf_float+0xb6>
 80056ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80056f2:	f240 80dd 	bls.w	80058b0 <_printf_float+0x3a8>
 80056f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056fa:	2200      	movs	r2, #0
 80056fc:	2300      	movs	r3, #0
 80056fe:	f7fb fa03 	bl	8000b08 <__aeabi_dcmpeq>
 8005702:	2800      	cmp	r0, #0
 8005704:	d033      	beq.n	800576e <_printf_float+0x266>
 8005706:	4a37      	ldr	r2, [pc, #220]	@ (80057e4 <_printf_float+0x2dc>)
 8005708:	2301      	movs	r3, #1
 800570a:	4631      	mov	r1, r6
 800570c:	4628      	mov	r0, r5
 800570e:	47b8      	blx	r7
 8005710:	3001      	adds	r0, #1
 8005712:	f43f af54 	beq.w	80055be <_printf_float+0xb6>
 8005716:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800571a:	4543      	cmp	r3, r8
 800571c:	db02      	blt.n	8005724 <_printf_float+0x21c>
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	07d8      	lsls	r0, r3, #31
 8005722:	d50f      	bpl.n	8005744 <_printf_float+0x23c>
 8005724:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005728:	4631      	mov	r1, r6
 800572a:	4628      	mov	r0, r5
 800572c:	47b8      	blx	r7
 800572e:	3001      	adds	r0, #1
 8005730:	f43f af45 	beq.w	80055be <_printf_float+0xb6>
 8005734:	f04f 0900 	mov.w	r9, #0
 8005738:	f108 38ff 	add.w	r8, r8, #4294967295
 800573c:	f104 0a1a 	add.w	sl, r4, #26
 8005740:	45c8      	cmp	r8, r9
 8005742:	dc09      	bgt.n	8005758 <_printf_float+0x250>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	079b      	lsls	r3, r3, #30
 8005748:	f100 8103 	bmi.w	8005952 <_printf_float+0x44a>
 800574c:	68e0      	ldr	r0, [r4, #12]
 800574e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005750:	4298      	cmp	r0, r3
 8005752:	bfb8      	it	lt
 8005754:	4618      	movlt	r0, r3
 8005756:	e734      	b.n	80055c2 <_printf_float+0xba>
 8005758:	2301      	movs	r3, #1
 800575a:	4652      	mov	r2, sl
 800575c:	4631      	mov	r1, r6
 800575e:	4628      	mov	r0, r5
 8005760:	47b8      	blx	r7
 8005762:	3001      	adds	r0, #1
 8005764:	f43f af2b 	beq.w	80055be <_printf_float+0xb6>
 8005768:	f109 0901 	add.w	r9, r9, #1
 800576c:	e7e8      	b.n	8005740 <_printf_float+0x238>
 800576e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005770:	2b00      	cmp	r3, #0
 8005772:	dc39      	bgt.n	80057e8 <_printf_float+0x2e0>
 8005774:	4a1b      	ldr	r2, [pc, #108]	@ (80057e4 <_printf_float+0x2dc>)
 8005776:	2301      	movs	r3, #1
 8005778:	4631      	mov	r1, r6
 800577a:	4628      	mov	r0, r5
 800577c:	47b8      	blx	r7
 800577e:	3001      	adds	r0, #1
 8005780:	f43f af1d 	beq.w	80055be <_printf_float+0xb6>
 8005784:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005788:	ea59 0303 	orrs.w	r3, r9, r3
 800578c:	d102      	bne.n	8005794 <_printf_float+0x28c>
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	07d9      	lsls	r1, r3, #31
 8005792:	d5d7      	bpl.n	8005744 <_printf_float+0x23c>
 8005794:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005798:	4631      	mov	r1, r6
 800579a:	4628      	mov	r0, r5
 800579c:	47b8      	blx	r7
 800579e:	3001      	adds	r0, #1
 80057a0:	f43f af0d 	beq.w	80055be <_printf_float+0xb6>
 80057a4:	f04f 0a00 	mov.w	sl, #0
 80057a8:	f104 0b1a 	add.w	fp, r4, #26
 80057ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ae:	425b      	negs	r3, r3
 80057b0:	4553      	cmp	r3, sl
 80057b2:	dc01      	bgt.n	80057b8 <_printf_float+0x2b0>
 80057b4:	464b      	mov	r3, r9
 80057b6:	e793      	b.n	80056e0 <_printf_float+0x1d8>
 80057b8:	2301      	movs	r3, #1
 80057ba:	465a      	mov	r2, fp
 80057bc:	4631      	mov	r1, r6
 80057be:	4628      	mov	r0, r5
 80057c0:	47b8      	blx	r7
 80057c2:	3001      	adds	r0, #1
 80057c4:	f43f aefb 	beq.w	80055be <_printf_float+0xb6>
 80057c8:	f10a 0a01 	add.w	sl, sl, #1
 80057cc:	e7ee      	b.n	80057ac <_printf_float+0x2a4>
 80057ce:	bf00      	nop
 80057d0:	7fefffff 	.word	0x7fefffff
 80057d4:	08009b18 	.word	0x08009b18
 80057d8:	08009b1c 	.word	0x08009b1c
 80057dc:	08009b20 	.word	0x08009b20
 80057e0:	08009b24 	.word	0x08009b24
 80057e4:	08009b28 	.word	0x08009b28
 80057e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80057ee:	4553      	cmp	r3, sl
 80057f0:	bfa8      	it	ge
 80057f2:	4653      	movge	r3, sl
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	4699      	mov	r9, r3
 80057f8:	dc36      	bgt.n	8005868 <_printf_float+0x360>
 80057fa:	f04f 0b00 	mov.w	fp, #0
 80057fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005802:	f104 021a 	add.w	r2, r4, #26
 8005806:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005808:	9306      	str	r3, [sp, #24]
 800580a:	eba3 0309 	sub.w	r3, r3, r9
 800580e:	455b      	cmp	r3, fp
 8005810:	dc31      	bgt.n	8005876 <_printf_float+0x36e>
 8005812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005814:	459a      	cmp	sl, r3
 8005816:	dc3a      	bgt.n	800588e <_printf_float+0x386>
 8005818:	6823      	ldr	r3, [r4, #0]
 800581a:	07da      	lsls	r2, r3, #31
 800581c:	d437      	bmi.n	800588e <_printf_float+0x386>
 800581e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005820:	ebaa 0903 	sub.w	r9, sl, r3
 8005824:	9b06      	ldr	r3, [sp, #24]
 8005826:	ebaa 0303 	sub.w	r3, sl, r3
 800582a:	4599      	cmp	r9, r3
 800582c:	bfa8      	it	ge
 800582e:	4699      	movge	r9, r3
 8005830:	f1b9 0f00 	cmp.w	r9, #0
 8005834:	dc33      	bgt.n	800589e <_printf_float+0x396>
 8005836:	f04f 0800 	mov.w	r8, #0
 800583a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800583e:	f104 0b1a 	add.w	fp, r4, #26
 8005842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005844:	ebaa 0303 	sub.w	r3, sl, r3
 8005848:	eba3 0309 	sub.w	r3, r3, r9
 800584c:	4543      	cmp	r3, r8
 800584e:	f77f af79 	ble.w	8005744 <_printf_float+0x23c>
 8005852:	2301      	movs	r3, #1
 8005854:	465a      	mov	r2, fp
 8005856:	4631      	mov	r1, r6
 8005858:	4628      	mov	r0, r5
 800585a:	47b8      	blx	r7
 800585c:	3001      	adds	r0, #1
 800585e:	f43f aeae 	beq.w	80055be <_printf_float+0xb6>
 8005862:	f108 0801 	add.w	r8, r8, #1
 8005866:	e7ec      	b.n	8005842 <_printf_float+0x33a>
 8005868:	4642      	mov	r2, r8
 800586a:	4631      	mov	r1, r6
 800586c:	4628      	mov	r0, r5
 800586e:	47b8      	blx	r7
 8005870:	3001      	adds	r0, #1
 8005872:	d1c2      	bne.n	80057fa <_printf_float+0x2f2>
 8005874:	e6a3      	b.n	80055be <_printf_float+0xb6>
 8005876:	2301      	movs	r3, #1
 8005878:	4631      	mov	r1, r6
 800587a:	4628      	mov	r0, r5
 800587c:	9206      	str	r2, [sp, #24]
 800587e:	47b8      	blx	r7
 8005880:	3001      	adds	r0, #1
 8005882:	f43f ae9c 	beq.w	80055be <_printf_float+0xb6>
 8005886:	9a06      	ldr	r2, [sp, #24]
 8005888:	f10b 0b01 	add.w	fp, fp, #1
 800588c:	e7bb      	b.n	8005806 <_printf_float+0x2fe>
 800588e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005892:	4631      	mov	r1, r6
 8005894:	4628      	mov	r0, r5
 8005896:	47b8      	blx	r7
 8005898:	3001      	adds	r0, #1
 800589a:	d1c0      	bne.n	800581e <_printf_float+0x316>
 800589c:	e68f      	b.n	80055be <_printf_float+0xb6>
 800589e:	9a06      	ldr	r2, [sp, #24]
 80058a0:	464b      	mov	r3, r9
 80058a2:	4442      	add	r2, r8
 80058a4:	4631      	mov	r1, r6
 80058a6:	4628      	mov	r0, r5
 80058a8:	47b8      	blx	r7
 80058aa:	3001      	adds	r0, #1
 80058ac:	d1c3      	bne.n	8005836 <_printf_float+0x32e>
 80058ae:	e686      	b.n	80055be <_printf_float+0xb6>
 80058b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80058b4:	f1ba 0f01 	cmp.w	sl, #1
 80058b8:	dc01      	bgt.n	80058be <_printf_float+0x3b6>
 80058ba:	07db      	lsls	r3, r3, #31
 80058bc:	d536      	bpl.n	800592c <_printf_float+0x424>
 80058be:	2301      	movs	r3, #1
 80058c0:	4642      	mov	r2, r8
 80058c2:	4631      	mov	r1, r6
 80058c4:	4628      	mov	r0, r5
 80058c6:	47b8      	blx	r7
 80058c8:	3001      	adds	r0, #1
 80058ca:	f43f ae78 	beq.w	80055be <_printf_float+0xb6>
 80058ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058d2:	4631      	mov	r1, r6
 80058d4:	4628      	mov	r0, r5
 80058d6:	47b8      	blx	r7
 80058d8:	3001      	adds	r0, #1
 80058da:	f43f ae70 	beq.w	80055be <_printf_float+0xb6>
 80058de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80058e2:	2200      	movs	r2, #0
 80058e4:	2300      	movs	r3, #0
 80058e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058ea:	f7fb f90d 	bl	8000b08 <__aeabi_dcmpeq>
 80058ee:	b9c0      	cbnz	r0, 8005922 <_printf_float+0x41a>
 80058f0:	4653      	mov	r3, sl
 80058f2:	f108 0201 	add.w	r2, r8, #1
 80058f6:	4631      	mov	r1, r6
 80058f8:	4628      	mov	r0, r5
 80058fa:	47b8      	blx	r7
 80058fc:	3001      	adds	r0, #1
 80058fe:	d10c      	bne.n	800591a <_printf_float+0x412>
 8005900:	e65d      	b.n	80055be <_printf_float+0xb6>
 8005902:	2301      	movs	r3, #1
 8005904:	465a      	mov	r2, fp
 8005906:	4631      	mov	r1, r6
 8005908:	4628      	mov	r0, r5
 800590a:	47b8      	blx	r7
 800590c:	3001      	adds	r0, #1
 800590e:	f43f ae56 	beq.w	80055be <_printf_float+0xb6>
 8005912:	f108 0801 	add.w	r8, r8, #1
 8005916:	45d0      	cmp	r8, sl
 8005918:	dbf3      	blt.n	8005902 <_printf_float+0x3fa>
 800591a:	464b      	mov	r3, r9
 800591c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005920:	e6df      	b.n	80056e2 <_printf_float+0x1da>
 8005922:	f04f 0800 	mov.w	r8, #0
 8005926:	f104 0b1a 	add.w	fp, r4, #26
 800592a:	e7f4      	b.n	8005916 <_printf_float+0x40e>
 800592c:	2301      	movs	r3, #1
 800592e:	4642      	mov	r2, r8
 8005930:	e7e1      	b.n	80058f6 <_printf_float+0x3ee>
 8005932:	2301      	movs	r3, #1
 8005934:	464a      	mov	r2, r9
 8005936:	4631      	mov	r1, r6
 8005938:	4628      	mov	r0, r5
 800593a:	47b8      	blx	r7
 800593c:	3001      	adds	r0, #1
 800593e:	f43f ae3e 	beq.w	80055be <_printf_float+0xb6>
 8005942:	f108 0801 	add.w	r8, r8, #1
 8005946:	68e3      	ldr	r3, [r4, #12]
 8005948:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800594a:	1a5b      	subs	r3, r3, r1
 800594c:	4543      	cmp	r3, r8
 800594e:	dcf0      	bgt.n	8005932 <_printf_float+0x42a>
 8005950:	e6fc      	b.n	800574c <_printf_float+0x244>
 8005952:	f04f 0800 	mov.w	r8, #0
 8005956:	f104 0919 	add.w	r9, r4, #25
 800595a:	e7f4      	b.n	8005946 <_printf_float+0x43e>

0800595c <_printf_common>:
 800595c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005960:	4616      	mov	r6, r2
 8005962:	4698      	mov	r8, r3
 8005964:	688a      	ldr	r2, [r1, #8]
 8005966:	690b      	ldr	r3, [r1, #16]
 8005968:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800596c:	4293      	cmp	r3, r2
 800596e:	bfb8      	it	lt
 8005970:	4613      	movlt	r3, r2
 8005972:	6033      	str	r3, [r6, #0]
 8005974:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005978:	4607      	mov	r7, r0
 800597a:	460c      	mov	r4, r1
 800597c:	b10a      	cbz	r2, 8005982 <_printf_common+0x26>
 800597e:	3301      	adds	r3, #1
 8005980:	6033      	str	r3, [r6, #0]
 8005982:	6823      	ldr	r3, [r4, #0]
 8005984:	0699      	lsls	r1, r3, #26
 8005986:	bf42      	ittt	mi
 8005988:	6833      	ldrmi	r3, [r6, #0]
 800598a:	3302      	addmi	r3, #2
 800598c:	6033      	strmi	r3, [r6, #0]
 800598e:	6825      	ldr	r5, [r4, #0]
 8005990:	f015 0506 	ands.w	r5, r5, #6
 8005994:	d106      	bne.n	80059a4 <_printf_common+0x48>
 8005996:	f104 0a19 	add.w	sl, r4, #25
 800599a:	68e3      	ldr	r3, [r4, #12]
 800599c:	6832      	ldr	r2, [r6, #0]
 800599e:	1a9b      	subs	r3, r3, r2
 80059a0:	42ab      	cmp	r3, r5
 80059a2:	dc26      	bgt.n	80059f2 <_printf_common+0x96>
 80059a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059a8:	6822      	ldr	r2, [r4, #0]
 80059aa:	3b00      	subs	r3, #0
 80059ac:	bf18      	it	ne
 80059ae:	2301      	movne	r3, #1
 80059b0:	0692      	lsls	r2, r2, #26
 80059b2:	d42b      	bmi.n	8005a0c <_printf_common+0xb0>
 80059b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059b8:	4641      	mov	r1, r8
 80059ba:	4638      	mov	r0, r7
 80059bc:	47c8      	blx	r9
 80059be:	3001      	adds	r0, #1
 80059c0:	d01e      	beq.n	8005a00 <_printf_common+0xa4>
 80059c2:	6823      	ldr	r3, [r4, #0]
 80059c4:	6922      	ldr	r2, [r4, #16]
 80059c6:	f003 0306 	and.w	r3, r3, #6
 80059ca:	2b04      	cmp	r3, #4
 80059cc:	bf02      	ittt	eq
 80059ce:	68e5      	ldreq	r5, [r4, #12]
 80059d0:	6833      	ldreq	r3, [r6, #0]
 80059d2:	1aed      	subeq	r5, r5, r3
 80059d4:	68a3      	ldr	r3, [r4, #8]
 80059d6:	bf0c      	ite	eq
 80059d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059dc:	2500      	movne	r5, #0
 80059de:	4293      	cmp	r3, r2
 80059e0:	bfc4      	itt	gt
 80059e2:	1a9b      	subgt	r3, r3, r2
 80059e4:	18ed      	addgt	r5, r5, r3
 80059e6:	2600      	movs	r6, #0
 80059e8:	341a      	adds	r4, #26
 80059ea:	42b5      	cmp	r5, r6
 80059ec:	d11a      	bne.n	8005a24 <_printf_common+0xc8>
 80059ee:	2000      	movs	r0, #0
 80059f0:	e008      	b.n	8005a04 <_printf_common+0xa8>
 80059f2:	2301      	movs	r3, #1
 80059f4:	4652      	mov	r2, sl
 80059f6:	4641      	mov	r1, r8
 80059f8:	4638      	mov	r0, r7
 80059fa:	47c8      	blx	r9
 80059fc:	3001      	adds	r0, #1
 80059fe:	d103      	bne.n	8005a08 <_printf_common+0xac>
 8005a00:	f04f 30ff 	mov.w	r0, #4294967295
 8005a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a08:	3501      	adds	r5, #1
 8005a0a:	e7c6      	b.n	800599a <_printf_common+0x3e>
 8005a0c:	18e1      	adds	r1, r4, r3
 8005a0e:	1c5a      	adds	r2, r3, #1
 8005a10:	2030      	movs	r0, #48	@ 0x30
 8005a12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a16:	4422      	add	r2, r4
 8005a18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a20:	3302      	adds	r3, #2
 8005a22:	e7c7      	b.n	80059b4 <_printf_common+0x58>
 8005a24:	2301      	movs	r3, #1
 8005a26:	4622      	mov	r2, r4
 8005a28:	4641      	mov	r1, r8
 8005a2a:	4638      	mov	r0, r7
 8005a2c:	47c8      	blx	r9
 8005a2e:	3001      	adds	r0, #1
 8005a30:	d0e6      	beq.n	8005a00 <_printf_common+0xa4>
 8005a32:	3601      	adds	r6, #1
 8005a34:	e7d9      	b.n	80059ea <_printf_common+0x8e>
	...

08005a38 <_printf_i>:
 8005a38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a3c:	7e0f      	ldrb	r7, [r1, #24]
 8005a3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a40:	2f78      	cmp	r7, #120	@ 0x78
 8005a42:	4691      	mov	r9, r2
 8005a44:	4680      	mov	r8, r0
 8005a46:	460c      	mov	r4, r1
 8005a48:	469a      	mov	sl, r3
 8005a4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a4e:	d807      	bhi.n	8005a60 <_printf_i+0x28>
 8005a50:	2f62      	cmp	r7, #98	@ 0x62
 8005a52:	d80a      	bhi.n	8005a6a <_printf_i+0x32>
 8005a54:	2f00      	cmp	r7, #0
 8005a56:	f000 80d2 	beq.w	8005bfe <_printf_i+0x1c6>
 8005a5a:	2f58      	cmp	r7, #88	@ 0x58
 8005a5c:	f000 80b9 	beq.w	8005bd2 <_printf_i+0x19a>
 8005a60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a68:	e03a      	b.n	8005ae0 <_printf_i+0xa8>
 8005a6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a6e:	2b15      	cmp	r3, #21
 8005a70:	d8f6      	bhi.n	8005a60 <_printf_i+0x28>
 8005a72:	a101      	add	r1, pc, #4	@ (adr r1, 8005a78 <_printf_i+0x40>)
 8005a74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a78:	08005ad1 	.word	0x08005ad1
 8005a7c:	08005ae5 	.word	0x08005ae5
 8005a80:	08005a61 	.word	0x08005a61
 8005a84:	08005a61 	.word	0x08005a61
 8005a88:	08005a61 	.word	0x08005a61
 8005a8c:	08005a61 	.word	0x08005a61
 8005a90:	08005ae5 	.word	0x08005ae5
 8005a94:	08005a61 	.word	0x08005a61
 8005a98:	08005a61 	.word	0x08005a61
 8005a9c:	08005a61 	.word	0x08005a61
 8005aa0:	08005a61 	.word	0x08005a61
 8005aa4:	08005be5 	.word	0x08005be5
 8005aa8:	08005b0f 	.word	0x08005b0f
 8005aac:	08005b9f 	.word	0x08005b9f
 8005ab0:	08005a61 	.word	0x08005a61
 8005ab4:	08005a61 	.word	0x08005a61
 8005ab8:	08005c07 	.word	0x08005c07
 8005abc:	08005a61 	.word	0x08005a61
 8005ac0:	08005b0f 	.word	0x08005b0f
 8005ac4:	08005a61 	.word	0x08005a61
 8005ac8:	08005a61 	.word	0x08005a61
 8005acc:	08005ba7 	.word	0x08005ba7
 8005ad0:	6833      	ldr	r3, [r6, #0]
 8005ad2:	1d1a      	adds	r2, r3, #4
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6032      	str	r2, [r6, #0]
 8005ad8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005adc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e09d      	b.n	8005c20 <_printf_i+0x1e8>
 8005ae4:	6833      	ldr	r3, [r6, #0]
 8005ae6:	6820      	ldr	r0, [r4, #0]
 8005ae8:	1d19      	adds	r1, r3, #4
 8005aea:	6031      	str	r1, [r6, #0]
 8005aec:	0606      	lsls	r6, r0, #24
 8005aee:	d501      	bpl.n	8005af4 <_printf_i+0xbc>
 8005af0:	681d      	ldr	r5, [r3, #0]
 8005af2:	e003      	b.n	8005afc <_printf_i+0xc4>
 8005af4:	0645      	lsls	r5, r0, #25
 8005af6:	d5fb      	bpl.n	8005af0 <_printf_i+0xb8>
 8005af8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005afc:	2d00      	cmp	r5, #0
 8005afe:	da03      	bge.n	8005b08 <_printf_i+0xd0>
 8005b00:	232d      	movs	r3, #45	@ 0x2d
 8005b02:	426d      	negs	r5, r5
 8005b04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b08:	4859      	ldr	r0, [pc, #356]	@ (8005c70 <_printf_i+0x238>)
 8005b0a:	230a      	movs	r3, #10
 8005b0c:	e011      	b.n	8005b32 <_printf_i+0xfa>
 8005b0e:	6821      	ldr	r1, [r4, #0]
 8005b10:	6833      	ldr	r3, [r6, #0]
 8005b12:	0608      	lsls	r0, r1, #24
 8005b14:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b18:	d402      	bmi.n	8005b20 <_printf_i+0xe8>
 8005b1a:	0649      	lsls	r1, r1, #25
 8005b1c:	bf48      	it	mi
 8005b1e:	b2ad      	uxthmi	r5, r5
 8005b20:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b22:	4853      	ldr	r0, [pc, #332]	@ (8005c70 <_printf_i+0x238>)
 8005b24:	6033      	str	r3, [r6, #0]
 8005b26:	bf14      	ite	ne
 8005b28:	230a      	movne	r3, #10
 8005b2a:	2308      	moveq	r3, #8
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b32:	6866      	ldr	r6, [r4, #4]
 8005b34:	60a6      	str	r6, [r4, #8]
 8005b36:	2e00      	cmp	r6, #0
 8005b38:	bfa2      	ittt	ge
 8005b3a:	6821      	ldrge	r1, [r4, #0]
 8005b3c:	f021 0104 	bicge.w	r1, r1, #4
 8005b40:	6021      	strge	r1, [r4, #0]
 8005b42:	b90d      	cbnz	r5, 8005b48 <_printf_i+0x110>
 8005b44:	2e00      	cmp	r6, #0
 8005b46:	d04b      	beq.n	8005be0 <_printf_i+0x1a8>
 8005b48:	4616      	mov	r6, r2
 8005b4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b4e:	fb03 5711 	mls	r7, r3, r1, r5
 8005b52:	5dc7      	ldrb	r7, [r0, r7]
 8005b54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b58:	462f      	mov	r7, r5
 8005b5a:	42bb      	cmp	r3, r7
 8005b5c:	460d      	mov	r5, r1
 8005b5e:	d9f4      	bls.n	8005b4a <_printf_i+0x112>
 8005b60:	2b08      	cmp	r3, #8
 8005b62:	d10b      	bne.n	8005b7c <_printf_i+0x144>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	07df      	lsls	r7, r3, #31
 8005b68:	d508      	bpl.n	8005b7c <_printf_i+0x144>
 8005b6a:	6923      	ldr	r3, [r4, #16]
 8005b6c:	6861      	ldr	r1, [r4, #4]
 8005b6e:	4299      	cmp	r1, r3
 8005b70:	bfde      	ittt	le
 8005b72:	2330      	movle	r3, #48	@ 0x30
 8005b74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b7c:	1b92      	subs	r2, r2, r6
 8005b7e:	6122      	str	r2, [r4, #16]
 8005b80:	f8cd a000 	str.w	sl, [sp]
 8005b84:	464b      	mov	r3, r9
 8005b86:	aa03      	add	r2, sp, #12
 8005b88:	4621      	mov	r1, r4
 8005b8a:	4640      	mov	r0, r8
 8005b8c:	f7ff fee6 	bl	800595c <_printf_common>
 8005b90:	3001      	adds	r0, #1
 8005b92:	d14a      	bne.n	8005c2a <_printf_i+0x1f2>
 8005b94:	f04f 30ff 	mov.w	r0, #4294967295
 8005b98:	b004      	add	sp, #16
 8005b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	f043 0320 	orr.w	r3, r3, #32
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	4833      	ldr	r0, [pc, #204]	@ (8005c74 <_printf_i+0x23c>)
 8005ba8:	2778      	movs	r7, #120	@ 0x78
 8005baa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	6831      	ldr	r1, [r6, #0]
 8005bb2:	061f      	lsls	r7, r3, #24
 8005bb4:	f851 5b04 	ldr.w	r5, [r1], #4
 8005bb8:	d402      	bmi.n	8005bc0 <_printf_i+0x188>
 8005bba:	065f      	lsls	r7, r3, #25
 8005bbc:	bf48      	it	mi
 8005bbe:	b2ad      	uxthmi	r5, r5
 8005bc0:	6031      	str	r1, [r6, #0]
 8005bc2:	07d9      	lsls	r1, r3, #31
 8005bc4:	bf44      	itt	mi
 8005bc6:	f043 0320 	orrmi.w	r3, r3, #32
 8005bca:	6023      	strmi	r3, [r4, #0]
 8005bcc:	b11d      	cbz	r5, 8005bd6 <_printf_i+0x19e>
 8005bce:	2310      	movs	r3, #16
 8005bd0:	e7ac      	b.n	8005b2c <_printf_i+0xf4>
 8005bd2:	4827      	ldr	r0, [pc, #156]	@ (8005c70 <_printf_i+0x238>)
 8005bd4:	e7e9      	b.n	8005baa <_printf_i+0x172>
 8005bd6:	6823      	ldr	r3, [r4, #0]
 8005bd8:	f023 0320 	bic.w	r3, r3, #32
 8005bdc:	6023      	str	r3, [r4, #0]
 8005bde:	e7f6      	b.n	8005bce <_printf_i+0x196>
 8005be0:	4616      	mov	r6, r2
 8005be2:	e7bd      	b.n	8005b60 <_printf_i+0x128>
 8005be4:	6833      	ldr	r3, [r6, #0]
 8005be6:	6825      	ldr	r5, [r4, #0]
 8005be8:	6961      	ldr	r1, [r4, #20]
 8005bea:	1d18      	adds	r0, r3, #4
 8005bec:	6030      	str	r0, [r6, #0]
 8005bee:	062e      	lsls	r6, r5, #24
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	d501      	bpl.n	8005bf8 <_printf_i+0x1c0>
 8005bf4:	6019      	str	r1, [r3, #0]
 8005bf6:	e002      	b.n	8005bfe <_printf_i+0x1c6>
 8005bf8:	0668      	lsls	r0, r5, #25
 8005bfa:	d5fb      	bpl.n	8005bf4 <_printf_i+0x1bc>
 8005bfc:	8019      	strh	r1, [r3, #0]
 8005bfe:	2300      	movs	r3, #0
 8005c00:	6123      	str	r3, [r4, #16]
 8005c02:	4616      	mov	r6, r2
 8005c04:	e7bc      	b.n	8005b80 <_printf_i+0x148>
 8005c06:	6833      	ldr	r3, [r6, #0]
 8005c08:	1d1a      	adds	r2, r3, #4
 8005c0a:	6032      	str	r2, [r6, #0]
 8005c0c:	681e      	ldr	r6, [r3, #0]
 8005c0e:	6862      	ldr	r2, [r4, #4]
 8005c10:	2100      	movs	r1, #0
 8005c12:	4630      	mov	r0, r6
 8005c14:	f7fa fafc 	bl	8000210 <memchr>
 8005c18:	b108      	cbz	r0, 8005c1e <_printf_i+0x1e6>
 8005c1a:	1b80      	subs	r0, r0, r6
 8005c1c:	6060      	str	r0, [r4, #4]
 8005c1e:	6863      	ldr	r3, [r4, #4]
 8005c20:	6123      	str	r3, [r4, #16]
 8005c22:	2300      	movs	r3, #0
 8005c24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c28:	e7aa      	b.n	8005b80 <_printf_i+0x148>
 8005c2a:	6923      	ldr	r3, [r4, #16]
 8005c2c:	4632      	mov	r2, r6
 8005c2e:	4649      	mov	r1, r9
 8005c30:	4640      	mov	r0, r8
 8005c32:	47d0      	blx	sl
 8005c34:	3001      	adds	r0, #1
 8005c36:	d0ad      	beq.n	8005b94 <_printf_i+0x15c>
 8005c38:	6823      	ldr	r3, [r4, #0]
 8005c3a:	079b      	lsls	r3, r3, #30
 8005c3c:	d413      	bmi.n	8005c66 <_printf_i+0x22e>
 8005c3e:	68e0      	ldr	r0, [r4, #12]
 8005c40:	9b03      	ldr	r3, [sp, #12]
 8005c42:	4298      	cmp	r0, r3
 8005c44:	bfb8      	it	lt
 8005c46:	4618      	movlt	r0, r3
 8005c48:	e7a6      	b.n	8005b98 <_printf_i+0x160>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	4632      	mov	r2, r6
 8005c4e:	4649      	mov	r1, r9
 8005c50:	4640      	mov	r0, r8
 8005c52:	47d0      	blx	sl
 8005c54:	3001      	adds	r0, #1
 8005c56:	d09d      	beq.n	8005b94 <_printf_i+0x15c>
 8005c58:	3501      	adds	r5, #1
 8005c5a:	68e3      	ldr	r3, [r4, #12]
 8005c5c:	9903      	ldr	r1, [sp, #12]
 8005c5e:	1a5b      	subs	r3, r3, r1
 8005c60:	42ab      	cmp	r3, r5
 8005c62:	dcf2      	bgt.n	8005c4a <_printf_i+0x212>
 8005c64:	e7eb      	b.n	8005c3e <_printf_i+0x206>
 8005c66:	2500      	movs	r5, #0
 8005c68:	f104 0619 	add.w	r6, r4, #25
 8005c6c:	e7f5      	b.n	8005c5a <_printf_i+0x222>
 8005c6e:	bf00      	nop
 8005c70:	08009b2a 	.word	0x08009b2a
 8005c74:	08009b3b 	.word	0x08009b3b

08005c78 <_scanf_float>:
 8005c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c7c:	b087      	sub	sp, #28
 8005c7e:	4617      	mov	r7, r2
 8005c80:	9303      	str	r3, [sp, #12]
 8005c82:	688b      	ldr	r3, [r1, #8]
 8005c84:	1e5a      	subs	r2, r3, #1
 8005c86:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005c8a:	bf81      	itttt	hi
 8005c8c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005c90:	eb03 0b05 	addhi.w	fp, r3, r5
 8005c94:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005c98:	608b      	strhi	r3, [r1, #8]
 8005c9a:	680b      	ldr	r3, [r1, #0]
 8005c9c:	460a      	mov	r2, r1
 8005c9e:	f04f 0500 	mov.w	r5, #0
 8005ca2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005ca6:	f842 3b1c 	str.w	r3, [r2], #28
 8005caa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005cae:	4680      	mov	r8, r0
 8005cb0:	460c      	mov	r4, r1
 8005cb2:	bf98      	it	ls
 8005cb4:	f04f 0b00 	movls.w	fp, #0
 8005cb8:	9201      	str	r2, [sp, #4]
 8005cba:	4616      	mov	r6, r2
 8005cbc:	46aa      	mov	sl, r5
 8005cbe:	46a9      	mov	r9, r5
 8005cc0:	9502      	str	r5, [sp, #8]
 8005cc2:	68a2      	ldr	r2, [r4, #8]
 8005cc4:	b152      	cbz	r2, 8005cdc <_scanf_float+0x64>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	2b4e      	cmp	r3, #78	@ 0x4e
 8005ccc:	d864      	bhi.n	8005d98 <_scanf_float+0x120>
 8005cce:	2b40      	cmp	r3, #64	@ 0x40
 8005cd0:	d83c      	bhi.n	8005d4c <_scanf_float+0xd4>
 8005cd2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005cd6:	b2c8      	uxtb	r0, r1
 8005cd8:	280e      	cmp	r0, #14
 8005cda:	d93a      	bls.n	8005d52 <_scanf_float+0xda>
 8005cdc:	f1b9 0f00 	cmp.w	r9, #0
 8005ce0:	d003      	beq.n	8005cea <_scanf_float+0x72>
 8005ce2:	6823      	ldr	r3, [r4, #0]
 8005ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ce8:	6023      	str	r3, [r4, #0]
 8005cea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cee:	f1ba 0f01 	cmp.w	sl, #1
 8005cf2:	f200 8117 	bhi.w	8005f24 <_scanf_float+0x2ac>
 8005cf6:	9b01      	ldr	r3, [sp, #4]
 8005cf8:	429e      	cmp	r6, r3
 8005cfa:	f200 8108 	bhi.w	8005f0e <_scanf_float+0x296>
 8005cfe:	2001      	movs	r0, #1
 8005d00:	b007      	add	sp, #28
 8005d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d06:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005d0a:	2a0d      	cmp	r2, #13
 8005d0c:	d8e6      	bhi.n	8005cdc <_scanf_float+0x64>
 8005d0e:	a101      	add	r1, pc, #4	@ (adr r1, 8005d14 <_scanf_float+0x9c>)
 8005d10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005d14:	08005e5b 	.word	0x08005e5b
 8005d18:	08005cdd 	.word	0x08005cdd
 8005d1c:	08005cdd 	.word	0x08005cdd
 8005d20:	08005cdd 	.word	0x08005cdd
 8005d24:	08005ebb 	.word	0x08005ebb
 8005d28:	08005e93 	.word	0x08005e93
 8005d2c:	08005cdd 	.word	0x08005cdd
 8005d30:	08005cdd 	.word	0x08005cdd
 8005d34:	08005e69 	.word	0x08005e69
 8005d38:	08005cdd 	.word	0x08005cdd
 8005d3c:	08005cdd 	.word	0x08005cdd
 8005d40:	08005cdd 	.word	0x08005cdd
 8005d44:	08005cdd 	.word	0x08005cdd
 8005d48:	08005e21 	.word	0x08005e21
 8005d4c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005d50:	e7db      	b.n	8005d0a <_scanf_float+0x92>
 8005d52:	290e      	cmp	r1, #14
 8005d54:	d8c2      	bhi.n	8005cdc <_scanf_float+0x64>
 8005d56:	a001      	add	r0, pc, #4	@ (adr r0, 8005d5c <_scanf_float+0xe4>)
 8005d58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005d5c:	08005e11 	.word	0x08005e11
 8005d60:	08005cdd 	.word	0x08005cdd
 8005d64:	08005e11 	.word	0x08005e11
 8005d68:	08005ea7 	.word	0x08005ea7
 8005d6c:	08005cdd 	.word	0x08005cdd
 8005d70:	08005db9 	.word	0x08005db9
 8005d74:	08005df7 	.word	0x08005df7
 8005d78:	08005df7 	.word	0x08005df7
 8005d7c:	08005df7 	.word	0x08005df7
 8005d80:	08005df7 	.word	0x08005df7
 8005d84:	08005df7 	.word	0x08005df7
 8005d88:	08005df7 	.word	0x08005df7
 8005d8c:	08005df7 	.word	0x08005df7
 8005d90:	08005df7 	.word	0x08005df7
 8005d94:	08005df7 	.word	0x08005df7
 8005d98:	2b6e      	cmp	r3, #110	@ 0x6e
 8005d9a:	d809      	bhi.n	8005db0 <_scanf_float+0x138>
 8005d9c:	2b60      	cmp	r3, #96	@ 0x60
 8005d9e:	d8b2      	bhi.n	8005d06 <_scanf_float+0x8e>
 8005da0:	2b54      	cmp	r3, #84	@ 0x54
 8005da2:	d07b      	beq.n	8005e9c <_scanf_float+0x224>
 8005da4:	2b59      	cmp	r3, #89	@ 0x59
 8005da6:	d199      	bne.n	8005cdc <_scanf_float+0x64>
 8005da8:	2d07      	cmp	r5, #7
 8005daa:	d197      	bne.n	8005cdc <_scanf_float+0x64>
 8005dac:	2508      	movs	r5, #8
 8005dae:	e02c      	b.n	8005e0a <_scanf_float+0x192>
 8005db0:	2b74      	cmp	r3, #116	@ 0x74
 8005db2:	d073      	beq.n	8005e9c <_scanf_float+0x224>
 8005db4:	2b79      	cmp	r3, #121	@ 0x79
 8005db6:	e7f6      	b.n	8005da6 <_scanf_float+0x12e>
 8005db8:	6821      	ldr	r1, [r4, #0]
 8005dba:	05c8      	lsls	r0, r1, #23
 8005dbc:	d51b      	bpl.n	8005df6 <_scanf_float+0x17e>
 8005dbe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005dc2:	6021      	str	r1, [r4, #0]
 8005dc4:	f109 0901 	add.w	r9, r9, #1
 8005dc8:	f1bb 0f00 	cmp.w	fp, #0
 8005dcc:	d003      	beq.n	8005dd6 <_scanf_float+0x15e>
 8005dce:	3201      	adds	r2, #1
 8005dd0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005dd4:	60a2      	str	r2, [r4, #8]
 8005dd6:	68a3      	ldr	r3, [r4, #8]
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	60a3      	str	r3, [r4, #8]
 8005ddc:	6923      	ldr	r3, [r4, #16]
 8005dde:	3301      	adds	r3, #1
 8005de0:	6123      	str	r3, [r4, #16]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	3b01      	subs	r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	607b      	str	r3, [r7, #4]
 8005dea:	f340 8087 	ble.w	8005efc <_scanf_float+0x284>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	3301      	adds	r3, #1
 8005df2:	603b      	str	r3, [r7, #0]
 8005df4:	e765      	b.n	8005cc2 <_scanf_float+0x4a>
 8005df6:	eb1a 0105 	adds.w	r1, sl, r5
 8005dfa:	f47f af6f 	bne.w	8005cdc <_scanf_float+0x64>
 8005dfe:	6822      	ldr	r2, [r4, #0]
 8005e00:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005e04:	6022      	str	r2, [r4, #0]
 8005e06:	460d      	mov	r5, r1
 8005e08:	468a      	mov	sl, r1
 8005e0a:	f806 3b01 	strb.w	r3, [r6], #1
 8005e0e:	e7e2      	b.n	8005dd6 <_scanf_float+0x15e>
 8005e10:	6822      	ldr	r2, [r4, #0]
 8005e12:	0610      	lsls	r0, r2, #24
 8005e14:	f57f af62 	bpl.w	8005cdc <_scanf_float+0x64>
 8005e18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e1c:	6022      	str	r2, [r4, #0]
 8005e1e:	e7f4      	b.n	8005e0a <_scanf_float+0x192>
 8005e20:	f1ba 0f00 	cmp.w	sl, #0
 8005e24:	d10e      	bne.n	8005e44 <_scanf_float+0x1cc>
 8005e26:	f1b9 0f00 	cmp.w	r9, #0
 8005e2a:	d10e      	bne.n	8005e4a <_scanf_float+0x1d2>
 8005e2c:	6822      	ldr	r2, [r4, #0]
 8005e2e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005e32:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005e36:	d108      	bne.n	8005e4a <_scanf_float+0x1d2>
 8005e38:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005e3c:	6022      	str	r2, [r4, #0]
 8005e3e:	f04f 0a01 	mov.w	sl, #1
 8005e42:	e7e2      	b.n	8005e0a <_scanf_float+0x192>
 8005e44:	f1ba 0f02 	cmp.w	sl, #2
 8005e48:	d055      	beq.n	8005ef6 <_scanf_float+0x27e>
 8005e4a:	2d01      	cmp	r5, #1
 8005e4c:	d002      	beq.n	8005e54 <_scanf_float+0x1dc>
 8005e4e:	2d04      	cmp	r5, #4
 8005e50:	f47f af44 	bne.w	8005cdc <_scanf_float+0x64>
 8005e54:	3501      	adds	r5, #1
 8005e56:	b2ed      	uxtb	r5, r5
 8005e58:	e7d7      	b.n	8005e0a <_scanf_float+0x192>
 8005e5a:	f1ba 0f01 	cmp.w	sl, #1
 8005e5e:	f47f af3d 	bne.w	8005cdc <_scanf_float+0x64>
 8005e62:	f04f 0a02 	mov.w	sl, #2
 8005e66:	e7d0      	b.n	8005e0a <_scanf_float+0x192>
 8005e68:	b97d      	cbnz	r5, 8005e8a <_scanf_float+0x212>
 8005e6a:	f1b9 0f00 	cmp.w	r9, #0
 8005e6e:	f47f af38 	bne.w	8005ce2 <_scanf_float+0x6a>
 8005e72:	6822      	ldr	r2, [r4, #0]
 8005e74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005e78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005e7c:	f040 8108 	bne.w	8006090 <_scanf_float+0x418>
 8005e80:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005e84:	6022      	str	r2, [r4, #0]
 8005e86:	2501      	movs	r5, #1
 8005e88:	e7bf      	b.n	8005e0a <_scanf_float+0x192>
 8005e8a:	2d03      	cmp	r5, #3
 8005e8c:	d0e2      	beq.n	8005e54 <_scanf_float+0x1dc>
 8005e8e:	2d05      	cmp	r5, #5
 8005e90:	e7de      	b.n	8005e50 <_scanf_float+0x1d8>
 8005e92:	2d02      	cmp	r5, #2
 8005e94:	f47f af22 	bne.w	8005cdc <_scanf_float+0x64>
 8005e98:	2503      	movs	r5, #3
 8005e9a:	e7b6      	b.n	8005e0a <_scanf_float+0x192>
 8005e9c:	2d06      	cmp	r5, #6
 8005e9e:	f47f af1d 	bne.w	8005cdc <_scanf_float+0x64>
 8005ea2:	2507      	movs	r5, #7
 8005ea4:	e7b1      	b.n	8005e0a <_scanf_float+0x192>
 8005ea6:	6822      	ldr	r2, [r4, #0]
 8005ea8:	0591      	lsls	r1, r2, #22
 8005eaa:	f57f af17 	bpl.w	8005cdc <_scanf_float+0x64>
 8005eae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005eb2:	6022      	str	r2, [r4, #0]
 8005eb4:	f8cd 9008 	str.w	r9, [sp, #8]
 8005eb8:	e7a7      	b.n	8005e0a <_scanf_float+0x192>
 8005eba:	6822      	ldr	r2, [r4, #0]
 8005ebc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005ec0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005ec4:	d006      	beq.n	8005ed4 <_scanf_float+0x25c>
 8005ec6:	0550      	lsls	r0, r2, #21
 8005ec8:	f57f af08 	bpl.w	8005cdc <_scanf_float+0x64>
 8005ecc:	f1b9 0f00 	cmp.w	r9, #0
 8005ed0:	f000 80de 	beq.w	8006090 <_scanf_float+0x418>
 8005ed4:	0591      	lsls	r1, r2, #22
 8005ed6:	bf58      	it	pl
 8005ed8:	9902      	ldrpl	r1, [sp, #8]
 8005eda:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005ede:	bf58      	it	pl
 8005ee0:	eba9 0101 	subpl.w	r1, r9, r1
 8005ee4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005ee8:	bf58      	it	pl
 8005eea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005eee:	6022      	str	r2, [r4, #0]
 8005ef0:	f04f 0900 	mov.w	r9, #0
 8005ef4:	e789      	b.n	8005e0a <_scanf_float+0x192>
 8005ef6:	f04f 0a03 	mov.w	sl, #3
 8005efa:	e786      	b.n	8005e0a <_scanf_float+0x192>
 8005efc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005f00:	4639      	mov	r1, r7
 8005f02:	4640      	mov	r0, r8
 8005f04:	4798      	blx	r3
 8005f06:	2800      	cmp	r0, #0
 8005f08:	f43f aedb 	beq.w	8005cc2 <_scanf_float+0x4a>
 8005f0c:	e6e6      	b.n	8005cdc <_scanf_float+0x64>
 8005f0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f16:	463a      	mov	r2, r7
 8005f18:	4640      	mov	r0, r8
 8005f1a:	4798      	blx	r3
 8005f1c:	6923      	ldr	r3, [r4, #16]
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	6123      	str	r3, [r4, #16]
 8005f22:	e6e8      	b.n	8005cf6 <_scanf_float+0x7e>
 8005f24:	1e6b      	subs	r3, r5, #1
 8005f26:	2b06      	cmp	r3, #6
 8005f28:	d824      	bhi.n	8005f74 <_scanf_float+0x2fc>
 8005f2a:	2d02      	cmp	r5, #2
 8005f2c:	d836      	bhi.n	8005f9c <_scanf_float+0x324>
 8005f2e:	9b01      	ldr	r3, [sp, #4]
 8005f30:	429e      	cmp	r6, r3
 8005f32:	f67f aee4 	bls.w	8005cfe <_scanf_float+0x86>
 8005f36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f3e:	463a      	mov	r2, r7
 8005f40:	4640      	mov	r0, r8
 8005f42:	4798      	blx	r3
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	3b01      	subs	r3, #1
 8005f48:	6123      	str	r3, [r4, #16]
 8005f4a:	e7f0      	b.n	8005f2e <_scanf_float+0x2b6>
 8005f4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f50:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005f54:	463a      	mov	r2, r7
 8005f56:	4640      	mov	r0, r8
 8005f58:	4798      	blx	r3
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	6123      	str	r3, [r4, #16]
 8005f60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f64:	fa5f fa8a 	uxtb.w	sl, sl
 8005f68:	f1ba 0f02 	cmp.w	sl, #2
 8005f6c:	d1ee      	bne.n	8005f4c <_scanf_float+0x2d4>
 8005f6e:	3d03      	subs	r5, #3
 8005f70:	b2ed      	uxtb	r5, r5
 8005f72:	1b76      	subs	r6, r6, r5
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	05da      	lsls	r2, r3, #23
 8005f78:	d530      	bpl.n	8005fdc <_scanf_float+0x364>
 8005f7a:	055b      	lsls	r3, r3, #21
 8005f7c:	d511      	bpl.n	8005fa2 <_scanf_float+0x32a>
 8005f7e:	9b01      	ldr	r3, [sp, #4]
 8005f80:	429e      	cmp	r6, r3
 8005f82:	f67f aebc 	bls.w	8005cfe <_scanf_float+0x86>
 8005f86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f8e:	463a      	mov	r2, r7
 8005f90:	4640      	mov	r0, r8
 8005f92:	4798      	blx	r3
 8005f94:	6923      	ldr	r3, [r4, #16]
 8005f96:	3b01      	subs	r3, #1
 8005f98:	6123      	str	r3, [r4, #16]
 8005f9a:	e7f0      	b.n	8005f7e <_scanf_float+0x306>
 8005f9c:	46aa      	mov	sl, r5
 8005f9e:	46b3      	mov	fp, r6
 8005fa0:	e7de      	b.n	8005f60 <_scanf_float+0x2e8>
 8005fa2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005fa6:	6923      	ldr	r3, [r4, #16]
 8005fa8:	2965      	cmp	r1, #101	@ 0x65
 8005faa:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fae:	f106 35ff 	add.w	r5, r6, #4294967295
 8005fb2:	6123      	str	r3, [r4, #16]
 8005fb4:	d00c      	beq.n	8005fd0 <_scanf_float+0x358>
 8005fb6:	2945      	cmp	r1, #69	@ 0x45
 8005fb8:	d00a      	beq.n	8005fd0 <_scanf_float+0x358>
 8005fba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005fbe:	463a      	mov	r2, r7
 8005fc0:	4640      	mov	r0, r8
 8005fc2:	4798      	blx	r3
 8005fc4:	6923      	ldr	r3, [r4, #16]
 8005fc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	1eb5      	subs	r5, r6, #2
 8005fce:	6123      	str	r3, [r4, #16]
 8005fd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005fd4:	463a      	mov	r2, r7
 8005fd6:	4640      	mov	r0, r8
 8005fd8:	4798      	blx	r3
 8005fda:	462e      	mov	r6, r5
 8005fdc:	6822      	ldr	r2, [r4, #0]
 8005fde:	f012 0210 	ands.w	r2, r2, #16
 8005fe2:	d001      	beq.n	8005fe8 <_scanf_float+0x370>
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	e68b      	b.n	8005d00 <_scanf_float+0x88>
 8005fe8:	7032      	strb	r2, [r6, #0]
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ff4:	d11c      	bne.n	8006030 <_scanf_float+0x3b8>
 8005ff6:	9b02      	ldr	r3, [sp, #8]
 8005ff8:	454b      	cmp	r3, r9
 8005ffa:	eba3 0209 	sub.w	r2, r3, r9
 8005ffe:	d123      	bne.n	8006048 <_scanf_float+0x3d0>
 8006000:	9901      	ldr	r1, [sp, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	4640      	mov	r0, r8
 8006006:	f002 fbf7 	bl	80087f8 <_strtod_r>
 800600a:	9b03      	ldr	r3, [sp, #12]
 800600c:	6821      	ldr	r1, [r4, #0]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f011 0f02 	tst.w	r1, #2
 8006014:	ec57 6b10 	vmov	r6, r7, d0
 8006018:	f103 0204 	add.w	r2, r3, #4
 800601c:	d01f      	beq.n	800605e <_scanf_float+0x3e6>
 800601e:	9903      	ldr	r1, [sp, #12]
 8006020:	600a      	str	r2, [r1, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	e9c3 6700 	strd	r6, r7, [r3]
 8006028:	68e3      	ldr	r3, [r4, #12]
 800602a:	3301      	adds	r3, #1
 800602c:	60e3      	str	r3, [r4, #12]
 800602e:	e7d9      	b.n	8005fe4 <_scanf_float+0x36c>
 8006030:	9b04      	ldr	r3, [sp, #16]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d0e4      	beq.n	8006000 <_scanf_float+0x388>
 8006036:	9905      	ldr	r1, [sp, #20]
 8006038:	230a      	movs	r3, #10
 800603a:	3101      	adds	r1, #1
 800603c:	4640      	mov	r0, r8
 800603e:	f002 fc5b 	bl	80088f8 <_strtol_r>
 8006042:	9b04      	ldr	r3, [sp, #16]
 8006044:	9e05      	ldr	r6, [sp, #20]
 8006046:	1ac2      	subs	r2, r0, r3
 8006048:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800604c:	429e      	cmp	r6, r3
 800604e:	bf28      	it	cs
 8006050:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006054:	4910      	ldr	r1, [pc, #64]	@ (8006098 <_scanf_float+0x420>)
 8006056:	4630      	mov	r0, r6
 8006058:	f000 f8e4 	bl	8006224 <siprintf>
 800605c:	e7d0      	b.n	8006000 <_scanf_float+0x388>
 800605e:	f011 0f04 	tst.w	r1, #4
 8006062:	9903      	ldr	r1, [sp, #12]
 8006064:	600a      	str	r2, [r1, #0]
 8006066:	d1dc      	bne.n	8006022 <_scanf_float+0x3aa>
 8006068:	681d      	ldr	r5, [r3, #0]
 800606a:	4632      	mov	r2, r6
 800606c:	463b      	mov	r3, r7
 800606e:	4630      	mov	r0, r6
 8006070:	4639      	mov	r1, r7
 8006072:	f7fa fd7b 	bl	8000b6c <__aeabi_dcmpun>
 8006076:	b128      	cbz	r0, 8006084 <_scanf_float+0x40c>
 8006078:	4808      	ldr	r0, [pc, #32]	@ (800609c <_scanf_float+0x424>)
 800607a:	f000 f9b7 	bl	80063ec <nanf>
 800607e:	ed85 0a00 	vstr	s0, [r5]
 8006082:	e7d1      	b.n	8006028 <_scanf_float+0x3b0>
 8006084:	4630      	mov	r0, r6
 8006086:	4639      	mov	r1, r7
 8006088:	f7fa fdce 	bl	8000c28 <__aeabi_d2f>
 800608c:	6028      	str	r0, [r5, #0]
 800608e:	e7cb      	b.n	8006028 <_scanf_float+0x3b0>
 8006090:	f04f 0900 	mov.w	r9, #0
 8006094:	e629      	b.n	8005cea <_scanf_float+0x72>
 8006096:	bf00      	nop
 8006098:	08009b4c 	.word	0x08009b4c
 800609c:	08009ee5 	.word	0x08009ee5

080060a0 <std>:
 80060a0:	2300      	movs	r3, #0
 80060a2:	b510      	push	{r4, lr}
 80060a4:	4604      	mov	r4, r0
 80060a6:	e9c0 3300 	strd	r3, r3, [r0]
 80060aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060ae:	6083      	str	r3, [r0, #8]
 80060b0:	8181      	strh	r1, [r0, #12]
 80060b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80060b4:	81c2      	strh	r2, [r0, #14]
 80060b6:	6183      	str	r3, [r0, #24]
 80060b8:	4619      	mov	r1, r3
 80060ba:	2208      	movs	r2, #8
 80060bc:	305c      	adds	r0, #92	@ 0x5c
 80060be:	f000 f914 	bl	80062ea <memset>
 80060c2:	4b0d      	ldr	r3, [pc, #52]	@ (80060f8 <std+0x58>)
 80060c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80060c6:	4b0d      	ldr	r3, [pc, #52]	@ (80060fc <std+0x5c>)
 80060c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006100 <std+0x60>)
 80060cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006104 <std+0x64>)
 80060d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80060d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006108 <std+0x68>)
 80060d4:	6224      	str	r4, [r4, #32]
 80060d6:	429c      	cmp	r4, r3
 80060d8:	d006      	beq.n	80060e8 <std+0x48>
 80060da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060de:	4294      	cmp	r4, r2
 80060e0:	d002      	beq.n	80060e8 <std+0x48>
 80060e2:	33d0      	adds	r3, #208	@ 0xd0
 80060e4:	429c      	cmp	r4, r3
 80060e6:	d105      	bne.n	80060f4 <std+0x54>
 80060e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f0:	f000 b978 	b.w	80063e4 <__retarget_lock_init_recursive>
 80060f4:	bd10      	pop	{r4, pc}
 80060f6:	bf00      	nop
 80060f8:	08006265 	.word	0x08006265
 80060fc:	08006287 	.word	0x08006287
 8006100:	080062bf 	.word	0x080062bf
 8006104:	080062e3 	.word	0x080062e3
 8006108:	200003a8 	.word	0x200003a8

0800610c <stdio_exit_handler>:
 800610c:	4a02      	ldr	r2, [pc, #8]	@ (8006118 <stdio_exit_handler+0xc>)
 800610e:	4903      	ldr	r1, [pc, #12]	@ (800611c <stdio_exit_handler+0x10>)
 8006110:	4803      	ldr	r0, [pc, #12]	@ (8006120 <stdio_exit_handler+0x14>)
 8006112:	f000 b869 	b.w	80061e8 <_fwalk_sglue>
 8006116:	bf00      	nop
 8006118:	2000000c 	.word	0x2000000c
 800611c:	08008cb5 	.word	0x08008cb5
 8006120:	2000001c 	.word	0x2000001c

08006124 <cleanup_stdio>:
 8006124:	6841      	ldr	r1, [r0, #4]
 8006126:	4b0c      	ldr	r3, [pc, #48]	@ (8006158 <cleanup_stdio+0x34>)
 8006128:	4299      	cmp	r1, r3
 800612a:	b510      	push	{r4, lr}
 800612c:	4604      	mov	r4, r0
 800612e:	d001      	beq.n	8006134 <cleanup_stdio+0x10>
 8006130:	f002 fdc0 	bl	8008cb4 <_fflush_r>
 8006134:	68a1      	ldr	r1, [r4, #8]
 8006136:	4b09      	ldr	r3, [pc, #36]	@ (800615c <cleanup_stdio+0x38>)
 8006138:	4299      	cmp	r1, r3
 800613a:	d002      	beq.n	8006142 <cleanup_stdio+0x1e>
 800613c:	4620      	mov	r0, r4
 800613e:	f002 fdb9 	bl	8008cb4 <_fflush_r>
 8006142:	68e1      	ldr	r1, [r4, #12]
 8006144:	4b06      	ldr	r3, [pc, #24]	@ (8006160 <cleanup_stdio+0x3c>)
 8006146:	4299      	cmp	r1, r3
 8006148:	d004      	beq.n	8006154 <cleanup_stdio+0x30>
 800614a:	4620      	mov	r0, r4
 800614c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006150:	f002 bdb0 	b.w	8008cb4 <_fflush_r>
 8006154:	bd10      	pop	{r4, pc}
 8006156:	bf00      	nop
 8006158:	200003a8 	.word	0x200003a8
 800615c:	20000410 	.word	0x20000410
 8006160:	20000478 	.word	0x20000478

08006164 <global_stdio_init.part.0>:
 8006164:	b510      	push	{r4, lr}
 8006166:	4b0b      	ldr	r3, [pc, #44]	@ (8006194 <global_stdio_init.part.0+0x30>)
 8006168:	4c0b      	ldr	r4, [pc, #44]	@ (8006198 <global_stdio_init.part.0+0x34>)
 800616a:	4a0c      	ldr	r2, [pc, #48]	@ (800619c <global_stdio_init.part.0+0x38>)
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	4620      	mov	r0, r4
 8006170:	2200      	movs	r2, #0
 8006172:	2104      	movs	r1, #4
 8006174:	f7ff ff94 	bl	80060a0 <std>
 8006178:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800617c:	2201      	movs	r2, #1
 800617e:	2109      	movs	r1, #9
 8006180:	f7ff ff8e 	bl	80060a0 <std>
 8006184:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006188:	2202      	movs	r2, #2
 800618a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800618e:	2112      	movs	r1, #18
 8006190:	f7ff bf86 	b.w	80060a0 <std>
 8006194:	200004e0 	.word	0x200004e0
 8006198:	200003a8 	.word	0x200003a8
 800619c:	0800610d 	.word	0x0800610d

080061a0 <__sfp_lock_acquire>:
 80061a0:	4801      	ldr	r0, [pc, #4]	@ (80061a8 <__sfp_lock_acquire+0x8>)
 80061a2:	f000 b920 	b.w	80063e6 <__retarget_lock_acquire_recursive>
 80061a6:	bf00      	nop
 80061a8:	200004e9 	.word	0x200004e9

080061ac <__sfp_lock_release>:
 80061ac:	4801      	ldr	r0, [pc, #4]	@ (80061b4 <__sfp_lock_release+0x8>)
 80061ae:	f000 b91b 	b.w	80063e8 <__retarget_lock_release_recursive>
 80061b2:	bf00      	nop
 80061b4:	200004e9 	.word	0x200004e9

080061b8 <__sinit>:
 80061b8:	b510      	push	{r4, lr}
 80061ba:	4604      	mov	r4, r0
 80061bc:	f7ff fff0 	bl	80061a0 <__sfp_lock_acquire>
 80061c0:	6a23      	ldr	r3, [r4, #32]
 80061c2:	b11b      	cbz	r3, 80061cc <__sinit+0x14>
 80061c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061c8:	f7ff bff0 	b.w	80061ac <__sfp_lock_release>
 80061cc:	4b04      	ldr	r3, [pc, #16]	@ (80061e0 <__sinit+0x28>)
 80061ce:	6223      	str	r3, [r4, #32]
 80061d0:	4b04      	ldr	r3, [pc, #16]	@ (80061e4 <__sinit+0x2c>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1f5      	bne.n	80061c4 <__sinit+0xc>
 80061d8:	f7ff ffc4 	bl	8006164 <global_stdio_init.part.0>
 80061dc:	e7f2      	b.n	80061c4 <__sinit+0xc>
 80061de:	bf00      	nop
 80061e0:	08006125 	.word	0x08006125
 80061e4:	200004e0 	.word	0x200004e0

080061e8 <_fwalk_sglue>:
 80061e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061ec:	4607      	mov	r7, r0
 80061ee:	4688      	mov	r8, r1
 80061f0:	4614      	mov	r4, r2
 80061f2:	2600      	movs	r6, #0
 80061f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061f8:	f1b9 0901 	subs.w	r9, r9, #1
 80061fc:	d505      	bpl.n	800620a <_fwalk_sglue+0x22>
 80061fe:	6824      	ldr	r4, [r4, #0]
 8006200:	2c00      	cmp	r4, #0
 8006202:	d1f7      	bne.n	80061f4 <_fwalk_sglue+0xc>
 8006204:	4630      	mov	r0, r6
 8006206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800620a:	89ab      	ldrh	r3, [r5, #12]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d907      	bls.n	8006220 <_fwalk_sglue+0x38>
 8006210:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006214:	3301      	adds	r3, #1
 8006216:	d003      	beq.n	8006220 <_fwalk_sglue+0x38>
 8006218:	4629      	mov	r1, r5
 800621a:	4638      	mov	r0, r7
 800621c:	47c0      	blx	r8
 800621e:	4306      	orrs	r6, r0
 8006220:	3568      	adds	r5, #104	@ 0x68
 8006222:	e7e9      	b.n	80061f8 <_fwalk_sglue+0x10>

08006224 <siprintf>:
 8006224:	b40e      	push	{r1, r2, r3}
 8006226:	b500      	push	{lr}
 8006228:	b09c      	sub	sp, #112	@ 0x70
 800622a:	ab1d      	add	r3, sp, #116	@ 0x74
 800622c:	9002      	str	r0, [sp, #8]
 800622e:	9006      	str	r0, [sp, #24]
 8006230:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006234:	4809      	ldr	r0, [pc, #36]	@ (800625c <siprintf+0x38>)
 8006236:	9107      	str	r1, [sp, #28]
 8006238:	9104      	str	r1, [sp, #16]
 800623a:	4909      	ldr	r1, [pc, #36]	@ (8006260 <siprintf+0x3c>)
 800623c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006240:	9105      	str	r1, [sp, #20]
 8006242:	6800      	ldr	r0, [r0, #0]
 8006244:	9301      	str	r3, [sp, #4]
 8006246:	a902      	add	r1, sp, #8
 8006248:	f002 fbb4 	bl	80089b4 <_svfiprintf_r>
 800624c:	9b02      	ldr	r3, [sp, #8]
 800624e:	2200      	movs	r2, #0
 8006250:	701a      	strb	r2, [r3, #0]
 8006252:	b01c      	add	sp, #112	@ 0x70
 8006254:	f85d eb04 	ldr.w	lr, [sp], #4
 8006258:	b003      	add	sp, #12
 800625a:	4770      	bx	lr
 800625c:	20000018 	.word	0x20000018
 8006260:	ffff0208 	.word	0xffff0208

08006264 <__sread>:
 8006264:	b510      	push	{r4, lr}
 8006266:	460c      	mov	r4, r1
 8006268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800626c:	f000 f86c 	bl	8006348 <_read_r>
 8006270:	2800      	cmp	r0, #0
 8006272:	bfab      	itete	ge
 8006274:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006276:	89a3      	ldrhlt	r3, [r4, #12]
 8006278:	181b      	addge	r3, r3, r0
 800627a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800627e:	bfac      	ite	ge
 8006280:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006282:	81a3      	strhlt	r3, [r4, #12]
 8006284:	bd10      	pop	{r4, pc}

08006286 <__swrite>:
 8006286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800628a:	461f      	mov	r7, r3
 800628c:	898b      	ldrh	r3, [r1, #12]
 800628e:	05db      	lsls	r3, r3, #23
 8006290:	4605      	mov	r5, r0
 8006292:	460c      	mov	r4, r1
 8006294:	4616      	mov	r6, r2
 8006296:	d505      	bpl.n	80062a4 <__swrite+0x1e>
 8006298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800629c:	2302      	movs	r3, #2
 800629e:	2200      	movs	r2, #0
 80062a0:	f000 f840 	bl	8006324 <_lseek_r>
 80062a4:	89a3      	ldrh	r3, [r4, #12]
 80062a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062ae:	81a3      	strh	r3, [r4, #12]
 80062b0:	4632      	mov	r2, r6
 80062b2:	463b      	mov	r3, r7
 80062b4:	4628      	mov	r0, r5
 80062b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062ba:	f000 b857 	b.w	800636c <_write_r>

080062be <__sseek>:
 80062be:	b510      	push	{r4, lr}
 80062c0:	460c      	mov	r4, r1
 80062c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062c6:	f000 f82d 	bl	8006324 <_lseek_r>
 80062ca:	1c43      	adds	r3, r0, #1
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	bf15      	itete	ne
 80062d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062da:	81a3      	strheq	r3, [r4, #12]
 80062dc:	bf18      	it	ne
 80062de:	81a3      	strhne	r3, [r4, #12]
 80062e0:	bd10      	pop	{r4, pc}

080062e2 <__sclose>:
 80062e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e6:	f000 b80d 	b.w	8006304 <_close_r>

080062ea <memset>:
 80062ea:	4402      	add	r2, r0
 80062ec:	4603      	mov	r3, r0
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d100      	bne.n	80062f4 <memset+0xa>
 80062f2:	4770      	bx	lr
 80062f4:	f803 1b01 	strb.w	r1, [r3], #1
 80062f8:	e7f9      	b.n	80062ee <memset+0x4>
	...

080062fc <_localeconv_r>:
 80062fc:	4800      	ldr	r0, [pc, #0]	@ (8006300 <_localeconv_r+0x4>)
 80062fe:	4770      	bx	lr
 8006300:	20000158 	.word	0x20000158

08006304 <_close_r>:
 8006304:	b538      	push	{r3, r4, r5, lr}
 8006306:	4d06      	ldr	r5, [pc, #24]	@ (8006320 <_close_r+0x1c>)
 8006308:	2300      	movs	r3, #0
 800630a:	4604      	mov	r4, r0
 800630c:	4608      	mov	r0, r1
 800630e:	602b      	str	r3, [r5, #0]
 8006310:	f7fb fbf0 	bl	8001af4 <_close>
 8006314:	1c43      	adds	r3, r0, #1
 8006316:	d102      	bne.n	800631e <_close_r+0x1a>
 8006318:	682b      	ldr	r3, [r5, #0]
 800631a:	b103      	cbz	r3, 800631e <_close_r+0x1a>
 800631c:	6023      	str	r3, [r4, #0]
 800631e:	bd38      	pop	{r3, r4, r5, pc}
 8006320:	200004e4 	.word	0x200004e4

08006324 <_lseek_r>:
 8006324:	b538      	push	{r3, r4, r5, lr}
 8006326:	4d07      	ldr	r5, [pc, #28]	@ (8006344 <_lseek_r+0x20>)
 8006328:	4604      	mov	r4, r0
 800632a:	4608      	mov	r0, r1
 800632c:	4611      	mov	r1, r2
 800632e:	2200      	movs	r2, #0
 8006330:	602a      	str	r2, [r5, #0]
 8006332:	461a      	mov	r2, r3
 8006334:	f7fb fc05 	bl	8001b42 <_lseek>
 8006338:	1c43      	adds	r3, r0, #1
 800633a:	d102      	bne.n	8006342 <_lseek_r+0x1e>
 800633c:	682b      	ldr	r3, [r5, #0]
 800633e:	b103      	cbz	r3, 8006342 <_lseek_r+0x1e>
 8006340:	6023      	str	r3, [r4, #0]
 8006342:	bd38      	pop	{r3, r4, r5, pc}
 8006344:	200004e4 	.word	0x200004e4

08006348 <_read_r>:
 8006348:	b538      	push	{r3, r4, r5, lr}
 800634a:	4d07      	ldr	r5, [pc, #28]	@ (8006368 <_read_r+0x20>)
 800634c:	4604      	mov	r4, r0
 800634e:	4608      	mov	r0, r1
 8006350:	4611      	mov	r1, r2
 8006352:	2200      	movs	r2, #0
 8006354:	602a      	str	r2, [r5, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	f7fb fb93 	bl	8001a82 <_read>
 800635c:	1c43      	adds	r3, r0, #1
 800635e:	d102      	bne.n	8006366 <_read_r+0x1e>
 8006360:	682b      	ldr	r3, [r5, #0]
 8006362:	b103      	cbz	r3, 8006366 <_read_r+0x1e>
 8006364:	6023      	str	r3, [r4, #0]
 8006366:	bd38      	pop	{r3, r4, r5, pc}
 8006368:	200004e4 	.word	0x200004e4

0800636c <_write_r>:
 800636c:	b538      	push	{r3, r4, r5, lr}
 800636e:	4d07      	ldr	r5, [pc, #28]	@ (800638c <_write_r+0x20>)
 8006370:	4604      	mov	r4, r0
 8006372:	4608      	mov	r0, r1
 8006374:	4611      	mov	r1, r2
 8006376:	2200      	movs	r2, #0
 8006378:	602a      	str	r2, [r5, #0]
 800637a:	461a      	mov	r2, r3
 800637c:	f7fb fb9e 	bl	8001abc <_write>
 8006380:	1c43      	adds	r3, r0, #1
 8006382:	d102      	bne.n	800638a <_write_r+0x1e>
 8006384:	682b      	ldr	r3, [r5, #0]
 8006386:	b103      	cbz	r3, 800638a <_write_r+0x1e>
 8006388:	6023      	str	r3, [r4, #0]
 800638a:	bd38      	pop	{r3, r4, r5, pc}
 800638c:	200004e4 	.word	0x200004e4

08006390 <__errno>:
 8006390:	4b01      	ldr	r3, [pc, #4]	@ (8006398 <__errno+0x8>)
 8006392:	6818      	ldr	r0, [r3, #0]
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	20000018 	.word	0x20000018

0800639c <__libc_init_array>:
 800639c:	b570      	push	{r4, r5, r6, lr}
 800639e:	4d0d      	ldr	r5, [pc, #52]	@ (80063d4 <__libc_init_array+0x38>)
 80063a0:	4c0d      	ldr	r4, [pc, #52]	@ (80063d8 <__libc_init_array+0x3c>)
 80063a2:	1b64      	subs	r4, r4, r5
 80063a4:	10a4      	asrs	r4, r4, #2
 80063a6:	2600      	movs	r6, #0
 80063a8:	42a6      	cmp	r6, r4
 80063aa:	d109      	bne.n	80063c0 <__libc_init_array+0x24>
 80063ac:	4d0b      	ldr	r5, [pc, #44]	@ (80063dc <__libc_init_array+0x40>)
 80063ae:	4c0c      	ldr	r4, [pc, #48]	@ (80063e0 <__libc_init_array+0x44>)
 80063b0:	f003 fb70 	bl	8009a94 <_init>
 80063b4:	1b64      	subs	r4, r4, r5
 80063b6:	10a4      	asrs	r4, r4, #2
 80063b8:	2600      	movs	r6, #0
 80063ba:	42a6      	cmp	r6, r4
 80063bc:	d105      	bne.n	80063ca <__libc_init_array+0x2e>
 80063be:	bd70      	pop	{r4, r5, r6, pc}
 80063c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80063c4:	4798      	blx	r3
 80063c6:	3601      	adds	r6, #1
 80063c8:	e7ee      	b.n	80063a8 <__libc_init_array+0xc>
 80063ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ce:	4798      	blx	r3
 80063d0:	3601      	adds	r6, #1
 80063d2:	e7f2      	b.n	80063ba <__libc_init_array+0x1e>
 80063d4:	08009f50 	.word	0x08009f50
 80063d8:	08009f50 	.word	0x08009f50
 80063dc:	08009f50 	.word	0x08009f50
 80063e0:	08009f54 	.word	0x08009f54

080063e4 <__retarget_lock_init_recursive>:
 80063e4:	4770      	bx	lr

080063e6 <__retarget_lock_acquire_recursive>:
 80063e6:	4770      	bx	lr

080063e8 <__retarget_lock_release_recursive>:
 80063e8:	4770      	bx	lr
	...

080063ec <nanf>:
 80063ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80063f4 <nanf+0x8>
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	7fc00000 	.word	0x7fc00000

080063f8 <quorem>:
 80063f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fc:	6903      	ldr	r3, [r0, #16]
 80063fe:	690c      	ldr	r4, [r1, #16]
 8006400:	42a3      	cmp	r3, r4
 8006402:	4607      	mov	r7, r0
 8006404:	db7e      	blt.n	8006504 <quorem+0x10c>
 8006406:	3c01      	subs	r4, #1
 8006408:	f101 0814 	add.w	r8, r1, #20
 800640c:	00a3      	lsls	r3, r4, #2
 800640e:	f100 0514 	add.w	r5, r0, #20
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006418:	9301      	str	r3, [sp, #4]
 800641a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800641e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006422:	3301      	adds	r3, #1
 8006424:	429a      	cmp	r2, r3
 8006426:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800642a:	fbb2 f6f3 	udiv	r6, r2, r3
 800642e:	d32e      	bcc.n	800648e <quorem+0x96>
 8006430:	f04f 0a00 	mov.w	sl, #0
 8006434:	46c4      	mov	ip, r8
 8006436:	46ae      	mov	lr, r5
 8006438:	46d3      	mov	fp, sl
 800643a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800643e:	b298      	uxth	r0, r3
 8006440:	fb06 a000 	mla	r0, r6, r0, sl
 8006444:	0c02      	lsrs	r2, r0, #16
 8006446:	0c1b      	lsrs	r3, r3, #16
 8006448:	fb06 2303 	mla	r3, r6, r3, r2
 800644c:	f8de 2000 	ldr.w	r2, [lr]
 8006450:	b280      	uxth	r0, r0
 8006452:	b292      	uxth	r2, r2
 8006454:	1a12      	subs	r2, r2, r0
 8006456:	445a      	add	r2, fp
 8006458:	f8de 0000 	ldr.w	r0, [lr]
 800645c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006460:	b29b      	uxth	r3, r3
 8006462:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006466:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800646a:	b292      	uxth	r2, r2
 800646c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006470:	45e1      	cmp	r9, ip
 8006472:	f84e 2b04 	str.w	r2, [lr], #4
 8006476:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800647a:	d2de      	bcs.n	800643a <quorem+0x42>
 800647c:	9b00      	ldr	r3, [sp, #0]
 800647e:	58eb      	ldr	r3, [r5, r3]
 8006480:	b92b      	cbnz	r3, 800648e <quorem+0x96>
 8006482:	9b01      	ldr	r3, [sp, #4]
 8006484:	3b04      	subs	r3, #4
 8006486:	429d      	cmp	r5, r3
 8006488:	461a      	mov	r2, r3
 800648a:	d32f      	bcc.n	80064ec <quorem+0xf4>
 800648c:	613c      	str	r4, [r7, #16]
 800648e:	4638      	mov	r0, r7
 8006490:	f001 f9c2 	bl	8007818 <__mcmp>
 8006494:	2800      	cmp	r0, #0
 8006496:	db25      	blt.n	80064e4 <quorem+0xec>
 8006498:	4629      	mov	r1, r5
 800649a:	2000      	movs	r0, #0
 800649c:	f858 2b04 	ldr.w	r2, [r8], #4
 80064a0:	f8d1 c000 	ldr.w	ip, [r1]
 80064a4:	fa1f fe82 	uxth.w	lr, r2
 80064a8:	fa1f f38c 	uxth.w	r3, ip
 80064ac:	eba3 030e 	sub.w	r3, r3, lr
 80064b0:	4403      	add	r3, r0
 80064b2:	0c12      	lsrs	r2, r2, #16
 80064b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80064b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80064bc:	b29b      	uxth	r3, r3
 80064be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064c2:	45c1      	cmp	r9, r8
 80064c4:	f841 3b04 	str.w	r3, [r1], #4
 80064c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80064cc:	d2e6      	bcs.n	800649c <quorem+0xa4>
 80064ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064d6:	b922      	cbnz	r2, 80064e2 <quorem+0xea>
 80064d8:	3b04      	subs	r3, #4
 80064da:	429d      	cmp	r5, r3
 80064dc:	461a      	mov	r2, r3
 80064de:	d30b      	bcc.n	80064f8 <quorem+0x100>
 80064e0:	613c      	str	r4, [r7, #16]
 80064e2:	3601      	adds	r6, #1
 80064e4:	4630      	mov	r0, r6
 80064e6:	b003      	add	sp, #12
 80064e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ec:	6812      	ldr	r2, [r2, #0]
 80064ee:	3b04      	subs	r3, #4
 80064f0:	2a00      	cmp	r2, #0
 80064f2:	d1cb      	bne.n	800648c <quorem+0x94>
 80064f4:	3c01      	subs	r4, #1
 80064f6:	e7c6      	b.n	8006486 <quorem+0x8e>
 80064f8:	6812      	ldr	r2, [r2, #0]
 80064fa:	3b04      	subs	r3, #4
 80064fc:	2a00      	cmp	r2, #0
 80064fe:	d1ef      	bne.n	80064e0 <quorem+0xe8>
 8006500:	3c01      	subs	r4, #1
 8006502:	e7ea      	b.n	80064da <quorem+0xe2>
 8006504:	2000      	movs	r0, #0
 8006506:	e7ee      	b.n	80064e6 <quorem+0xee>

08006508 <_dtoa_r>:
 8006508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800650c:	69c7      	ldr	r7, [r0, #28]
 800650e:	b099      	sub	sp, #100	@ 0x64
 8006510:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006514:	ec55 4b10 	vmov	r4, r5, d0
 8006518:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800651a:	9109      	str	r1, [sp, #36]	@ 0x24
 800651c:	4683      	mov	fp, r0
 800651e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006520:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006522:	b97f      	cbnz	r7, 8006544 <_dtoa_r+0x3c>
 8006524:	2010      	movs	r0, #16
 8006526:	f000 fdfd 	bl	8007124 <malloc>
 800652a:	4602      	mov	r2, r0
 800652c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006530:	b920      	cbnz	r0, 800653c <_dtoa_r+0x34>
 8006532:	4ba7      	ldr	r3, [pc, #668]	@ (80067d0 <_dtoa_r+0x2c8>)
 8006534:	21ef      	movs	r1, #239	@ 0xef
 8006536:	48a7      	ldr	r0, [pc, #668]	@ (80067d4 <_dtoa_r+0x2cc>)
 8006538:	f002 fc36 	bl	8008da8 <__assert_func>
 800653c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006540:	6007      	str	r7, [r0, #0]
 8006542:	60c7      	str	r7, [r0, #12]
 8006544:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006548:	6819      	ldr	r1, [r3, #0]
 800654a:	b159      	cbz	r1, 8006564 <_dtoa_r+0x5c>
 800654c:	685a      	ldr	r2, [r3, #4]
 800654e:	604a      	str	r2, [r1, #4]
 8006550:	2301      	movs	r3, #1
 8006552:	4093      	lsls	r3, r2
 8006554:	608b      	str	r3, [r1, #8]
 8006556:	4658      	mov	r0, fp
 8006558:	f000 feda 	bl	8007310 <_Bfree>
 800655c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006560:	2200      	movs	r2, #0
 8006562:	601a      	str	r2, [r3, #0]
 8006564:	1e2b      	subs	r3, r5, #0
 8006566:	bfb9      	ittee	lt
 8006568:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800656c:	9303      	strlt	r3, [sp, #12]
 800656e:	2300      	movge	r3, #0
 8006570:	6033      	strge	r3, [r6, #0]
 8006572:	9f03      	ldr	r7, [sp, #12]
 8006574:	4b98      	ldr	r3, [pc, #608]	@ (80067d8 <_dtoa_r+0x2d0>)
 8006576:	bfbc      	itt	lt
 8006578:	2201      	movlt	r2, #1
 800657a:	6032      	strlt	r2, [r6, #0]
 800657c:	43bb      	bics	r3, r7
 800657e:	d112      	bne.n	80065a6 <_dtoa_r+0x9e>
 8006580:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006582:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006586:	6013      	str	r3, [r2, #0]
 8006588:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800658c:	4323      	orrs	r3, r4
 800658e:	f000 854d 	beq.w	800702c <_dtoa_r+0xb24>
 8006592:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006594:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80067ec <_dtoa_r+0x2e4>
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 854f 	beq.w	800703c <_dtoa_r+0xb34>
 800659e:	f10a 0303 	add.w	r3, sl, #3
 80065a2:	f000 bd49 	b.w	8007038 <_dtoa_r+0xb30>
 80065a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80065aa:	2200      	movs	r2, #0
 80065ac:	ec51 0b17 	vmov	r0, r1, d7
 80065b0:	2300      	movs	r3, #0
 80065b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80065b6:	f7fa faa7 	bl	8000b08 <__aeabi_dcmpeq>
 80065ba:	4680      	mov	r8, r0
 80065bc:	b158      	cbz	r0, 80065d6 <_dtoa_r+0xce>
 80065be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80065c0:	2301      	movs	r3, #1
 80065c2:	6013      	str	r3, [r2, #0]
 80065c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80065c6:	b113      	cbz	r3, 80065ce <_dtoa_r+0xc6>
 80065c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80065ca:	4b84      	ldr	r3, [pc, #528]	@ (80067dc <_dtoa_r+0x2d4>)
 80065cc:	6013      	str	r3, [r2, #0]
 80065ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80067f0 <_dtoa_r+0x2e8>
 80065d2:	f000 bd33 	b.w	800703c <_dtoa_r+0xb34>
 80065d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80065da:	aa16      	add	r2, sp, #88	@ 0x58
 80065dc:	a917      	add	r1, sp, #92	@ 0x5c
 80065de:	4658      	mov	r0, fp
 80065e0:	f001 fa3a 	bl	8007a58 <__d2b>
 80065e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80065e8:	4681      	mov	r9, r0
 80065ea:	2e00      	cmp	r6, #0
 80065ec:	d077      	beq.n	80066de <_dtoa_r+0x1d6>
 80065ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80065f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006600:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006604:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006608:	4619      	mov	r1, r3
 800660a:	2200      	movs	r2, #0
 800660c:	4b74      	ldr	r3, [pc, #464]	@ (80067e0 <_dtoa_r+0x2d8>)
 800660e:	f7f9 fe5b 	bl	80002c8 <__aeabi_dsub>
 8006612:	a369      	add	r3, pc, #420	@ (adr r3, 80067b8 <_dtoa_r+0x2b0>)
 8006614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006618:	f7fa f80e 	bl	8000638 <__aeabi_dmul>
 800661c:	a368      	add	r3, pc, #416	@ (adr r3, 80067c0 <_dtoa_r+0x2b8>)
 800661e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006622:	f7f9 fe53 	bl	80002cc <__adddf3>
 8006626:	4604      	mov	r4, r0
 8006628:	4630      	mov	r0, r6
 800662a:	460d      	mov	r5, r1
 800662c:	f7f9 ff9a 	bl	8000564 <__aeabi_i2d>
 8006630:	a365      	add	r3, pc, #404	@ (adr r3, 80067c8 <_dtoa_r+0x2c0>)
 8006632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006636:	f7f9 ffff 	bl	8000638 <__aeabi_dmul>
 800663a:	4602      	mov	r2, r0
 800663c:	460b      	mov	r3, r1
 800663e:	4620      	mov	r0, r4
 8006640:	4629      	mov	r1, r5
 8006642:	f7f9 fe43 	bl	80002cc <__adddf3>
 8006646:	4604      	mov	r4, r0
 8006648:	460d      	mov	r5, r1
 800664a:	f7fa faa5 	bl	8000b98 <__aeabi_d2iz>
 800664e:	2200      	movs	r2, #0
 8006650:	4607      	mov	r7, r0
 8006652:	2300      	movs	r3, #0
 8006654:	4620      	mov	r0, r4
 8006656:	4629      	mov	r1, r5
 8006658:	f7fa fa60 	bl	8000b1c <__aeabi_dcmplt>
 800665c:	b140      	cbz	r0, 8006670 <_dtoa_r+0x168>
 800665e:	4638      	mov	r0, r7
 8006660:	f7f9 ff80 	bl	8000564 <__aeabi_i2d>
 8006664:	4622      	mov	r2, r4
 8006666:	462b      	mov	r3, r5
 8006668:	f7fa fa4e 	bl	8000b08 <__aeabi_dcmpeq>
 800666c:	b900      	cbnz	r0, 8006670 <_dtoa_r+0x168>
 800666e:	3f01      	subs	r7, #1
 8006670:	2f16      	cmp	r7, #22
 8006672:	d851      	bhi.n	8006718 <_dtoa_r+0x210>
 8006674:	4b5b      	ldr	r3, [pc, #364]	@ (80067e4 <_dtoa_r+0x2dc>)
 8006676:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800667a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006682:	f7fa fa4b 	bl	8000b1c <__aeabi_dcmplt>
 8006686:	2800      	cmp	r0, #0
 8006688:	d048      	beq.n	800671c <_dtoa_r+0x214>
 800668a:	3f01      	subs	r7, #1
 800668c:	2300      	movs	r3, #0
 800668e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006690:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006692:	1b9b      	subs	r3, r3, r6
 8006694:	1e5a      	subs	r2, r3, #1
 8006696:	bf44      	itt	mi
 8006698:	f1c3 0801 	rsbmi	r8, r3, #1
 800669c:	2300      	movmi	r3, #0
 800669e:	9208      	str	r2, [sp, #32]
 80066a0:	bf54      	ite	pl
 80066a2:	f04f 0800 	movpl.w	r8, #0
 80066a6:	9308      	strmi	r3, [sp, #32]
 80066a8:	2f00      	cmp	r7, #0
 80066aa:	db39      	blt.n	8006720 <_dtoa_r+0x218>
 80066ac:	9b08      	ldr	r3, [sp, #32]
 80066ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 80066b0:	443b      	add	r3, r7
 80066b2:	9308      	str	r3, [sp, #32]
 80066b4:	2300      	movs	r3, #0
 80066b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80066b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ba:	2b09      	cmp	r3, #9
 80066bc:	d864      	bhi.n	8006788 <_dtoa_r+0x280>
 80066be:	2b05      	cmp	r3, #5
 80066c0:	bfc4      	itt	gt
 80066c2:	3b04      	subgt	r3, #4
 80066c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	f1a3 0302 	sub.w	r3, r3, #2
 80066cc:	bfcc      	ite	gt
 80066ce:	2400      	movgt	r4, #0
 80066d0:	2401      	movle	r4, #1
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	d863      	bhi.n	800679e <_dtoa_r+0x296>
 80066d6:	e8df f003 	tbb	[pc, r3]
 80066da:	372a      	.short	0x372a
 80066dc:	5535      	.short	0x5535
 80066de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80066e2:	441e      	add	r6, r3
 80066e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	bfc1      	itttt	gt
 80066ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80066f0:	409f      	lslgt	r7, r3
 80066f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80066f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80066fa:	bfd6      	itet	le
 80066fc:	f1c3 0320 	rsble	r3, r3, #32
 8006700:	ea47 0003 	orrgt.w	r0, r7, r3
 8006704:	fa04 f003 	lslle.w	r0, r4, r3
 8006708:	f7f9 ff1c 	bl	8000544 <__aeabi_ui2d>
 800670c:	2201      	movs	r2, #1
 800670e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006712:	3e01      	subs	r6, #1
 8006714:	9214      	str	r2, [sp, #80]	@ 0x50
 8006716:	e777      	b.n	8006608 <_dtoa_r+0x100>
 8006718:	2301      	movs	r3, #1
 800671a:	e7b8      	b.n	800668e <_dtoa_r+0x186>
 800671c:	9012      	str	r0, [sp, #72]	@ 0x48
 800671e:	e7b7      	b.n	8006690 <_dtoa_r+0x188>
 8006720:	427b      	negs	r3, r7
 8006722:	930a      	str	r3, [sp, #40]	@ 0x28
 8006724:	2300      	movs	r3, #0
 8006726:	eba8 0807 	sub.w	r8, r8, r7
 800672a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800672c:	e7c4      	b.n	80066b8 <_dtoa_r+0x1b0>
 800672e:	2300      	movs	r3, #0
 8006730:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006732:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006734:	2b00      	cmp	r3, #0
 8006736:	dc35      	bgt.n	80067a4 <_dtoa_r+0x29c>
 8006738:	2301      	movs	r3, #1
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	9307      	str	r3, [sp, #28]
 800673e:	461a      	mov	r2, r3
 8006740:	920e      	str	r2, [sp, #56]	@ 0x38
 8006742:	e00b      	b.n	800675c <_dtoa_r+0x254>
 8006744:	2301      	movs	r3, #1
 8006746:	e7f3      	b.n	8006730 <_dtoa_r+0x228>
 8006748:	2300      	movs	r3, #0
 800674a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800674c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800674e:	18fb      	adds	r3, r7, r3
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	3301      	adds	r3, #1
 8006754:	2b01      	cmp	r3, #1
 8006756:	9307      	str	r3, [sp, #28]
 8006758:	bfb8      	it	lt
 800675a:	2301      	movlt	r3, #1
 800675c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006760:	2100      	movs	r1, #0
 8006762:	2204      	movs	r2, #4
 8006764:	f102 0514 	add.w	r5, r2, #20
 8006768:	429d      	cmp	r5, r3
 800676a:	d91f      	bls.n	80067ac <_dtoa_r+0x2a4>
 800676c:	6041      	str	r1, [r0, #4]
 800676e:	4658      	mov	r0, fp
 8006770:	f000 fd8e 	bl	8007290 <_Balloc>
 8006774:	4682      	mov	sl, r0
 8006776:	2800      	cmp	r0, #0
 8006778:	d13c      	bne.n	80067f4 <_dtoa_r+0x2ec>
 800677a:	4b1b      	ldr	r3, [pc, #108]	@ (80067e8 <_dtoa_r+0x2e0>)
 800677c:	4602      	mov	r2, r0
 800677e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006782:	e6d8      	b.n	8006536 <_dtoa_r+0x2e>
 8006784:	2301      	movs	r3, #1
 8006786:	e7e0      	b.n	800674a <_dtoa_r+0x242>
 8006788:	2401      	movs	r4, #1
 800678a:	2300      	movs	r3, #0
 800678c:	9309      	str	r3, [sp, #36]	@ 0x24
 800678e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006790:	f04f 33ff 	mov.w	r3, #4294967295
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	9307      	str	r3, [sp, #28]
 8006798:	2200      	movs	r2, #0
 800679a:	2312      	movs	r3, #18
 800679c:	e7d0      	b.n	8006740 <_dtoa_r+0x238>
 800679e:	2301      	movs	r3, #1
 80067a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067a2:	e7f5      	b.n	8006790 <_dtoa_r+0x288>
 80067a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	9307      	str	r3, [sp, #28]
 80067aa:	e7d7      	b.n	800675c <_dtoa_r+0x254>
 80067ac:	3101      	adds	r1, #1
 80067ae:	0052      	lsls	r2, r2, #1
 80067b0:	e7d8      	b.n	8006764 <_dtoa_r+0x25c>
 80067b2:	bf00      	nop
 80067b4:	f3af 8000 	nop.w
 80067b8:	636f4361 	.word	0x636f4361
 80067bc:	3fd287a7 	.word	0x3fd287a7
 80067c0:	8b60c8b3 	.word	0x8b60c8b3
 80067c4:	3fc68a28 	.word	0x3fc68a28
 80067c8:	509f79fb 	.word	0x509f79fb
 80067cc:	3fd34413 	.word	0x3fd34413
 80067d0:	08009b5e 	.word	0x08009b5e
 80067d4:	08009b75 	.word	0x08009b75
 80067d8:	7ff00000 	.word	0x7ff00000
 80067dc:	08009b29 	.word	0x08009b29
 80067e0:	3ff80000 	.word	0x3ff80000
 80067e4:	08009c70 	.word	0x08009c70
 80067e8:	08009bcd 	.word	0x08009bcd
 80067ec:	08009b5a 	.word	0x08009b5a
 80067f0:	08009b28 	.word	0x08009b28
 80067f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067f8:	6018      	str	r0, [r3, #0]
 80067fa:	9b07      	ldr	r3, [sp, #28]
 80067fc:	2b0e      	cmp	r3, #14
 80067fe:	f200 80a4 	bhi.w	800694a <_dtoa_r+0x442>
 8006802:	2c00      	cmp	r4, #0
 8006804:	f000 80a1 	beq.w	800694a <_dtoa_r+0x442>
 8006808:	2f00      	cmp	r7, #0
 800680a:	dd33      	ble.n	8006874 <_dtoa_r+0x36c>
 800680c:	4bad      	ldr	r3, [pc, #692]	@ (8006ac4 <_dtoa_r+0x5bc>)
 800680e:	f007 020f 	and.w	r2, r7, #15
 8006812:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006816:	ed93 7b00 	vldr	d7, [r3]
 800681a:	05f8      	lsls	r0, r7, #23
 800681c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006820:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006824:	d516      	bpl.n	8006854 <_dtoa_r+0x34c>
 8006826:	4ba8      	ldr	r3, [pc, #672]	@ (8006ac8 <_dtoa_r+0x5c0>)
 8006828:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800682c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006830:	f7fa f82c 	bl	800088c <__aeabi_ddiv>
 8006834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006838:	f004 040f 	and.w	r4, r4, #15
 800683c:	2603      	movs	r6, #3
 800683e:	4da2      	ldr	r5, [pc, #648]	@ (8006ac8 <_dtoa_r+0x5c0>)
 8006840:	b954      	cbnz	r4, 8006858 <_dtoa_r+0x350>
 8006842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800684a:	f7fa f81f 	bl	800088c <__aeabi_ddiv>
 800684e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006852:	e028      	b.n	80068a6 <_dtoa_r+0x39e>
 8006854:	2602      	movs	r6, #2
 8006856:	e7f2      	b.n	800683e <_dtoa_r+0x336>
 8006858:	07e1      	lsls	r1, r4, #31
 800685a:	d508      	bpl.n	800686e <_dtoa_r+0x366>
 800685c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006860:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006864:	f7f9 fee8 	bl	8000638 <__aeabi_dmul>
 8006868:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800686c:	3601      	adds	r6, #1
 800686e:	1064      	asrs	r4, r4, #1
 8006870:	3508      	adds	r5, #8
 8006872:	e7e5      	b.n	8006840 <_dtoa_r+0x338>
 8006874:	f000 80d2 	beq.w	8006a1c <_dtoa_r+0x514>
 8006878:	427c      	negs	r4, r7
 800687a:	4b92      	ldr	r3, [pc, #584]	@ (8006ac4 <_dtoa_r+0x5bc>)
 800687c:	4d92      	ldr	r5, [pc, #584]	@ (8006ac8 <_dtoa_r+0x5c0>)
 800687e:	f004 020f 	and.w	r2, r4, #15
 8006882:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800688e:	f7f9 fed3 	bl	8000638 <__aeabi_dmul>
 8006892:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006896:	1124      	asrs	r4, r4, #4
 8006898:	2300      	movs	r3, #0
 800689a:	2602      	movs	r6, #2
 800689c:	2c00      	cmp	r4, #0
 800689e:	f040 80b2 	bne.w	8006a06 <_dtoa_r+0x4fe>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1d3      	bne.n	800684e <_dtoa_r+0x346>
 80068a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80068a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f000 80b7 	beq.w	8006a20 <_dtoa_r+0x518>
 80068b2:	4b86      	ldr	r3, [pc, #536]	@ (8006acc <_dtoa_r+0x5c4>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	4620      	mov	r0, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	f7fa f92f 	bl	8000b1c <__aeabi_dcmplt>
 80068be:	2800      	cmp	r0, #0
 80068c0:	f000 80ae 	beq.w	8006a20 <_dtoa_r+0x518>
 80068c4:	9b07      	ldr	r3, [sp, #28]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f000 80aa 	beq.w	8006a20 <_dtoa_r+0x518>
 80068cc:	9b00      	ldr	r3, [sp, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	dd37      	ble.n	8006942 <_dtoa_r+0x43a>
 80068d2:	1e7b      	subs	r3, r7, #1
 80068d4:	9304      	str	r3, [sp, #16]
 80068d6:	4620      	mov	r0, r4
 80068d8:	4b7d      	ldr	r3, [pc, #500]	@ (8006ad0 <_dtoa_r+0x5c8>)
 80068da:	2200      	movs	r2, #0
 80068dc:	4629      	mov	r1, r5
 80068de:	f7f9 feab 	bl	8000638 <__aeabi_dmul>
 80068e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068e6:	9c00      	ldr	r4, [sp, #0]
 80068e8:	3601      	adds	r6, #1
 80068ea:	4630      	mov	r0, r6
 80068ec:	f7f9 fe3a 	bl	8000564 <__aeabi_i2d>
 80068f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068f4:	f7f9 fea0 	bl	8000638 <__aeabi_dmul>
 80068f8:	4b76      	ldr	r3, [pc, #472]	@ (8006ad4 <_dtoa_r+0x5cc>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	f7f9 fce6 	bl	80002cc <__adddf3>
 8006900:	4605      	mov	r5, r0
 8006902:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006906:	2c00      	cmp	r4, #0
 8006908:	f040 808d 	bne.w	8006a26 <_dtoa_r+0x51e>
 800690c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006910:	4b71      	ldr	r3, [pc, #452]	@ (8006ad8 <_dtoa_r+0x5d0>)
 8006912:	2200      	movs	r2, #0
 8006914:	f7f9 fcd8 	bl	80002c8 <__aeabi_dsub>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006920:	462a      	mov	r2, r5
 8006922:	4633      	mov	r3, r6
 8006924:	f7fa f918 	bl	8000b58 <__aeabi_dcmpgt>
 8006928:	2800      	cmp	r0, #0
 800692a:	f040 828b 	bne.w	8006e44 <_dtoa_r+0x93c>
 800692e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006932:	462a      	mov	r2, r5
 8006934:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006938:	f7fa f8f0 	bl	8000b1c <__aeabi_dcmplt>
 800693c:	2800      	cmp	r0, #0
 800693e:	f040 8128 	bne.w	8006b92 <_dtoa_r+0x68a>
 8006942:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006946:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800694a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800694c:	2b00      	cmp	r3, #0
 800694e:	f2c0 815a 	blt.w	8006c06 <_dtoa_r+0x6fe>
 8006952:	2f0e      	cmp	r7, #14
 8006954:	f300 8157 	bgt.w	8006c06 <_dtoa_r+0x6fe>
 8006958:	4b5a      	ldr	r3, [pc, #360]	@ (8006ac4 <_dtoa_r+0x5bc>)
 800695a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800695e:	ed93 7b00 	vldr	d7, [r3]
 8006962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006964:	2b00      	cmp	r3, #0
 8006966:	ed8d 7b00 	vstr	d7, [sp]
 800696a:	da03      	bge.n	8006974 <_dtoa_r+0x46c>
 800696c:	9b07      	ldr	r3, [sp, #28]
 800696e:	2b00      	cmp	r3, #0
 8006970:	f340 8101 	ble.w	8006b76 <_dtoa_r+0x66e>
 8006974:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006978:	4656      	mov	r6, sl
 800697a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800697e:	4620      	mov	r0, r4
 8006980:	4629      	mov	r1, r5
 8006982:	f7f9 ff83 	bl	800088c <__aeabi_ddiv>
 8006986:	f7fa f907 	bl	8000b98 <__aeabi_d2iz>
 800698a:	4680      	mov	r8, r0
 800698c:	f7f9 fdea 	bl	8000564 <__aeabi_i2d>
 8006990:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006994:	f7f9 fe50 	bl	8000638 <__aeabi_dmul>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	4620      	mov	r0, r4
 800699e:	4629      	mov	r1, r5
 80069a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80069a4:	f7f9 fc90 	bl	80002c8 <__aeabi_dsub>
 80069a8:	f806 4b01 	strb.w	r4, [r6], #1
 80069ac:	9d07      	ldr	r5, [sp, #28]
 80069ae:	eba6 040a 	sub.w	r4, r6, sl
 80069b2:	42a5      	cmp	r5, r4
 80069b4:	4602      	mov	r2, r0
 80069b6:	460b      	mov	r3, r1
 80069b8:	f040 8117 	bne.w	8006bea <_dtoa_r+0x6e2>
 80069bc:	f7f9 fc86 	bl	80002cc <__adddf3>
 80069c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069c4:	4604      	mov	r4, r0
 80069c6:	460d      	mov	r5, r1
 80069c8:	f7fa f8c6 	bl	8000b58 <__aeabi_dcmpgt>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	f040 80f9 	bne.w	8006bc4 <_dtoa_r+0x6bc>
 80069d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069d6:	4620      	mov	r0, r4
 80069d8:	4629      	mov	r1, r5
 80069da:	f7fa f895 	bl	8000b08 <__aeabi_dcmpeq>
 80069de:	b118      	cbz	r0, 80069e8 <_dtoa_r+0x4e0>
 80069e0:	f018 0f01 	tst.w	r8, #1
 80069e4:	f040 80ee 	bne.w	8006bc4 <_dtoa_r+0x6bc>
 80069e8:	4649      	mov	r1, r9
 80069ea:	4658      	mov	r0, fp
 80069ec:	f000 fc90 	bl	8007310 <_Bfree>
 80069f0:	2300      	movs	r3, #0
 80069f2:	7033      	strb	r3, [r6, #0]
 80069f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80069f6:	3701      	adds	r7, #1
 80069f8:	601f      	str	r7, [r3, #0]
 80069fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f000 831d 	beq.w	800703c <_dtoa_r+0xb34>
 8006a02:	601e      	str	r6, [r3, #0]
 8006a04:	e31a      	b.n	800703c <_dtoa_r+0xb34>
 8006a06:	07e2      	lsls	r2, r4, #31
 8006a08:	d505      	bpl.n	8006a16 <_dtoa_r+0x50e>
 8006a0a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a0e:	f7f9 fe13 	bl	8000638 <__aeabi_dmul>
 8006a12:	3601      	adds	r6, #1
 8006a14:	2301      	movs	r3, #1
 8006a16:	1064      	asrs	r4, r4, #1
 8006a18:	3508      	adds	r5, #8
 8006a1a:	e73f      	b.n	800689c <_dtoa_r+0x394>
 8006a1c:	2602      	movs	r6, #2
 8006a1e:	e742      	b.n	80068a6 <_dtoa_r+0x39e>
 8006a20:	9c07      	ldr	r4, [sp, #28]
 8006a22:	9704      	str	r7, [sp, #16]
 8006a24:	e761      	b.n	80068ea <_dtoa_r+0x3e2>
 8006a26:	4b27      	ldr	r3, [pc, #156]	@ (8006ac4 <_dtoa_r+0x5bc>)
 8006a28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a2a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a2e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a32:	4454      	add	r4, sl
 8006a34:	2900      	cmp	r1, #0
 8006a36:	d053      	beq.n	8006ae0 <_dtoa_r+0x5d8>
 8006a38:	4928      	ldr	r1, [pc, #160]	@ (8006adc <_dtoa_r+0x5d4>)
 8006a3a:	2000      	movs	r0, #0
 8006a3c:	f7f9 ff26 	bl	800088c <__aeabi_ddiv>
 8006a40:	4633      	mov	r3, r6
 8006a42:	462a      	mov	r2, r5
 8006a44:	f7f9 fc40 	bl	80002c8 <__aeabi_dsub>
 8006a48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a4c:	4656      	mov	r6, sl
 8006a4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a52:	f7fa f8a1 	bl	8000b98 <__aeabi_d2iz>
 8006a56:	4605      	mov	r5, r0
 8006a58:	f7f9 fd84 	bl	8000564 <__aeabi_i2d>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a64:	f7f9 fc30 	bl	80002c8 <__aeabi_dsub>
 8006a68:	3530      	adds	r5, #48	@ 0x30
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a72:	f806 5b01 	strb.w	r5, [r6], #1
 8006a76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a7a:	f7fa f84f 	bl	8000b1c <__aeabi_dcmplt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d171      	bne.n	8006b66 <_dtoa_r+0x65e>
 8006a82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a86:	4911      	ldr	r1, [pc, #68]	@ (8006acc <_dtoa_r+0x5c4>)
 8006a88:	2000      	movs	r0, #0
 8006a8a:	f7f9 fc1d 	bl	80002c8 <__aeabi_dsub>
 8006a8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a92:	f7fa f843 	bl	8000b1c <__aeabi_dcmplt>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	f040 8095 	bne.w	8006bc6 <_dtoa_r+0x6be>
 8006a9c:	42a6      	cmp	r6, r4
 8006a9e:	f43f af50 	beq.w	8006942 <_dtoa_r+0x43a>
 8006aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad0 <_dtoa_r+0x5c8>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f7f9 fdc5 	bl	8000638 <__aeabi_dmul>
 8006aae:	4b08      	ldr	r3, [pc, #32]	@ (8006ad0 <_dtoa_r+0x5c8>)
 8006ab0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006aba:	f7f9 fdbd 	bl	8000638 <__aeabi_dmul>
 8006abe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ac2:	e7c4      	b.n	8006a4e <_dtoa_r+0x546>
 8006ac4:	08009c70 	.word	0x08009c70
 8006ac8:	08009c48 	.word	0x08009c48
 8006acc:	3ff00000 	.word	0x3ff00000
 8006ad0:	40240000 	.word	0x40240000
 8006ad4:	401c0000 	.word	0x401c0000
 8006ad8:	40140000 	.word	0x40140000
 8006adc:	3fe00000 	.word	0x3fe00000
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f7f9 fda8 	bl	8000638 <__aeabi_dmul>
 8006ae8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006aec:	9415      	str	r4, [sp, #84]	@ 0x54
 8006aee:	4656      	mov	r6, sl
 8006af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006af4:	f7fa f850 	bl	8000b98 <__aeabi_d2iz>
 8006af8:	4605      	mov	r5, r0
 8006afa:	f7f9 fd33 	bl	8000564 <__aeabi_i2d>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b06:	f7f9 fbdf 	bl	80002c8 <__aeabi_dsub>
 8006b0a:	3530      	adds	r5, #48	@ 0x30
 8006b0c:	f806 5b01 	strb.w	r5, [r6], #1
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	42a6      	cmp	r6, r4
 8006b16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b1a:	f04f 0200 	mov.w	r2, #0
 8006b1e:	d124      	bne.n	8006b6a <_dtoa_r+0x662>
 8006b20:	4bac      	ldr	r3, [pc, #688]	@ (8006dd4 <_dtoa_r+0x8cc>)
 8006b22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006b26:	f7f9 fbd1 	bl	80002cc <__adddf3>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b32:	f7fa f811 	bl	8000b58 <__aeabi_dcmpgt>
 8006b36:	2800      	cmp	r0, #0
 8006b38:	d145      	bne.n	8006bc6 <_dtoa_r+0x6be>
 8006b3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b3e:	49a5      	ldr	r1, [pc, #660]	@ (8006dd4 <_dtoa_r+0x8cc>)
 8006b40:	2000      	movs	r0, #0
 8006b42:	f7f9 fbc1 	bl	80002c8 <__aeabi_dsub>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b4e:	f7f9 ffe5 	bl	8000b1c <__aeabi_dcmplt>
 8006b52:	2800      	cmp	r0, #0
 8006b54:	f43f aef5 	beq.w	8006942 <_dtoa_r+0x43a>
 8006b58:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006b5a:	1e73      	subs	r3, r6, #1
 8006b5c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006b5e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006b62:	2b30      	cmp	r3, #48	@ 0x30
 8006b64:	d0f8      	beq.n	8006b58 <_dtoa_r+0x650>
 8006b66:	9f04      	ldr	r7, [sp, #16]
 8006b68:	e73e      	b.n	80069e8 <_dtoa_r+0x4e0>
 8006b6a:	4b9b      	ldr	r3, [pc, #620]	@ (8006dd8 <_dtoa_r+0x8d0>)
 8006b6c:	f7f9 fd64 	bl	8000638 <__aeabi_dmul>
 8006b70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b74:	e7bc      	b.n	8006af0 <_dtoa_r+0x5e8>
 8006b76:	d10c      	bne.n	8006b92 <_dtoa_r+0x68a>
 8006b78:	4b98      	ldr	r3, [pc, #608]	@ (8006ddc <_dtoa_r+0x8d4>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b80:	f7f9 fd5a 	bl	8000638 <__aeabi_dmul>
 8006b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b88:	f7f9 ffdc 	bl	8000b44 <__aeabi_dcmpge>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	f000 8157 	beq.w	8006e40 <_dtoa_r+0x938>
 8006b92:	2400      	movs	r4, #0
 8006b94:	4625      	mov	r5, r4
 8006b96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	9304      	str	r3, [sp, #16]
 8006b9c:	4656      	mov	r6, sl
 8006b9e:	2700      	movs	r7, #0
 8006ba0:	4621      	mov	r1, r4
 8006ba2:	4658      	mov	r0, fp
 8006ba4:	f000 fbb4 	bl	8007310 <_Bfree>
 8006ba8:	2d00      	cmp	r5, #0
 8006baa:	d0dc      	beq.n	8006b66 <_dtoa_r+0x65e>
 8006bac:	b12f      	cbz	r7, 8006bba <_dtoa_r+0x6b2>
 8006bae:	42af      	cmp	r7, r5
 8006bb0:	d003      	beq.n	8006bba <_dtoa_r+0x6b2>
 8006bb2:	4639      	mov	r1, r7
 8006bb4:	4658      	mov	r0, fp
 8006bb6:	f000 fbab 	bl	8007310 <_Bfree>
 8006bba:	4629      	mov	r1, r5
 8006bbc:	4658      	mov	r0, fp
 8006bbe:	f000 fba7 	bl	8007310 <_Bfree>
 8006bc2:	e7d0      	b.n	8006b66 <_dtoa_r+0x65e>
 8006bc4:	9704      	str	r7, [sp, #16]
 8006bc6:	4633      	mov	r3, r6
 8006bc8:	461e      	mov	r6, r3
 8006bca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bce:	2a39      	cmp	r2, #57	@ 0x39
 8006bd0:	d107      	bne.n	8006be2 <_dtoa_r+0x6da>
 8006bd2:	459a      	cmp	sl, r3
 8006bd4:	d1f8      	bne.n	8006bc8 <_dtoa_r+0x6c0>
 8006bd6:	9a04      	ldr	r2, [sp, #16]
 8006bd8:	3201      	adds	r2, #1
 8006bda:	9204      	str	r2, [sp, #16]
 8006bdc:	2230      	movs	r2, #48	@ 0x30
 8006bde:	f88a 2000 	strb.w	r2, [sl]
 8006be2:	781a      	ldrb	r2, [r3, #0]
 8006be4:	3201      	adds	r2, #1
 8006be6:	701a      	strb	r2, [r3, #0]
 8006be8:	e7bd      	b.n	8006b66 <_dtoa_r+0x65e>
 8006bea:	4b7b      	ldr	r3, [pc, #492]	@ (8006dd8 <_dtoa_r+0x8d0>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	f7f9 fd23 	bl	8000638 <__aeabi_dmul>
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	460d      	mov	r5, r1
 8006bfa:	f7f9 ff85 	bl	8000b08 <__aeabi_dcmpeq>
 8006bfe:	2800      	cmp	r0, #0
 8006c00:	f43f aebb 	beq.w	800697a <_dtoa_r+0x472>
 8006c04:	e6f0      	b.n	80069e8 <_dtoa_r+0x4e0>
 8006c06:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006c08:	2a00      	cmp	r2, #0
 8006c0a:	f000 80db 	beq.w	8006dc4 <_dtoa_r+0x8bc>
 8006c0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c10:	2a01      	cmp	r2, #1
 8006c12:	f300 80bf 	bgt.w	8006d94 <_dtoa_r+0x88c>
 8006c16:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006c18:	2a00      	cmp	r2, #0
 8006c1a:	f000 80b7 	beq.w	8006d8c <_dtoa_r+0x884>
 8006c1e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006c22:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006c24:	4646      	mov	r6, r8
 8006c26:	9a08      	ldr	r2, [sp, #32]
 8006c28:	2101      	movs	r1, #1
 8006c2a:	441a      	add	r2, r3
 8006c2c:	4658      	mov	r0, fp
 8006c2e:	4498      	add	r8, r3
 8006c30:	9208      	str	r2, [sp, #32]
 8006c32:	f000 fc6b 	bl	800750c <__i2b>
 8006c36:	4605      	mov	r5, r0
 8006c38:	b15e      	cbz	r6, 8006c52 <_dtoa_r+0x74a>
 8006c3a:	9b08      	ldr	r3, [sp, #32]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	dd08      	ble.n	8006c52 <_dtoa_r+0x74a>
 8006c40:	42b3      	cmp	r3, r6
 8006c42:	9a08      	ldr	r2, [sp, #32]
 8006c44:	bfa8      	it	ge
 8006c46:	4633      	movge	r3, r6
 8006c48:	eba8 0803 	sub.w	r8, r8, r3
 8006c4c:	1af6      	subs	r6, r6, r3
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	9308      	str	r3, [sp, #32]
 8006c52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c54:	b1f3      	cbz	r3, 8006c94 <_dtoa_r+0x78c>
 8006c56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 80b7 	beq.w	8006dcc <_dtoa_r+0x8c4>
 8006c5e:	b18c      	cbz	r4, 8006c84 <_dtoa_r+0x77c>
 8006c60:	4629      	mov	r1, r5
 8006c62:	4622      	mov	r2, r4
 8006c64:	4658      	mov	r0, fp
 8006c66:	f000 fd11 	bl	800768c <__pow5mult>
 8006c6a:	464a      	mov	r2, r9
 8006c6c:	4601      	mov	r1, r0
 8006c6e:	4605      	mov	r5, r0
 8006c70:	4658      	mov	r0, fp
 8006c72:	f000 fc61 	bl	8007538 <__multiply>
 8006c76:	4649      	mov	r1, r9
 8006c78:	9004      	str	r0, [sp, #16]
 8006c7a:	4658      	mov	r0, fp
 8006c7c:	f000 fb48 	bl	8007310 <_Bfree>
 8006c80:	9b04      	ldr	r3, [sp, #16]
 8006c82:	4699      	mov	r9, r3
 8006c84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c86:	1b1a      	subs	r2, r3, r4
 8006c88:	d004      	beq.n	8006c94 <_dtoa_r+0x78c>
 8006c8a:	4649      	mov	r1, r9
 8006c8c:	4658      	mov	r0, fp
 8006c8e:	f000 fcfd 	bl	800768c <__pow5mult>
 8006c92:	4681      	mov	r9, r0
 8006c94:	2101      	movs	r1, #1
 8006c96:	4658      	mov	r0, fp
 8006c98:	f000 fc38 	bl	800750c <__i2b>
 8006c9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f000 81cf 	beq.w	8007044 <_dtoa_r+0xb3c>
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	4601      	mov	r1, r0
 8006caa:	4658      	mov	r0, fp
 8006cac:	f000 fcee 	bl	800768c <__pow5mult>
 8006cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	4604      	mov	r4, r0
 8006cb6:	f300 8095 	bgt.w	8006de4 <_dtoa_r+0x8dc>
 8006cba:	9b02      	ldr	r3, [sp, #8]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f040 8087 	bne.w	8006dd0 <_dtoa_r+0x8c8>
 8006cc2:	9b03      	ldr	r3, [sp, #12]
 8006cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f040 8089 	bne.w	8006de0 <_dtoa_r+0x8d8>
 8006cce:	9b03      	ldr	r3, [sp, #12]
 8006cd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006cd4:	0d1b      	lsrs	r3, r3, #20
 8006cd6:	051b      	lsls	r3, r3, #20
 8006cd8:	b12b      	cbz	r3, 8006ce6 <_dtoa_r+0x7de>
 8006cda:	9b08      	ldr	r3, [sp, #32]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	9308      	str	r3, [sp, #32]
 8006ce0:	f108 0801 	add.w	r8, r8, #1
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ce8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f000 81b0 	beq.w	8007050 <_dtoa_r+0xb48>
 8006cf0:	6923      	ldr	r3, [r4, #16]
 8006cf2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006cf6:	6918      	ldr	r0, [r3, #16]
 8006cf8:	f000 fbbc 	bl	8007474 <__hi0bits>
 8006cfc:	f1c0 0020 	rsb	r0, r0, #32
 8006d00:	9b08      	ldr	r3, [sp, #32]
 8006d02:	4418      	add	r0, r3
 8006d04:	f010 001f 	ands.w	r0, r0, #31
 8006d08:	d077      	beq.n	8006dfa <_dtoa_r+0x8f2>
 8006d0a:	f1c0 0320 	rsb	r3, r0, #32
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	dd6b      	ble.n	8006dea <_dtoa_r+0x8e2>
 8006d12:	9b08      	ldr	r3, [sp, #32]
 8006d14:	f1c0 001c 	rsb	r0, r0, #28
 8006d18:	4403      	add	r3, r0
 8006d1a:	4480      	add	r8, r0
 8006d1c:	4406      	add	r6, r0
 8006d1e:	9308      	str	r3, [sp, #32]
 8006d20:	f1b8 0f00 	cmp.w	r8, #0
 8006d24:	dd05      	ble.n	8006d32 <_dtoa_r+0x82a>
 8006d26:	4649      	mov	r1, r9
 8006d28:	4642      	mov	r2, r8
 8006d2a:	4658      	mov	r0, fp
 8006d2c:	f000 fd08 	bl	8007740 <__lshift>
 8006d30:	4681      	mov	r9, r0
 8006d32:	9b08      	ldr	r3, [sp, #32]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	dd05      	ble.n	8006d44 <_dtoa_r+0x83c>
 8006d38:	4621      	mov	r1, r4
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	4658      	mov	r0, fp
 8006d3e:	f000 fcff 	bl	8007740 <__lshift>
 8006d42:	4604      	mov	r4, r0
 8006d44:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d059      	beq.n	8006dfe <_dtoa_r+0x8f6>
 8006d4a:	4621      	mov	r1, r4
 8006d4c:	4648      	mov	r0, r9
 8006d4e:	f000 fd63 	bl	8007818 <__mcmp>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	da53      	bge.n	8006dfe <_dtoa_r+0x8f6>
 8006d56:	1e7b      	subs	r3, r7, #1
 8006d58:	9304      	str	r3, [sp, #16]
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	220a      	movs	r2, #10
 8006d60:	4658      	mov	r0, fp
 8006d62:	f000 faf7 	bl	8007354 <__multadd>
 8006d66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d68:	4681      	mov	r9, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 8172 	beq.w	8007054 <_dtoa_r+0xb4c>
 8006d70:	2300      	movs	r3, #0
 8006d72:	4629      	mov	r1, r5
 8006d74:	220a      	movs	r2, #10
 8006d76:	4658      	mov	r0, fp
 8006d78:	f000 faec 	bl	8007354 <__multadd>
 8006d7c:	9b00      	ldr	r3, [sp, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	4605      	mov	r5, r0
 8006d82:	dc67      	bgt.n	8006e54 <_dtoa_r+0x94c>
 8006d84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	dc41      	bgt.n	8006e0e <_dtoa_r+0x906>
 8006d8a:	e063      	b.n	8006e54 <_dtoa_r+0x94c>
 8006d8c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d92:	e746      	b.n	8006c22 <_dtoa_r+0x71a>
 8006d94:	9b07      	ldr	r3, [sp, #28]
 8006d96:	1e5c      	subs	r4, r3, #1
 8006d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d9a:	42a3      	cmp	r3, r4
 8006d9c:	bfbf      	itttt	lt
 8006d9e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006da0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006da2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006da4:	1ae3      	sublt	r3, r4, r3
 8006da6:	bfb4      	ite	lt
 8006da8:	18d2      	addlt	r2, r2, r3
 8006daa:	1b1c      	subge	r4, r3, r4
 8006dac:	9b07      	ldr	r3, [sp, #28]
 8006dae:	bfbc      	itt	lt
 8006db0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006db2:	2400      	movlt	r4, #0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	bfb5      	itete	lt
 8006db8:	eba8 0603 	sublt.w	r6, r8, r3
 8006dbc:	9b07      	ldrge	r3, [sp, #28]
 8006dbe:	2300      	movlt	r3, #0
 8006dc0:	4646      	movge	r6, r8
 8006dc2:	e730      	b.n	8006c26 <_dtoa_r+0x71e>
 8006dc4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006dc6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006dc8:	4646      	mov	r6, r8
 8006dca:	e735      	b.n	8006c38 <_dtoa_r+0x730>
 8006dcc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dce:	e75c      	b.n	8006c8a <_dtoa_r+0x782>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	e788      	b.n	8006ce6 <_dtoa_r+0x7de>
 8006dd4:	3fe00000 	.word	0x3fe00000
 8006dd8:	40240000 	.word	0x40240000
 8006ddc:	40140000 	.word	0x40140000
 8006de0:	9b02      	ldr	r3, [sp, #8]
 8006de2:	e780      	b.n	8006ce6 <_dtoa_r+0x7de>
 8006de4:	2300      	movs	r3, #0
 8006de6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006de8:	e782      	b.n	8006cf0 <_dtoa_r+0x7e8>
 8006dea:	d099      	beq.n	8006d20 <_dtoa_r+0x818>
 8006dec:	9a08      	ldr	r2, [sp, #32]
 8006dee:	331c      	adds	r3, #28
 8006df0:	441a      	add	r2, r3
 8006df2:	4498      	add	r8, r3
 8006df4:	441e      	add	r6, r3
 8006df6:	9208      	str	r2, [sp, #32]
 8006df8:	e792      	b.n	8006d20 <_dtoa_r+0x818>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	e7f6      	b.n	8006dec <_dtoa_r+0x8e4>
 8006dfe:	9b07      	ldr	r3, [sp, #28]
 8006e00:	9704      	str	r7, [sp, #16]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	dc20      	bgt.n	8006e48 <_dtoa_r+0x940>
 8006e06:	9300      	str	r3, [sp, #0]
 8006e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	dd1e      	ble.n	8006e4c <_dtoa_r+0x944>
 8006e0e:	9b00      	ldr	r3, [sp, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f47f aec0 	bne.w	8006b96 <_dtoa_r+0x68e>
 8006e16:	4621      	mov	r1, r4
 8006e18:	2205      	movs	r2, #5
 8006e1a:	4658      	mov	r0, fp
 8006e1c:	f000 fa9a 	bl	8007354 <__multadd>
 8006e20:	4601      	mov	r1, r0
 8006e22:	4604      	mov	r4, r0
 8006e24:	4648      	mov	r0, r9
 8006e26:	f000 fcf7 	bl	8007818 <__mcmp>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	f77f aeb3 	ble.w	8006b96 <_dtoa_r+0x68e>
 8006e30:	4656      	mov	r6, sl
 8006e32:	2331      	movs	r3, #49	@ 0x31
 8006e34:	f806 3b01 	strb.w	r3, [r6], #1
 8006e38:	9b04      	ldr	r3, [sp, #16]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	9304      	str	r3, [sp, #16]
 8006e3e:	e6ae      	b.n	8006b9e <_dtoa_r+0x696>
 8006e40:	9c07      	ldr	r4, [sp, #28]
 8006e42:	9704      	str	r7, [sp, #16]
 8006e44:	4625      	mov	r5, r4
 8006e46:	e7f3      	b.n	8006e30 <_dtoa_r+0x928>
 8006e48:	9b07      	ldr	r3, [sp, #28]
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 8104 	beq.w	800705c <_dtoa_r+0xb54>
 8006e54:	2e00      	cmp	r6, #0
 8006e56:	dd05      	ble.n	8006e64 <_dtoa_r+0x95c>
 8006e58:	4629      	mov	r1, r5
 8006e5a:	4632      	mov	r2, r6
 8006e5c:	4658      	mov	r0, fp
 8006e5e:	f000 fc6f 	bl	8007740 <__lshift>
 8006e62:	4605      	mov	r5, r0
 8006e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d05a      	beq.n	8006f20 <_dtoa_r+0xa18>
 8006e6a:	6869      	ldr	r1, [r5, #4]
 8006e6c:	4658      	mov	r0, fp
 8006e6e:	f000 fa0f 	bl	8007290 <_Balloc>
 8006e72:	4606      	mov	r6, r0
 8006e74:	b928      	cbnz	r0, 8006e82 <_dtoa_r+0x97a>
 8006e76:	4b84      	ldr	r3, [pc, #528]	@ (8007088 <_dtoa_r+0xb80>)
 8006e78:	4602      	mov	r2, r0
 8006e7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006e7e:	f7ff bb5a 	b.w	8006536 <_dtoa_r+0x2e>
 8006e82:	692a      	ldr	r2, [r5, #16]
 8006e84:	3202      	adds	r2, #2
 8006e86:	0092      	lsls	r2, r2, #2
 8006e88:	f105 010c 	add.w	r1, r5, #12
 8006e8c:	300c      	adds	r0, #12
 8006e8e:	f001 ff75 	bl	8008d7c <memcpy>
 8006e92:	2201      	movs	r2, #1
 8006e94:	4631      	mov	r1, r6
 8006e96:	4658      	mov	r0, fp
 8006e98:	f000 fc52 	bl	8007740 <__lshift>
 8006e9c:	f10a 0301 	add.w	r3, sl, #1
 8006ea0:	9307      	str	r3, [sp, #28]
 8006ea2:	9b00      	ldr	r3, [sp, #0]
 8006ea4:	4453      	add	r3, sl
 8006ea6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ea8:	9b02      	ldr	r3, [sp, #8]
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	462f      	mov	r7, r5
 8006eb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006eb2:	4605      	mov	r5, r0
 8006eb4:	9b07      	ldr	r3, [sp, #28]
 8006eb6:	4621      	mov	r1, r4
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	4648      	mov	r0, r9
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	f7ff fa9b 	bl	80063f8 <quorem>
 8006ec2:	4639      	mov	r1, r7
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006eca:	4648      	mov	r0, r9
 8006ecc:	f000 fca4 	bl	8007818 <__mcmp>
 8006ed0:	462a      	mov	r2, r5
 8006ed2:	9008      	str	r0, [sp, #32]
 8006ed4:	4621      	mov	r1, r4
 8006ed6:	4658      	mov	r0, fp
 8006ed8:	f000 fcba 	bl	8007850 <__mdiff>
 8006edc:	68c2      	ldr	r2, [r0, #12]
 8006ede:	4606      	mov	r6, r0
 8006ee0:	bb02      	cbnz	r2, 8006f24 <_dtoa_r+0xa1c>
 8006ee2:	4601      	mov	r1, r0
 8006ee4:	4648      	mov	r0, r9
 8006ee6:	f000 fc97 	bl	8007818 <__mcmp>
 8006eea:	4602      	mov	r2, r0
 8006eec:	4631      	mov	r1, r6
 8006eee:	4658      	mov	r0, fp
 8006ef0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ef2:	f000 fa0d 	bl	8007310 <_Bfree>
 8006ef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006efa:	9e07      	ldr	r6, [sp, #28]
 8006efc:	ea43 0102 	orr.w	r1, r3, r2
 8006f00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f02:	4319      	orrs	r1, r3
 8006f04:	d110      	bne.n	8006f28 <_dtoa_r+0xa20>
 8006f06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f0a:	d029      	beq.n	8006f60 <_dtoa_r+0xa58>
 8006f0c:	9b08      	ldr	r3, [sp, #32]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	dd02      	ble.n	8006f18 <_dtoa_r+0xa10>
 8006f12:	9b02      	ldr	r3, [sp, #8]
 8006f14:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006f18:	9b00      	ldr	r3, [sp, #0]
 8006f1a:	f883 8000 	strb.w	r8, [r3]
 8006f1e:	e63f      	b.n	8006ba0 <_dtoa_r+0x698>
 8006f20:	4628      	mov	r0, r5
 8006f22:	e7bb      	b.n	8006e9c <_dtoa_r+0x994>
 8006f24:	2201      	movs	r2, #1
 8006f26:	e7e1      	b.n	8006eec <_dtoa_r+0x9e4>
 8006f28:	9b08      	ldr	r3, [sp, #32]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	db04      	blt.n	8006f38 <_dtoa_r+0xa30>
 8006f2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f30:	430b      	orrs	r3, r1
 8006f32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f34:	430b      	orrs	r3, r1
 8006f36:	d120      	bne.n	8006f7a <_dtoa_r+0xa72>
 8006f38:	2a00      	cmp	r2, #0
 8006f3a:	dded      	ble.n	8006f18 <_dtoa_r+0xa10>
 8006f3c:	4649      	mov	r1, r9
 8006f3e:	2201      	movs	r2, #1
 8006f40:	4658      	mov	r0, fp
 8006f42:	f000 fbfd 	bl	8007740 <__lshift>
 8006f46:	4621      	mov	r1, r4
 8006f48:	4681      	mov	r9, r0
 8006f4a:	f000 fc65 	bl	8007818 <__mcmp>
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	dc03      	bgt.n	8006f5a <_dtoa_r+0xa52>
 8006f52:	d1e1      	bne.n	8006f18 <_dtoa_r+0xa10>
 8006f54:	f018 0f01 	tst.w	r8, #1
 8006f58:	d0de      	beq.n	8006f18 <_dtoa_r+0xa10>
 8006f5a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f5e:	d1d8      	bne.n	8006f12 <_dtoa_r+0xa0a>
 8006f60:	9a00      	ldr	r2, [sp, #0]
 8006f62:	2339      	movs	r3, #57	@ 0x39
 8006f64:	7013      	strb	r3, [r2, #0]
 8006f66:	4633      	mov	r3, r6
 8006f68:	461e      	mov	r6, r3
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006f70:	2a39      	cmp	r2, #57	@ 0x39
 8006f72:	d052      	beq.n	800701a <_dtoa_r+0xb12>
 8006f74:	3201      	adds	r2, #1
 8006f76:	701a      	strb	r2, [r3, #0]
 8006f78:	e612      	b.n	8006ba0 <_dtoa_r+0x698>
 8006f7a:	2a00      	cmp	r2, #0
 8006f7c:	dd07      	ble.n	8006f8e <_dtoa_r+0xa86>
 8006f7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f82:	d0ed      	beq.n	8006f60 <_dtoa_r+0xa58>
 8006f84:	9a00      	ldr	r2, [sp, #0]
 8006f86:	f108 0301 	add.w	r3, r8, #1
 8006f8a:	7013      	strb	r3, [r2, #0]
 8006f8c:	e608      	b.n	8006ba0 <_dtoa_r+0x698>
 8006f8e:	9b07      	ldr	r3, [sp, #28]
 8006f90:	9a07      	ldr	r2, [sp, #28]
 8006f92:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006f96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d028      	beq.n	8006fee <_dtoa_r+0xae6>
 8006f9c:	4649      	mov	r1, r9
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	220a      	movs	r2, #10
 8006fa2:	4658      	mov	r0, fp
 8006fa4:	f000 f9d6 	bl	8007354 <__multadd>
 8006fa8:	42af      	cmp	r7, r5
 8006faa:	4681      	mov	r9, r0
 8006fac:	f04f 0300 	mov.w	r3, #0
 8006fb0:	f04f 020a 	mov.w	r2, #10
 8006fb4:	4639      	mov	r1, r7
 8006fb6:	4658      	mov	r0, fp
 8006fb8:	d107      	bne.n	8006fca <_dtoa_r+0xac2>
 8006fba:	f000 f9cb 	bl	8007354 <__multadd>
 8006fbe:	4607      	mov	r7, r0
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	9b07      	ldr	r3, [sp, #28]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	9307      	str	r3, [sp, #28]
 8006fc8:	e774      	b.n	8006eb4 <_dtoa_r+0x9ac>
 8006fca:	f000 f9c3 	bl	8007354 <__multadd>
 8006fce:	4629      	mov	r1, r5
 8006fd0:	4607      	mov	r7, r0
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	220a      	movs	r2, #10
 8006fd6:	4658      	mov	r0, fp
 8006fd8:	f000 f9bc 	bl	8007354 <__multadd>
 8006fdc:	4605      	mov	r5, r0
 8006fde:	e7f0      	b.n	8006fc2 <_dtoa_r+0xaba>
 8006fe0:	9b00      	ldr	r3, [sp, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	bfcc      	ite	gt
 8006fe6:	461e      	movgt	r6, r3
 8006fe8:	2601      	movle	r6, #1
 8006fea:	4456      	add	r6, sl
 8006fec:	2700      	movs	r7, #0
 8006fee:	4649      	mov	r1, r9
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	4658      	mov	r0, fp
 8006ff4:	f000 fba4 	bl	8007740 <__lshift>
 8006ff8:	4621      	mov	r1, r4
 8006ffa:	4681      	mov	r9, r0
 8006ffc:	f000 fc0c 	bl	8007818 <__mcmp>
 8007000:	2800      	cmp	r0, #0
 8007002:	dcb0      	bgt.n	8006f66 <_dtoa_r+0xa5e>
 8007004:	d102      	bne.n	800700c <_dtoa_r+0xb04>
 8007006:	f018 0f01 	tst.w	r8, #1
 800700a:	d1ac      	bne.n	8006f66 <_dtoa_r+0xa5e>
 800700c:	4633      	mov	r3, r6
 800700e:	461e      	mov	r6, r3
 8007010:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007014:	2a30      	cmp	r2, #48	@ 0x30
 8007016:	d0fa      	beq.n	800700e <_dtoa_r+0xb06>
 8007018:	e5c2      	b.n	8006ba0 <_dtoa_r+0x698>
 800701a:	459a      	cmp	sl, r3
 800701c:	d1a4      	bne.n	8006f68 <_dtoa_r+0xa60>
 800701e:	9b04      	ldr	r3, [sp, #16]
 8007020:	3301      	adds	r3, #1
 8007022:	9304      	str	r3, [sp, #16]
 8007024:	2331      	movs	r3, #49	@ 0x31
 8007026:	f88a 3000 	strb.w	r3, [sl]
 800702a:	e5b9      	b.n	8006ba0 <_dtoa_r+0x698>
 800702c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800702e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800708c <_dtoa_r+0xb84>
 8007032:	b11b      	cbz	r3, 800703c <_dtoa_r+0xb34>
 8007034:	f10a 0308 	add.w	r3, sl, #8
 8007038:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800703a:	6013      	str	r3, [r2, #0]
 800703c:	4650      	mov	r0, sl
 800703e:	b019      	add	sp, #100	@ 0x64
 8007040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007046:	2b01      	cmp	r3, #1
 8007048:	f77f ae37 	ble.w	8006cba <_dtoa_r+0x7b2>
 800704c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800704e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007050:	2001      	movs	r0, #1
 8007052:	e655      	b.n	8006d00 <_dtoa_r+0x7f8>
 8007054:	9b00      	ldr	r3, [sp, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	f77f aed6 	ble.w	8006e08 <_dtoa_r+0x900>
 800705c:	4656      	mov	r6, sl
 800705e:	4621      	mov	r1, r4
 8007060:	4648      	mov	r0, r9
 8007062:	f7ff f9c9 	bl	80063f8 <quorem>
 8007066:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800706a:	f806 8b01 	strb.w	r8, [r6], #1
 800706e:	9b00      	ldr	r3, [sp, #0]
 8007070:	eba6 020a 	sub.w	r2, r6, sl
 8007074:	4293      	cmp	r3, r2
 8007076:	ddb3      	ble.n	8006fe0 <_dtoa_r+0xad8>
 8007078:	4649      	mov	r1, r9
 800707a:	2300      	movs	r3, #0
 800707c:	220a      	movs	r2, #10
 800707e:	4658      	mov	r0, fp
 8007080:	f000 f968 	bl	8007354 <__multadd>
 8007084:	4681      	mov	r9, r0
 8007086:	e7ea      	b.n	800705e <_dtoa_r+0xb56>
 8007088:	08009bcd 	.word	0x08009bcd
 800708c:	08009b51 	.word	0x08009b51

08007090 <_free_r>:
 8007090:	b538      	push	{r3, r4, r5, lr}
 8007092:	4605      	mov	r5, r0
 8007094:	2900      	cmp	r1, #0
 8007096:	d041      	beq.n	800711c <_free_r+0x8c>
 8007098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800709c:	1f0c      	subs	r4, r1, #4
 800709e:	2b00      	cmp	r3, #0
 80070a0:	bfb8      	it	lt
 80070a2:	18e4      	addlt	r4, r4, r3
 80070a4:	f000 f8e8 	bl	8007278 <__malloc_lock>
 80070a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007120 <_free_r+0x90>)
 80070aa:	6813      	ldr	r3, [r2, #0]
 80070ac:	b933      	cbnz	r3, 80070bc <_free_r+0x2c>
 80070ae:	6063      	str	r3, [r4, #4]
 80070b0:	6014      	str	r4, [r2, #0]
 80070b2:	4628      	mov	r0, r5
 80070b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070b8:	f000 b8e4 	b.w	8007284 <__malloc_unlock>
 80070bc:	42a3      	cmp	r3, r4
 80070be:	d908      	bls.n	80070d2 <_free_r+0x42>
 80070c0:	6820      	ldr	r0, [r4, #0]
 80070c2:	1821      	adds	r1, r4, r0
 80070c4:	428b      	cmp	r3, r1
 80070c6:	bf01      	itttt	eq
 80070c8:	6819      	ldreq	r1, [r3, #0]
 80070ca:	685b      	ldreq	r3, [r3, #4]
 80070cc:	1809      	addeq	r1, r1, r0
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	e7ed      	b.n	80070ae <_free_r+0x1e>
 80070d2:	461a      	mov	r2, r3
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	b10b      	cbz	r3, 80070dc <_free_r+0x4c>
 80070d8:	42a3      	cmp	r3, r4
 80070da:	d9fa      	bls.n	80070d2 <_free_r+0x42>
 80070dc:	6811      	ldr	r1, [r2, #0]
 80070de:	1850      	adds	r0, r2, r1
 80070e0:	42a0      	cmp	r0, r4
 80070e2:	d10b      	bne.n	80070fc <_free_r+0x6c>
 80070e4:	6820      	ldr	r0, [r4, #0]
 80070e6:	4401      	add	r1, r0
 80070e8:	1850      	adds	r0, r2, r1
 80070ea:	4283      	cmp	r3, r0
 80070ec:	6011      	str	r1, [r2, #0]
 80070ee:	d1e0      	bne.n	80070b2 <_free_r+0x22>
 80070f0:	6818      	ldr	r0, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	6053      	str	r3, [r2, #4]
 80070f6:	4408      	add	r0, r1
 80070f8:	6010      	str	r0, [r2, #0]
 80070fa:	e7da      	b.n	80070b2 <_free_r+0x22>
 80070fc:	d902      	bls.n	8007104 <_free_r+0x74>
 80070fe:	230c      	movs	r3, #12
 8007100:	602b      	str	r3, [r5, #0]
 8007102:	e7d6      	b.n	80070b2 <_free_r+0x22>
 8007104:	6820      	ldr	r0, [r4, #0]
 8007106:	1821      	adds	r1, r4, r0
 8007108:	428b      	cmp	r3, r1
 800710a:	bf04      	itt	eq
 800710c:	6819      	ldreq	r1, [r3, #0]
 800710e:	685b      	ldreq	r3, [r3, #4]
 8007110:	6063      	str	r3, [r4, #4]
 8007112:	bf04      	itt	eq
 8007114:	1809      	addeq	r1, r1, r0
 8007116:	6021      	streq	r1, [r4, #0]
 8007118:	6054      	str	r4, [r2, #4]
 800711a:	e7ca      	b.n	80070b2 <_free_r+0x22>
 800711c:	bd38      	pop	{r3, r4, r5, pc}
 800711e:	bf00      	nop
 8007120:	200004f0 	.word	0x200004f0

08007124 <malloc>:
 8007124:	4b02      	ldr	r3, [pc, #8]	@ (8007130 <malloc+0xc>)
 8007126:	4601      	mov	r1, r0
 8007128:	6818      	ldr	r0, [r3, #0]
 800712a:	f000 b825 	b.w	8007178 <_malloc_r>
 800712e:	bf00      	nop
 8007130:	20000018 	.word	0x20000018

08007134 <sbrk_aligned>:
 8007134:	b570      	push	{r4, r5, r6, lr}
 8007136:	4e0f      	ldr	r6, [pc, #60]	@ (8007174 <sbrk_aligned+0x40>)
 8007138:	460c      	mov	r4, r1
 800713a:	6831      	ldr	r1, [r6, #0]
 800713c:	4605      	mov	r5, r0
 800713e:	b911      	cbnz	r1, 8007146 <sbrk_aligned+0x12>
 8007140:	f001 fe0c 	bl	8008d5c <_sbrk_r>
 8007144:	6030      	str	r0, [r6, #0]
 8007146:	4621      	mov	r1, r4
 8007148:	4628      	mov	r0, r5
 800714a:	f001 fe07 	bl	8008d5c <_sbrk_r>
 800714e:	1c43      	adds	r3, r0, #1
 8007150:	d103      	bne.n	800715a <sbrk_aligned+0x26>
 8007152:	f04f 34ff 	mov.w	r4, #4294967295
 8007156:	4620      	mov	r0, r4
 8007158:	bd70      	pop	{r4, r5, r6, pc}
 800715a:	1cc4      	adds	r4, r0, #3
 800715c:	f024 0403 	bic.w	r4, r4, #3
 8007160:	42a0      	cmp	r0, r4
 8007162:	d0f8      	beq.n	8007156 <sbrk_aligned+0x22>
 8007164:	1a21      	subs	r1, r4, r0
 8007166:	4628      	mov	r0, r5
 8007168:	f001 fdf8 	bl	8008d5c <_sbrk_r>
 800716c:	3001      	adds	r0, #1
 800716e:	d1f2      	bne.n	8007156 <sbrk_aligned+0x22>
 8007170:	e7ef      	b.n	8007152 <sbrk_aligned+0x1e>
 8007172:	bf00      	nop
 8007174:	200004ec 	.word	0x200004ec

08007178 <_malloc_r>:
 8007178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800717c:	1ccd      	adds	r5, r1, #3
 800717e:	f025 0503 	bic.w	r5, r5, #3
 8007182:	3508      	adds	r5, #8
 8007184:	2d0c      	cmp	r5, #12
 8007186:	bf38      	it	cc
 8007188:	250c      	movcc	r5, #12
 800718a:	2d00      	cmp	r5, #0
 800718c:	4606      	mov	r6, r0
 800718e:	db01      	blt.n	8007194 <_malloc_r+0x1c>
 8007190:	42a9      	cmp	r1, r5
 8007192:	d904      	bls.n	800719e <_malloc_r+0x26>
 8007194:	230c      	movs	r3, #12
 8007196:	6033      	str	r3, [r6, #0]
 8007198:	2000      	movs	r0, #0
 800719a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007274 <_malloc_r+0xfc>
 80071a2:	f000 f869 	bl	8007278 <__malloc_lock>
 80071a6:	f8d8 3000 	ldr.w	r3, [r8]
 80071aa:	461c      	mov	r4, r3
 80071ac:	bb44      	cbnz	r4, 8007200 <_malloc_r+0x88>
 80071ae:	4629      	mov	r1, r5
 80071b0:	4630      	mov	r0, r6
 80071b2:	f7ff ffbf 	bl	8007134 <sbrk_aligned>
 80071b6:	1c43      	adds	r3, r0, #1
 80071b8:	4604      	mov	r4, r0
 80071ba:	d158      	bne.n	800726e <_malloc_r+0xf6>
 80071bc:	f8d8 4000 	ldr.w	r4, [r8]
 80071c0:	4627      	mov	r7, r4
 80071c2:	2f00      	cmp	r7, #0
 80071c4:	d143      	bne.n	800724e <_malloc_r+0xd6>
 80071c6:	2c00      	cmp	r4, #0
 80071c8:	d04b      	beq.n	8007262 <_malloc_r+0xea>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	4639      	mov	r1, r7
 80071ce:	4630      	mov	r0, r6
 80071d0:	eb04 0903 	add.w	r9, r4, r3
 80071d4:	f001 fdc2 	bl	8008d5c <_sbrk_r>
 80071d8:	4581      	cmp	r9, r0
 80071da:	d142      	bne.n	8007262 <_malloc_r+0xea>
 80071dc:	6821      	ldr	r1, [r4, #0]
 80071de:	1a6d      	subs	r5, r5, r1
 80071e0:	4629      	mov	r1, r5
 80071e2:	4630      	mov	r0, r6
 80071e4:	f7ff ffa6 	bl	8007134 <sbrk_aligned>
 80071e8:	3001      	adds	r0, #1
 80071ea:	d03a      	beq.n	8007262 <_malloc_r+0xea>
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	442b      	add	r3, r5
 80071f0:	6023      	str	r3, [r4, #0]
 80071f2:	f8d8 3000 	ldr.w	r3, [r8]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	bb62      	cbnz	r2, 8007254 <_malloc_r+0xdc>
 80071fa:	f8c8 7000 	str.w	r7, [r8]
 80071fe:	e00f      	b.n	8007220 <_malloc_r+0xa8>
 8007200:	6822      	ldr	r2, [r4, #0]
 8007202:	1b52      	subs	r2, r2, r5
 8007204:	d420      	bmi.n	8007248 <_malloc_r+0xd0>
 8007206:	2a0b      	cmp	r2, #11
 8007208:	d917      	bls.n	800723a <_malloc_r+0xc2>
 800720a:	1961      	adds	r1, r4, r5
 800720c:	42a3      	cmp	r3, r4
 800720e:	6025      	str	r5, [r4, #0]
 8007210:	bf18      	it	ne
 8007212:	6059      	strne	r1, [r3, #4]
 8007214:	6863      	ldr	r3, [r4, #4]
 8007216:	bf08      	it	eq
 8007218:	f8c8 1000 	streq.w	r1, [r8]
 800721c:	5162      	str	r2, [r4, r5]
 800721e:	604b      	str	r3, [r1, #4]
 8007220:	4630      	mov	r0, r6
 8007222:	f000 f82f 	bl	8007284 <__malloc_unlock>
 8007226:	f104 000b 	add.w	r0, r4, #11
 800722a:	1d23      	adds	r3, r4, #4
 800722c:	f020 0007 	bic.w	r0, r0, #7
 8007230:	1ac2      	subs	r2, r0, r3
 8007232:	bf1c      	itt	ne
 8007234:	1a1b      	subne	r3, r3, r0
 8007236:	50a3      	strne	r3, [r4, r2]
 8007238:	e7af      	b.n	800719a <_malloc_r+0x22>
 800723a:	6862      	ldr	r2, [r4, #4]
 800723c:	42a3      	cmp	r3, r4
 800723e:	bf0c      	ite	eq
 8007240:	f8c8 2000 	streq.w	r2, [r8]
 8007244:	605a      	strne	r2, [r3, #4]
 8007246:	e7eb      	b.n	8007220 <_malloc_r+0xa8>
 8007248:	4623      	mov	r3, r4
 800724a:	6864      	ldr	r4, [r4, #4]
 800724c:	e7ae      	b.n	80071ac <_malloc_r+0x34>
 800724e:	463c      	mov	r4, r7
 8007250:	687f      	ldr	r7, [r7, #4]
 8007252:	e7b6      	b.n	80071c2 <_malloc_r+0x4a>
 8007254:	461a      	mov	r2, r3
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	42a3      	cmp	r3, r4
 800725a:	d1fb      	bne.n	8007254 <_malloc_r+0xdc>
 800725c:	2300      	movs	r3, #0
 800725e:	6053      	str	r3, [r2, #4]
 8007260:	e7de      	b.n	8007220 <_malloc_r+0xa8>
 8007262:	230c      	movs	r3, #12
 8007264:	6033      	str	r3, [r6, #0]
 8007266:	4630      	mov	r0, r6
 8007268:	f000 f80c 	bl	8007284 <__malloc_unlock>
 800726c:	e794      	b.n	8007198 <_malloc_r+0x20>
 800726e:	6005      	str	r5, [r0, #0]
 8007270:	e7d6      	b.n	8007220 <_malloc_r+0xa8>
 8007272:	bf00      	nop
 8007274:	200004f0 	.word	0x200004f0

08007278 <__malloc_lock>:
 8007278:	4801      	ldr	r0, [pc, #4]	@ (8007280 <__malloc_lock+0x8>)
 800727a:	f7ff b8b4 	b.w	80063e6 <__retarget_lock_acquire_recursive>
 800727e:	bf00      	nop
 8007280:	200004e8 	.word	0x200004e8

08007284 <__malloc_unlock>:
 8007284:	4801      	ldr	r0, [pc, #4]	@ (800728c <__malloc_unlock+0x8>)
 8007286:	f7ff b8af 	b.w	80063e8 <__retarget_lock_release_recursive>
 800728a:	bf00      	nop
 800728c:	200004e8 	.word	0x200004e8

08007290 <_Balloc>:
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	69c6      	ldr	r6, [r0, #28]
 8007294:	4604      	mov	r4, r0
 8007296:	460d      	mov	r5, r1
 8007298:	b976      	cbnz	r6, 80072b8 <_Balloc+0x28>
 800729a:	2010      	movs	r0, #16
 800729c:	f7ff ff42 	bl	8007124 <malloc>
 80072a0:	4602      	mov	r2, r0
 80072a2:	61e0      	str	r0, [r4, #28]
 80072a4:	b920      	cbnz	r0, 80072b0 <_Balloc+0x20>
 80072a6:	4b18      	ldr	r3, [pc, #96]	@ (8007308 <_Balloc+0x78>)
 80072a8:	4818      	ldr	r0, [pc, #96]	@ (800730c <_Balloc+0x7c>)
 80072aa:	216b      	movs	r1, #107	@ 0x6b
 80072ac:	f001 fd7c 	bl	8008da8 <__assert_func>
 80072b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072b4:	6006      	str	r6, [r0, #0]
 80072b6:	60c6      	str	r6, [r0, #12]
 80072b8:	69e6      	ldr	r6, [r4, #28]
 80072ba:	68f3      	ldr	r3, [r6, #12]
 80072bc:	b183      	cbz	r3, 80072e0 <_Balloc+0x50>
 80072be:	69e3      	ldr	r3, [r4, #28]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80072c6:	b9b8      	cbnz	r0, 80072f8 <_Balloc+0x68>
 80072c8:	2101      	movs	r1, #1
 80072ca:	fa01 f605 	lsl.w	r6, r1, r5
 80072ce:	1d72      	adds	r2, r6, #5
 80072d0:	0092      	lsls	r2, r2, #2
 80072d2:	4620      	mov	r0, r4
 80072d4:	f001 fd86 	bl	8008de4 <_calloc_r>
 80072d8:	b160      	cbz	r0, 80072f4 <_Balloc+0x64>
 80072da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80072de:	e00e      	b.n	80072fe <_Balloc+0x6e>
 80072e0:	2221      	movs	r2, #33	@ 0x21
 80072e2:	2104      	movs	r1, #4
 80072e4:	4620      	mov	r0, r4
 80072e6:	f001 fd7d 	bl	8008de4 <_calloc_r>
 80072ea:	69e3      	ldr	r3, [r4, #28]
 80072ec:	60f0      	str	r0, [r6, #12]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e4      	bne.n	80072be <_Balloc+0x2e>
 80072f4:	2000      	movs	r0, #0
 80072f6:	bd70      	pop	{r4, r5, r6, pc}
 80072f8:	6802      	ldr	r2, [r0, #0]
 80072fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80072fe:	2300      	movs	r3, #0
 8007300:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007304:	e7f7      	b.n	80072f6 <_Balloc+0x66>
 8007306:	bf00      	nop
 8007308:	08009b5e 	.word	0x08009b5e
 800730c:	08009bde 	.word	0x08009bde

08007310 <_Bfree>:
 8007310:	b570      	push	{r4, r5, r6, lr}
 8007312:	69c6      	ldr	r6, [r0, #28]
 8007314:	4605      	mov	r5, r0
 8007316:	460c      	mov	r4, r1
 8007318:	b976      	cbnz	r6, 8007338 <_Bfree+0x28>
 800731a:	2010      	movs	r0, #16
 800731c:	f7ff ff02 	bl	8007124 <malloc>
 8007320:	4602      	mov	r2, r0
 8007322:	61e8      	str	r0, [r5, #28]
 8007324:	b920      	cbnz	r0, 8007330 <_Bfree+0x20>
 8007326:	4b09      	ldr	r3, [pc, #36]	@ (800734c <_Bfree+0x3c>)
 8007328:	4809      	ldr	r0, [pc, #36]	@ (8007350 <_Bfree+0x40>)
 800732a:	218f      	movs	r1, #143	@ 0x8f
 800732c:	f001 fd3c 	bl	8008da8 <__assert_func>
 8007330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007334:	6006      	str	r6, [r0, #0]
 8007336:	60c6      	str	r6, [r0, #12]
 8007338:	b13c      	cbz	r4, 800734a <_Bfree+0x3a>
 800733a:	69eb      	ldr	r3, [r5, #28]
 800733c:	6862      	ldr	r2, [r4, #4]
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007344:	6021      	str	r1, [r4, #0]
 8007346:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800734a:	bd70      	pop	{r4, r5, r6, pc}
 800734c:	08009b5e 	.word	0x08009b5e
 8007350:	08009bde 	.word	0x08009bde

08007354 <__multadd>:
 8007354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007358:	690d      	ldr	r5, [r1, #16]
 800735a:	4607      	mov	r7, r0
 800735c:	460c      	mov	r4, r1
 800735e:	461e      	mov	r6, r3
 8007360:	f101 0c14 	add.w	ip, r1, #20
 8007364:	2000      	movs	r0, #0
 8007366:	f8dc 3000 	ldr.w	r3, [ip]
 800736a:	b299      	uxth	r1, r3
 800736c:	fb02 6101 	mla	r1, r2, r1, r6
 8007370:	0c1e      	lsrs	r6, r3, #16
 8007372:	0c0b      	lsrs	r3, r1, #16
 8007374:	fb02 3306 	mla	r3, r2, r6, r3
 8007378:	b289      	uxth	r1, r1
 800737a:	3001      	adds	r0, #1
 800737c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007380:	4285      	cmp	r5, r0
 8007382:	f84c 1b04 	str.w	r1, [ip], #4
 8007386:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800738a:	dcec      	bgt.n	8007366 <__multadd+0x12>
 800738c:	b30e      	cbz	r6, 80073d2 <__multadd+0x7e>
 800738e:	68a3      	ldr	r3, [r4, #8]
 8007390:	42ab      	cmp	r3, r5
 8007392:	dc19      	bgt.n	80073c8 <__multadd+0x74>
 8007394:	6861      	ldr	r1, [r4, #4]
 8007396:	4638      	mov	r0, r7
 8007398:	3101      	adds	r1, #1
 800739a:	f7ff ff79 	bl	8007290 <_Balloc>
 800739e:	4680      	mov	r8, r0
 80073a0:	b928      	cbnz	r0, 80073ae <__multadd+0x5a>
 80073a2:	4602      	mov	r2, r0
 80073a4:	4b0c      	ldr	r3, [pc, #48]	@ (80073d8 <__multadd+0x84>)
 80073a6:	480d      	ldr	r0, [pc, #52]	@ (80073dc <__multadd+0x88>)
 80073a8:	21ba      	movs	r1, #186	@ 0xba
 80073aa:	f001 fcfd 	bl	8008da8 <__assert_func>
 80073ae:	6922      	ldr	r2, [r4, #16]
 80073b0:	3202      	adds	r2, #2
 80073b2:	f104 010c 	add.w	r1, r4, #12
 80073b6:	0092      	lsls	r2, r2, #2
 80073b8:	300c      	adds	r0, #12
 80073ba:	f001 fcdf 	bl	8008d7c <memcpy>
 80073be:	4621      	mov	r1, r4
 80073c0:	4638      	mov	r0, r7
 80073c2:	f7ff ffa5 	bl	8007310 <_Bfree>
 80073c6:	4644      	mov	r4, r8
 80073c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80073cc:	3501      	adds	r5, #1
 80073ce:	615e      	str	r6, [r3, #20]
 80073d0:	6125      	str	r5, [r4, #16]
 80073d2:	4620      	mov	r0, r4
 80073d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073d8:	08009bcd 	.word	0x08009bcd
 80073dc:	08009bde 	.word	0x08009bde

080073e0 <__s2b>:
 80073e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073e4:	460c      	mov	r4, r1
 80073e6:	4615      	mov	r5, r2
 80073e8:	461f      	mov	r7, r3
 80073ea:	2209      	movs	r2, #9
 80073ec:	3308      	adds	r3, #8
 80073ee:	4606      	mov	r6, r0
 80073f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80073f4:	2100      	movs	r1, #0
 80073f6:	2201      	movs	r2, #1
 80073f8:	429a      	cmp	r2, r3
 80073fa:	db09      	blt.n	8007410 <__s2b+0x30>
 80073fc:	4630      	mov	r0, r6
 80073fe:	f7ff ff47 	bl	8007290 <_Balloc>
 8007402:	b940      	cbnz	r0, 8007416 <__s2b+0x36>
 8007404:	4602      	mov	r2, r0
 8007406:	4b19      	ldr	r3, [pc, #100]	@ (800746c <__s2b+0x8c>)
 8007408:	4819      	ldr	r0, [pc, #100]	@ (8007470 <__s2b+0x90>)
 800740a:	21d3      	movs	r1, #211	@ 0xd3
 800740c:	f001 fccc 	bl	8008da8 <__assert_func>
 8007410:	0052      	lsls	r2, r2, #1
 8007412:	3101      	adds	r1, #1
 8007414:	e7f0      	b.n	80073f8 <__s2b+0x18>
 8007416:	9b08      	ldr	r3, [sp, #32]
 8007418:	6143      	str	r3, [r0, #20]
 800741a:	2d09      	cmp	r5, #9
 800741c:	f04f 0301 	mov.w	r3, #1
 8007420:	6103      	str	r3, [r0, #16]
 8007422:	dd16      	ble.n	8007452 <__s2b+0x72>
 8007424:	f104 0909 	add.w	r9, r4, #9
 8007428:	46c8      	mov	r8, r9
 800742a:	442c      	add	r4, r5
 800742c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007430:	4601      	mov	r1, r0
 8007432:	3b30      	subs	r3, #48	@ 0x30
 8007434:	220a      	movs	r2, #10
 8007436:	4630      	mov	r0, r6
 8007438:	f7ff ff8c 	bl	8007354 <__multadd>
 800743c:	45a0      	cmp	r8, r4
 800743e:	d1f5      	bne.n	800742c <__s2b+0x4c>
 8007440:	f1a5 0408 	sub.w	r4, r5, #8
 8007444:	444c      	add	r4, r9
 8007446:	1b2d      	subs	r5, r5, r4
 8007448:	1963      	adds	r3, r4, r5
 800744a:	42bb      	cmp	r3, r7
 800744c:	db04      	blt.n	8007458 <__s2b+0x78>
 800744e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007452:	340a      	adds	r4, #10
 8007454:	2509      	movs	r5, #9
 8007456:	e7f6      	b.n	8007446 <__s2b+0x66>
 8007458:	f814 3b01 	ldrb.w	r3, [r4], #1
 800745c:	4601      	mov	r1, r0
 800745e:	3b30      	subs	r3, #48	@ 0x30
 8007460:	220a      	movs	r2, #10
 8007462:	4630      	mov	r0, r6
 8007464:	f7ff ff76 	bl	8007354 <__multadd>
 8007468:	e7ee      	b.n	8007448 <__s2b+0x68>
 800746a:	bf00      	nop
 800746c:	08009bcd 	.word	0x08009bcd
 8007470:	08009bde 	.word	0x08009bde

08007474 <__hi0bits>:
 8007474:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007478:	4603      	mov	r3, r0
 800747a:	bf36      	itet	cc
 800747c:	0403      	lslcc	r3, r0, #16
 800747e:	2000      	movcs	r0, #0
 8007480:	2010      	movcc	r0, #16
 8007482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007486:	bf3c      	itt	cc
 8007488:	021b      	lslcc	r3, r3, #8
 800748a:	3008      	addcc	r0, #8
 800748c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007490:	bf3c      	itt	cc
 8007492:	011b      	lslcc	r3, r3, #4
 8007494:	3004      	addcc	r0, #4
 8007496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800749a:	bf3c      	itt	cc
 800749c:	009b      	lslcc	r3, r3, #2
 800749e:	3002      	addcc	r0, #2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	db05      	blt.n	80074b0 <__hi0bits+0x3c>
 80074a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80074a8:	f100 0001 	add.w	r0, r0, #1
 80074ac:	bf08      	it	eq
 80074ae:	2020      	moveq	r0, #32
 80074b0:	4770      	bx	lr

080074b2 <__lo0bits>:
 80074b2:	6803      	ldr	r3, [r0, #0]
 80074b4:	4602      	mov	r2, r0
 80074b6:	f013 0007 	ands.w	r0, r3, #7
 80074ba:	d00b      	beq.n	80074d4 <__lo0bits+0x22>
 80074bc:	07d9      	lsls	r1, r3, #31
 80074be:	d421      	bmi.n	8007504 <__lo0bits+0x52>
 80074c0:	0798      	lsls	r0, r3, #30
 80074c2:	bf49      	itett	mi
 80074c4:	085b      	lsrmi	r3, r3, #1
 80074c6:	089b      	lsrpl	r3, r3, #2
 80074c8:	2001      	movmi	r0, #1
 80074ca:	6013      	strmi	r3, [r2, #0]
 80074cc:	bf5c      	itt	pl
 80074ce:	6013      	strpl	r3, [r2, #0]
 80074d0:	2002      	movpl	r0, #2
 80074d2:	4770      	bx	lr
 80074d4:	b299      	uxth	r1, r3
 80074d6:	b909      	cbnz	r1, 80074dc <__lo0bits+0x2a>
 80074d8:	0c1b      	lsrs	r3, r3, #16
 80074da:	2010      	movs	r0, #16
 80074dc:	b2d9      	uxtb	r1, r3
 80074de:	b909      	cbnz	r1, 80074e4 <__lo0bits+0x32>
 80074e0:	3008      	adds	r0, #8
 80074e2:	0a1b      	lsrs	r3, r3, #8
 80074e4:	0719      	lsls	r1, r3, #28
 80074e6:	bf04      	itt	eq
 80074e8:	091b      	lsreq	r3, r3, #4
 80074ea:	3004      	addeq	r0, #4
 80074ec:	0799      	lsls	r1, r3, #30
 80074ee:	bf04      	itt	eq
 80074f0:	089b      	lsreq	r3, r3, #2
 80074f2:	3002      	addeq	r0, #2
 80074f4:	07d9      	lsls	r1, r3, #31
 80074f6:	d403      	bmi.n	8007500 <__lo0bits+0x4e>
 80074f8:	085b      	lsrs	r3, r3, #1
 80074fa:	f100 0001 	add.w	r0, r0, #1
 80074fe:	d003      	beq.n	8007508 <__lo0bits+0x56>
 8007500:	6013      	str	r3, [r2, #0]
 8007502:	4770      	bx	lr
 8007504:	2000      	movs	r0, #0
 8007506:	4770      	bx	lr
 8007508:	2020      	movs	r0, #32
 800750a:	4770      	bx	lr

0800750c <__i2b>:
 800750c:	b510      	push	{r4, lr}
 800750e:	460c      	mov	r4, r1
 8007510:	2101      	movs	r1, #1
 8007512:	f7ff febd 	bl	8007290 <_Balloc>
 8007516:	4602      	mov	r2, r0
 8007518:	b928      	cbnz	r0, 8007526 <__i2b+0x1a>
 800751a:	4b05      	ldr	r3, [pc, #20]	@ (8007530 <__i2b+0x24>)
 800751c:	4805      	ldr	r0, [pc, #20]	@ (8007534 <__i2b+0x28>)
 800751e:	f240 1145 	movw	r1, #325	@ 0x145
 8007522:	f001 fc41 	bl	8008da8 <__assert_func>
 8007526:	2301      	movs	r3, #1
 8007528:	6144      	str	r4, [r0, #20]
 800752a:	6103      	str	r3, [r0, #16]
 800752c:	bd10      	pop	{r4, pc}
 800752e:	bf00      	nop
 8007530:	08009bcd 	.word	0x08009bcd
 8007534:	08009bde 	.word	0x08009bde

08007538 <__multiply>:
 8007538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800753c:	4614      	mov	r4, r2
 800753e:	690a      	ldr	r2, [r1, #16]
 8007540:	6923      	ldr	r3, [r4, #16]
 8007542:	429a      	cmp	r2, r3
 8007544:	bfa8      	it	ge
 8007546:	4623      	movge	r3, r4
 8007548:	460f      	mov	r7, r1
 800754a:	bfa4      	itt	ge
 800754c:	460c      	movge	r4, r1
 800754e:	461f      	movge	r7, r3
 8007550:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007554:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007558:	68a3      	ldr	r3, [r4, #8]
 800755a:	6861      	ldr	r1, [r4, #4]
 800755c:	eb0a 0609 	add.w	r6, sl, r9
 8007560:	42b3      	cmp	r3, r6
 8007562:	b085      	sub	sp, #20
 8007564:	bfb8      	it	lt
 8007566:	3101      	addlt	r1, #1
 8007568:	f7ff fe92 	bl	8007290 <_Balloc>
 800756c:	b930      	cbnz	r0, 800757c <__multiply+0x44>
 800756e:	4602      	mov	r2, r0
 8007570:	4b44      	ldr	r3, [pc, #272]	@ (8007684 <__multiply+0x14c>)
 8007572:	4845      	ldr	r0, [pc, #276]	@ (8007688 <__multiply+0x150>)
 8007574:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007578:	f001 fc16 	bl	8008da8 <__assert_func>
 800757c:	f100 0514 	add.w	r5, r0, #20
 8007580:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007584:	462b      	mov	r3, r5
 8007586:	2200      	movs	r2, #0
 8007588:	4543      	cmp	r3, r8
 800758a:	d321      	bcc.n	80075d0 <__multiply+0x98>
 800758c:	f107 0114 	add.w	r1, r7, #20
 8007590:	f104 0214 	add.w	r2, r4, #20
 8007594:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007598:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800759c:	9302      	str	r3, [sp, #8]
 800759e:	1b13      	subs	r3, r2, r4
 80075a0:	3b15      	subs	r3, #21
 80075a2:	f023 0303 	bic.w	r3, r3, #3
 80075a6:	3304      	adds	r3, #4
 80075a8:	f104 0715 	add.w	r7, r4, #21
 80075ac:	42ba      	cmp	r2, r7
 80075ae:	bf38      	it	cc
 80075b0:	2304      	movcc	r3, #4
 80075b2:	9301      	str	r3, [sp, #4]
 80075b4:	9b02      	ldr	r3, [sp, #8]
 80075b6:	9103      	str	r1, [sp, #12]
 80075b8:	428b      	cmp	r3, r1
 80075ba:	d80c      	bhi.n	80075d6 <__multiply+0x9e>
 80075bc:	2e00      	cmp	r6, #0
 80075be:	dd03      	ble.n	80075c8 <__multiply+0x90>
 80075c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d05b      	beq.n	8007680 <__multiply+0x148>
 80075c8:	6106      	str	r6, [r0, #16]
 80075ca:	b005      	add	sp, #20
 80075cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075d0:	f843 2b04 	str.w	r2, [r3], #4
 80075d4:	e7d8      	b.n	8007588 <__multiply+0x50>
 80075d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80075da:	f1ba 0f00 	cmp.w	sl, #0
 80075de:	d024      	beq.n	800762a <__multiply+0xf2>
 80075e0:	f104 0e14 	add.w	lr, r4, #20
 80075e4:	46a9      	mov	r9, r5
 80075e6:	f04f 0c00 	mov.w	ip, #0
 80075ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 80075ee:	f8d9 3000 	ldr.w	r3, [r9]
 80075f2:	fa1f fb87 	uxth.w	fp, r7
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80075fc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007600:	f8d9 7000 	ldr.w	r7, [r9]
 8007604:	4463      	add	r3, ip
 8007606:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800760a:	fb0a c70b 	mla	r7, sl, fp, ip
 800760e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007612:	b29b      	uxth	r3, r3
 8007614:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007618:	4572      	cmp	r2, lr
 800761a:	f849 3b04 	str.w	r3, [r9], #4
 800761e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007622:	d8e2      	bhi.n	80075ea <__multiply+0xb2>
 8007624:	9b01      	ldr	r3, [sp, #4]
 8007626:	f845 c003 	str.w	ip, [r5, r3]
 800762a:	9b03      	ldr	r3, [sp, #12]
 800762c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007630:	3104      	adds	r1, #4
 8007632:	f1b9 0f00 	cmp.w	r9, #0
 8007636:	d021      	beq.n	800767c <__multiply+0x144>
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	f104 0c14 	add.w	ip, r4, #20
 800763e:	46ae      	mov	lr, r5
 8007640:	f04f 0a00 	mov.w	sl, #0
 8007644:	f8bc b000 	ldrh.w	fp, [ip]
 8007648:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800764c:	fb09 770b 	mla	r7, r9, fp, r7
 8007650:	4457      	add	r7, sl
 8007652:	b29b      	uxth	r3, r3
 8007654:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007658:	f84e 3b04 	str.w	r3, [lr], #4
 800765c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007660:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007664:	f8be 3000 	ldrh.w	r3, [lr]
 8007668:	fb09 330a 	mla	r3, r9, sl, r3
 800766c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007670:	4562      	cmp	r2, ip
 8007672:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007676:	d8e5      	bhi.n	8007644 <__multiply+0x10c>
 8007678:	9f01      	ldr	r7, [sp, #4]
 800767a:	51eb      	str	r3, [r5, r7]
 800767c:	3504      	adds	r5, #4
 800767e:	e799      	b.n	80075b4 <__multiply+0x7c>
 8007680:	3e01      	subs	r6, #1
 8007682:	e79b      	b.n	80075bc <__multiply+0x84>
 8007684:	08009bcd 	.word	0x08009bcd
 8007688:	08009bde 	.word	0x08009bde

0800768c <__pow5mult>:
 800768c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007690:	4615      	mov	r5, r2
 8007692:	f012 0203 	ands.w	r2, r2, #3
 8007696:	4607      	mov	r7, r0
 8007698:	460e      	mov	r6, r1
 800769a:	d007      	beq.n	80076ac <__pow5mult+0x20>
 800769c:	4c25      	ldr	r4, [pc, #148]	@ (8007734 <__pow5mult+0xa8>)
 800769e:	3a01      	subs	r2, #1
 80076a0:	2300      	movs	r3, #0
 80076a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80076a6:	f7ff fe55 	bl	8007354 <__multadd>
 80076aa:	4606      	mov	r6, r0
 80076ac:	10ad      	asrs	r5, r5, #2
 80076ae:	d03d      	beq.n	800772c <__pow5mult+0xa0>
 80076b0:	69fc      	ldr	r4, [r7, #28]
 80076b2:	b97c      	cbnz	r4, 80076d4 <__pow5mult+0x48>
 80076b4:	2010      	movs	r0, #16
 80076b6:	f7ff fd35 	bl	8007124 <malloc>
 80076ba:	4602      	mov	r2, r0
 80076bc:	61f8      	str	r0, [r7, #28]
 80076be:	b928      	cbnz	r0, 80076cc <__pow5mult+0x40>
 80076c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007738 <__pow5mult+0xac>)
 80076c2:	481e      	ldr	r0, [pc, #120]	@ (800773c <__pow5mult+0xb0>)
 80076c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80076c8:	f001 fb6e 	bl	8008da8 <__assert_func>
 80076cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076d0:	6004      	str	r4, [r0, #0]
 80076d2:	60c4      	str	r4, [r0, #12]
 80076d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80076d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076dc:	b94c      	cbnz	r4, 80076f2 <__pow5mult+0x66>
 80076de:	f240 2171 	movw	r1, #625	@ 0x271
 80076e2:	4638      	mov	r0, r7
 80076e4:	f7ff ff12 	bl	800750c <__i2b>
 80076e8:	2300      	movs	r3, #0
 80076ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80076ee:	4604      	mov	r4, r0
 80076f0:	6003      	str	r3, [r0, #0]
 80076f2:	f04f 0900 	mov.w	r9, #0
 80076f6:	07eb      	lsls	r3, r5, #31
 80076f8:	d50a      	bpl.n	8007710 <__pow5mult+0x84>
 80076fa:	4631      	mov	r1, r6
 80076fc:	4622      	mov	r2, r4
 80076fe:	4638      	mov	r0, r7
 8007700:	f7ff ff1a 	bl	8007538 <__multiply>
 8007704:	4631      	mov	r1, r6
 8007706:	4680      	mov	r8, r0
 8007708:	4638      	mov	r0, r7
 800770a:	f7ff fe01 	bl	8007310 <_Bfree>
 800770e:	4646      	mov	r6, r8
 8007710:	106d      	asrs	r5, r5, #1
 8007712:	d00b      	beq.n	800772c <__pow5mult+0xa0>
 8007714:	6820      	ldr	r0, [r4, #0]
 8007716:	b938      	cbnz	r0, 8007728 <__pow5mult+0x9c>
 8007718:	4622      	mov	r2, r4
 800771a:	4621      	mov	r1, r4
 800771c:	4638      	mov	r0, r7
 800771e:	f7ff ff0b 	bl	8007538 <__multiply>
 8007722:	6020      	str	r0, [r4, #0]
 8007724:	f8c0 9000 	str.w	r9, [r0]
 8007728:	4604      	mov	r4, r0
 800772a:	e7e4      	b.n	80076f6 <__pow5mult+0x6a>
 800772c:	4630      	mov	r0, r6
 800772e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007732:	bf00      	nop
 8007734:	08009c38 	.word	0x08009c38
 8007738:	08009b5e 	.word	0x08009b5e
 800773c:	08009bde 	.word	0x08009bde

08007740 <__lshift>:
 8007740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007744:	460c      	mov	r4, r1
 8007746:	6849      	ldr	r1, [r1, #4]
 8007748:	6923      	ldr	r3, [r4, #16]
 800774a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800774e:	68a3      	ldr	r3, [r4, #8]
 8007750:	4607      	mov	r7, r0
 8007752:	4691      	mov	r9, r2
 8007754:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007758:	f108 0601 	add.w	r6, r8, #1
 800775c:	42b3      	cmp	r3, r6
 800775e:	db0b      	blt.n	8007778 <__lshift+0x38>
 8007760:	4638      	mov	r0, r7
 8007762:	f7ff fd95 	bl	8007290 <_Balloc>
 8007766:	4605      	mov	r5, r0
 8007768:	b948      	cbnz	r0, 800777e <__lshift+0x3e>
 800776a:	4602      	mov	r2, r0
 800776c:	4b28      	ldr	r3, [pc, #160]	@ (8007810 <__lshift+0xd0>)
 800776e:	4829      	ldr	r0, [pc, #164]	@ (8007814 <__lshift+0xd4>)
 8007770:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007774:	f001 fb18 	bl	8008da8 <__assert_func>
 8007778:	3101      	adds	r1, #1
 800777a:	005b      	lsls	r3, r3, #1
 800777c:	e7ee      	b.n	800775c <__lshift+0x1c>
 800777e:	2300      	movs	r3, #0
 8007780:	f100 0114 	add.w	r1, r0, #20
 8007784:	f100 0210 	add.w	r2, r0, #16
 8007788:	4618      	mov	r0, r3
 800778a:	4553      	cmp	r3, sl
 800778c:	db33      	blt.n	80077f6 <__lshift+0xb6>
 800778e:	6920      	ldr	r0, [r4, #16]
 8007790:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007794:	f104 0314 	add.w	r3, r4, #20
 8007798:	f019 091f 	ands.w	r9, r9, #31
 800779c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80077a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80077a4:	d02b      	beq.n	80077fe <__lshift+0xbe>
 80077a6:	f1c9 0e20 	rsb	lr, r9, #32
 80077aa:	468a      	mov	sl, r1
 80077ac:	2200      	movs	r2, #0
 80077ae:	6818      	ldr	r0, [r3, #0]
 80077b0:	fa00 f009 	lsl.w	r0, r0, r9
 80077b4:	4310      	orrs	r0, r2
 80077b6:	f84a 0b04 	str.w	r0, [sl], #4
 80077ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80077be:	459c      	cmp	ip, r3
 80077c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80077c4:	d8f3      	bhi.n	80077ae <__lshift+0x6e>
 80077c6:	ebac 0304 	sub.w	r3, ip, r4
 80077ca:	3b15      	subs	r3, #21
 80077cc:	f023 0303 	bic.w	r3, r3, #3
 80077d0:	3304      	adds	r3, #4
 80077d2:	f104 0015 	add.w	r0, r4, #21
 80077d6:	4584      	cmp	ip, r0
 80077d8:	bf38      	it	cc
 80077da:	2304      	movcc	r3, #4
 80077dc:	50ca      	str	r2, [r1, r3]
 80077de:	b10a      	cbz	r2, 80077e4 <__lshift+0xa4>
 80077e0:	f108 0602 	add.w	r6, r8, #2
 80077e4:	3e01      	subs	r6, #1
 80077e6:	4638      	mov	r0, r7
 80077e8:	612e      	str	r6, [r5, #16]
 80077ea:	4621      	mov	r1, r4
 80077ec:	f7ff fd90 	bl	8007310 <_Bfree>
 80077f0:	4628      	mov	r0, r5
 80077f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80077fa:	3301      	adds	r3, #1
 80077fc:	e7c5      	b.n	800778a <__lshift+0x4a>
 80077fe:	3904      	subs	r1, #4
 8007800:	f853 2b04 	ldr.w	r2, [r3], #4
 8007804:	f841 2f04 	str.w	r2, [r1, #4]!
 8007808:	459c      	cmp	ip, r3
 800780a:	d8f9      	bhi.n	8007800 <__lshift+0xc0>
 800780c:	e7ea      	b.n	80077e4 <__lshift+0xa4>
 800780e:	bf00      	nop
 8007810:	08009bcd 	.word	0x08009bcd
 8007814:	08009bde 	.word	0x08009bde

08007818 <__mcmp>:
 8007818:	690a      	ldr	r2, [r1, #16]
 800781a:	4603      	mov	r3, r0
 800781c:	6900      	ldr	r0, [r0, #16]
 800781e:	1a80      	subs	r0, r0, r2
 8007820:	b530      	push	{r4, r5, lr}
 8007822:	d10e      	bne.n	8007842 <__mcmp+0x2a>
 8007824:	3314      	adds	r3, #20
 8007826:	3114      	adds	r1, #20
 8007828:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800782c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007830:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007834:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007838:	4295      	cmp	r5, r2
 800783a:	d003      	beq.n	8007844 <__mcmp+0x2c>
 800783c:	d205      	bcs.n	800784a <__mcmp+0x32>
 800783e:	f04f 30ff 	mov.w	r0, #4294967295
 8007842:	bd30      	pop	{r4, r5, pc}
 8007844:	42a3      	cmp	r3, r4
 8007846:	d3f3      	bcc.n	8007830 <__mcmp+0x18>
 8007848:	e7fb      	b.n	8007842 <__mcmp+0x2a>
 800784a:	2001      	movs	r0, #1
 800784c:	e7f9      	b.n	8007842 <__mcmp+0x2a>
	...

08007850 <__mdiff>:
 8007850:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007854:	4689      	mov	r9, r1
 8007856:	4606      	mov	r6, r0
 8007858:	4611      	mov	r1, r2
 800785a:	4648      	mov	r0, r9
 800785c:	4614      	mov	r4, r2
 800785e:	f7ff ffdb 	bl	8007818 <__mcmp>
 8007862:	1e05      	subs	r5, r0, #0
 8007864:	d112      	bne.n	800788c <__mdiff+0x3c>
 8007866:	4629      	mov	r1, r5
 8007868:	4630      	mov	r0, r6
 800786a:	f7ff fd11 	bl	8007290 <_Balloc>
 800786e:	4602      	mov	r2, r0
 8007870:	b928      	cbnz	r0, 800787e <__mdiff+0x2e>
 8007872:	4b3f      	ldr	r3, [pc, #252]	@ (8007970 <__mdiff+0x120>)
 8007874:	f240 2137 	movw	r1, #567	@ 0x237
 8007878:	483e      	ldr	r0, [pc, #248]	@ (8007974 <__mdiff+0x124>)
 800787a:	f001 fa95 	bl	8008da8 <__assert_func>
 800787e:	2301      	movs	r3, #1
 8007880:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007884:	4610      	mov	r0, r2
 8007886:	b003      	add	sp, #12
 8007888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788c:	bfbc      	itt	lt
 800788e:	464b      	movlt	r3, r9
 8007890:	46a1      	movlt	r9, r4
 8007892:	4630      	mov	r0, r6
 8007894:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007898:	bfba      	itte	lt
 800789a:	461c      	movlt	r4, r3
 800789c:	2501      	movlt	r5, #1
 800789e:	2500      	movge	r5, #0
 80078a0:	f7ff fcf6 	bl	8007290 <_Balloc>
 80078a4:	4602      	mov	r2, r0
 80078a6:	b918      	cbnz	r0, 80078b0 <__mdiff+0x60>
 80078a8:	4b31      	ldr	r3, [pc, #196]	@ (8007970 <__mdiff+0x120>)
 80078aa:	f240 2145 	movw	r1, #581	@ 0x245
 80078ae:	e7e3      	b.n	8007878 <__mdiff+0x28>
 80078b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80078b4:	6926      	ldr	r6, [r4, #16]
 80078b6:	60c5      	str	r5, [r0, #12]
 80078b8:	f109 0310 	add.w	r3, r9, #16
 80078bc:	f109 0514 	add.w	r5, r9, #20
 80078c0:	f104 0e14 	add.w	lr, r4, #20
 80078c4:	f100 0b14 	add.w	fp, r0, #20
 80078c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80078cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80078d0:	9301      	str	r3, [sp, #4]
 80078d2:	46d9      	mov	r9, fp
 80078d4:	f04f 0c00 	mov.w	ip, #0
 80078d8:	9b01      	ldr	r3, [sp, #4]
 80078da:	f85e 0b04 	ldr.w	r0, [lr], #4
 80078de:	f853 af04 	ldr.w	sl, [r3, #4]!
 80078e2:	9301      	str	r3, [sp, #4]
 80078e4:	fa1f f38a 	uxth.w	r3, sl
 80078e8:	4619      	mov	r1, r3
 80078ea:	b283      	uxth	r3, r0
 80078ec:	1acb      	subs	r3, r1, r3
 80078ee:	0c00      	lsrs	r0, r0, #16
 80078f0:	4463      	add	r3, ip
 80078f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80078f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007900:	4576      	cmp	r6, lr
 8007902:	f849 3b04 	str.w	r3, [r9], #4
 8007906:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800790a:	d8e5      	bhi.n	80078d8 <__mdiff+0x88>
 800790c:	1b33      	subs	r3, r6, r4
 800790e:	3b15      	subs	r3, #21
 8007910:	f023 0303 	bic.w	r3, r3, #3
 8007914:	3415      	adds	r4, #21
 8007916:	3304      	adds	r3, #4
 8007918:	42a6      	cmp	r6, r4
 800791a:	bf38      	it	cc
 800791c:	2304      	movcc	r3, #4
 800791e:	441d      	add	r5, r3
 8007920:	445b      	add	r3, fp
 8007922:	461e      	mov	r6, r3
 8007924:	462c      	mov	r4, r5
 8007926:	4544      	cmp	r4, r8
 8007928:	d30e      	bcc.n	8007948 <__mdiff+0xf8>
 800792a:	f108 0103 	add.w	r1, r8, #3
 800792e:	1b49      	subs	r1, r1, r5
 8007930:	f021 0103 	bic.w	r1, r1, #3
 8007934:	3d03      	subs	r5, #3
 8007936:	45a8      	cmp	r8, r5
 8007938:	bf38      	it	cc
 800793a:	2100      	movcc	r1, #0
 800793c:	440b      	add	r3, r1
 800793e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007942:	b191      	cbz	r1, 800796a <__mdiff+0x11a>
 8007944:	6117      	str	r7, [r2, #16]
 8007946:	e79d      	b.n	8007884 <__mdiff+0x34>
 8007948:	f854 1b04 	ldr.w	r1, [r4], #4
 800794c:	46e6      	mov	lr, ip
 800794e:	0c08      	lsrs	r0, r1, #16
 8007950:	fa1c fc81 	uxtah	ip, ip, r1
 8007954:	4471      	add	r1, lr
 8007956:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800795a:	b289      	uxth	r1, r1
 800795c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007960:	f846 1b04 	str.w	r1, [r6], #4
 8007964:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007968:	e7dd      	b.n	8007926 <__mdiff+0xd6>
 800796a:	3f01      	subs	r7, #1
 800796c:	e7e7      	b.n	800793e <__mdiff+0xee>
 800796e:	bf00      	nop
 8007970:	08009bcd 	.word	0x08009bcd
 8007974:	08009bde 	.word	0x08009bde

08007978 <__ulp>:
 8007978:	b082      	sub	sp, #8
 800797a:	ed8d 0b00 	vstr	d0, [sp]
 800797e:	9a01      	ldr	r2, [sp, #4]
 8007980:	4b0f      	ldr	r3, [pc, #60]	@ (80079c0 <__ulp+0x48>)
 8007982:	4013      	ands	r3, r2
 8007984:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007988:	2b00      	cmp	r3, #0
 800798a:	dc08      	bgt.n	800799e <__ulp+0x26>
 800798c:	425b      	negs	r3, r3
 800798e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007992:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007996:	da04      	bge.n	80079a2 <__ulp+0x2a>
 8007998:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800799c:	4113      	asrs	r3, r2
 800799e:	2200      	movs	r2, #0
 80079a0:	e008      	b.n	80079b4 <__ulp+0x3c>
 80079a2:	f1a2 0314 	sub.w	r3, r2, #20
 80079a6:	2b1e      	cmp	r3, #30
 80079a8:	bfda      	itte	le
 80079aa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80079ae:	40da      	lsrle	r2, r3
 80079b0:	2201      	movgt	r2, #1
 80079b2:	2300      	movs	r3, #0
 80079b4:	4619      	mov	r1, r3
 80079b6:	4610      	mov	r0, r2
 80079b8:	ec41 0b10 	vmov	d0, r0, r1
 80079bc:	b002      	add	sp, #8
 80079be:	4770      	bx	lr
 80079c0:	7ff00000 	.word	0x7ff00000

080079c4 <__b2d>:
 80079c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079c8:	6906      	ldr	r6, [r0, #16]
 80079ca:	f100 0814 	add.w	r8, r0, #20
 80079ce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80079d2:	1f37      	subs	r7, r6, #4
 80079d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80079d8:	4610      	mov	r0, r2
 80079da:	f7ff fd4b 	bl	8007474 <__hi0bits>
 80079de:	f1c0 0320 	rsb	r3, r0, #32
 80079e2:	280a      	cmp	r0, #10
 80079e4:	600b      	str	r3, [r1, #0]
 80079e6:	491b      	ldr	r1, [pc, #108]	@ (8007a54 <__b2d+0x90>)
 80079e8:	dc15      	bgt.n	8007a16 <__b2d+0x52>
 80079ea:	f1c0 0c0b 	rsb	ip, r0, #11
 80079ee:	fa22 f30c 	lsr.w	r3, r2, ip
 80079f2:	45b8      	cmp	r8, r7
 80079f4:	ea43 0501 	orr.w	r5, r3, r1
 80079f8:	bf34      	ite	cc
 80079fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80079fe:	2300      	movcs	r3, #0
 8007a00:	3015      	adds	r0, #21
 8007a02:	fa02 f000 	lsl.w	r0, r2, r0
 8007a06:	fa23 f30c 	lsr.w	r3, r3, ip
 8007a0a:	4303      	orrs	r3, r0
 8007a0c:	461c      	mov	r4, r3
 8007a0e:	ec45 4b10 	vmov	d0, r4, r5
 8007a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a16:	45b8      	cmp	r8, r7
 8007a18:	bf3a      	itte	cc
 8007a1a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007a1e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007a22:	2300      	movcs	r3, #0
 8007a24:	380b      	subs	r0, #11
 8007a26:	d012      	beq.n	8007a4e <__b2d+0x8a>
 8007a28:	f1c0 0120 	rsb	r1, r0, #32
 8007a2c:	fa23 f401 	lsr.w	r4, r3, r1
 8007a30:	4082      	lsls	r2, r0
 8007a32:	4322      	orrs	r2, r4
 8007a34:	4547      	cmp	r7, r8
 8007a36:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007a3a:	bf8c      	ite	hi
 8007a3c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007a40:	2200      	movls	r2, #0
 8007a42:	4083      	lsls	r3, r0
 8007a44:	40ca      	lsrs	r2, r1
 8007a46:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	e7de      	b.n	8007a0c <__b2d+0x48>
 8007a4e:	ea42 0501 	orr.w	r5, r2, r1
 8007a52:	e7db      	b.n	8007a0c <__b2d+0x48>
 8007a54:	3ff00000 	.word	0x3ff00000

08007a58 <__d2b>:
 8007a58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a5c:	460f      	mov	r7, r1
 8007a5e:	2101      	movs	r1, #1
 8007a60:	ec59 8b10 	vmov	r8, r9, d0
 8007a64:	4616      	mov	r6, r2
 8007a66:	f7ff fc13 	bl	8007290 <_Balloc>
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	b930      	cbnz	r0, 8007a7c <__d2b+0x24>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	4b23      	ldr	r3, [pc, #140]	@ (8007b00 <__d2b+0xa8>)
 8007a72:	4824      	ldr	r0, [pc, #144]	@ (8007b04 <__d2b+0xac>)
 8007a74:	f240 310f 	movw	r1, #783	@ 0x30f
 8007a78:	f001 f996 	bl	8008da8 <__assert_func>
 8007a7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a84:	b10d      	cbz	r5, 8007a8a <__d2b+0x32>
 8007a86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a8a:	9301      	str	r3, [sp, #4]
 8007a8c:	f1b8 0300 	subs.w	r3, r8, #0
 8007a90:	d023      	beq.n	8007ada <__d2b+0x82>
 8007a92:	4668      	mov	r0, sp
 8007a94:	9300      	str	r3, [sp, #0]
 8007a96:	f7ff fd0c 	bl	80074b2 <__lo0bits>
 8007a9a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a9e:	b1d0      	cbz	r0, 8007ad6 <__d2b+0x7e>
 8007aa0:	f1c0 0320 	rsb	r3, r0, #32
 8007aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa8:	430b      	orrs	r3, r1
 8007aaa:	40c2      	lsrs	r2, r0
 8007aac:	6163      	str	r3, [r4, #20]
 8007aae:	9201      	str	r2, [sp, #4]
 8007ab0:	9b01      	ldr	r3, [sp, #4]
 8007ab2:	61a3      	str	r3, [r4, #24]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bf0c      	ite	eq
 8007ab8:	2201      	moveq	r2, #1
 8007aba:	2202      	movne	r2, #2
 8007abc:	6122      	str	r2, [r4, #16]
 8007abe:	b1a5      	cbz	r5, 8007aea <__d2b+0x92>
 8007ac0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ac4:	4405      	add	r5, r0
 8007ac6:	603d      	str	r5, [r7, #0]
 8007ac8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007acc:	6030      	str	r0, [r6, #0]
 8007ace:	4620      	mov	r0, r4
 8007ad0:	b003      	add	sp, #12
 8007ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ad6:	6161      	str	r1, [r4, #20]
 8007ad8:	e7ea      	b.n	8007ab0 <__d2b+0x58>
 8007ada:	a801      	add	r0, sp, #4
 8007adc:	f7ff fce9 	bl	80074b2 <__lo0bits>
 8007ae0:	9b01      	ldr	r3, [sp, #4]
 8007ae2:	6163      	str	r3, [r4, #20]
 8007ae4:	3020      	adds	r0, #32
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	e7e8      	b.n	8007abc <__d2b+0x64>
 8007aea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007aee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007af2:	6038      	str	r0, [r7, #0]
 8007af4:	6918      	ldr	r0, [r3, #16]
 8007af6:	f7ff fcbd 	bl	8007474 <__hi0bits>
 8007afa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007afe:	e7e5      	b.n	8007acc <__d2b+0x74>
 8007b00:	08009bcd 	.word	0x08009bcd
 8007b04:	08009bde 	.word	0x08009bde

08007b08 <__ratio>:
 8007b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b0c:	b085      	sub	sp, #20
 8007b0e:	e9cd 1000 	strd	r1, r0, [sp]
 8007b12:	a902      	add	r1, sp, #8
 8007b14:	f7ff ff56 	bl	80079c4 <__b2d>
 8007b18:	9800      	ldr	r0, [sp, #0]
 8007b1a:	a903      	add	r1, sp, #12
 8007b1c:	ec55 4b10 	vmov	r4, r5, d0
 8007b20:	f7ff ff50 	bl	80079c4 <__b2d>
 8007b24:	9b01      	ldr	r3, [sp, #4]
 8007b26:	6919      	ldr	r1, [r3, #16]
 8007b28:	9b00      	ldr	r3, [sp, #0]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	1ac9      	subs	r1, r1, r3
 8007b2e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007b32:	1a9b      	subs	r3, r3, r2
 8007b34:	ec5b ab10 	vmov	sl, fp, d0
 8007b38:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	bfce      	itee	gt
 8007b40:	462a      	movgt	r2, r5
 8007b42:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007b46:	465a      	movle	r2, fp
 8007b48:	462f      	mov	r7, r5
 8007b4a:	46d9      	mov	r9, fp
 8007b4c:	bfcc      	ite	gt
 8007b4e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007b52:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007b56:	464b      	mov	r3, r9
 8007b58:	4652      	mov	r2, sl
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	4639      	mov	r1, r7
 8007b5e:	f7f8 fe95 	bl	800088c <__aeabi_ddiv>
 8007b62:	ec41 0b10 	vmov	d0, r0, r1
 8007b66:	b005      	add	sp, #20
 8007b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007b6c <__copybits>:
 8007b6c:	3901      	subs	r1, #1
 8007b6e:	b570      	push	{r4, r5, r6, lr}
 8007b70:	1149      	asrs	r1, r1, #5
 8007b72:	6914      	ldr	r4, [r2, #16]
 8007b74:	3101      	adds	r1, #1
 8007b76:	f102 0314 	add.w	r3, r2, #20
 8007b7a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007b7e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007b82:	1f05      	subs	r5, r0, #4
 8007b84:	42a3      	cmp	r3, r4
 8007b86:	d30c      	bcc.n	8007ba2 <__copybits+0x36>
 8007b88:	1aa3      	subs	r3, r4, r2
 8007b8a:	3b11      	subs	r3, #17
 8007b8c:	f023 0303 	bic.w	r3, r3, #3
 8007b90:	3211      	adds	r2, #17
 8007b92:	42a2      	cmp	r2, r4
 8007b94:	bf88      	it	hi
 8007b96:	2300      	movhi	r3, #0
 8007b98:	4418      	add	r0, r3
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	4288      	cmp	r0, r1
 8007b9e:	d305      	bcc.n	8007bac <__copybits+0x40>
 8007ba0:	bd70      	pop	{r4, r5, r6, pc}
 8007ba2:	f853 6b04 	ldr.w	r6, [r3], #4
 8007ba6:	f845 6f04 	str.w	r6, [r5, #4]!
 8007baa:	e7eb      	b.n	8007b84 <__copybits+0x18>
 8007bac:	f840 3b04 	str.w	r3, [r0], #4
 8007bb0:	e7f4      	b.n	8007b9c <__copybits+0x30>

08007bb2 <__any_on>:
 8007bb2:	f100 0214 	add.w	r2, r0, #20
 8007bb6:	6900      	ldr	r0, [r0, #16]
 8007bb8:	114b      	asrs	r3, r1, #5
 8007bba:	4298      	cmp	r0, r3
 8007bbc:	b510      	push	{r4, lr}
 8007bbe:	db11      	blt.n	8007be4 <__any_on+0x32>
 8007bc0:	dd0a      	ble.n	8007bd8 <__any_on+0x26>
 8007bc2:	f011 011f 	ands.w	r1, r1, #31
 8007bc6:	d007      	beq.n	8007bd8 <__any_on+0x26>
 8007bc8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007bcc:	fa24 f001 	lsr.w	r0, r4, r1
 8007bd0:	fa00 f101 	lsl.w	r1, r0, r1
 8007bd4:	428c      	cmp	r4, r1
 8007bd6:	d10b      	bne.n	8007bf0 <__any_on+0x3e>
 8007bd8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d803      	bhi.n	8007be8 <__any_on+0x36>
 8007be0:	2000      	movs	r0, #0
 8007be2:	bd10      	pop	{r4, pc}
 8007be4:	4603      	mov	r3, r0
 8007be6:	e7f7      	b.n	8007bd8 <__any_on+0x26>
 8007be8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bec:	2900      	cmp	r1, #0
 8007bee:	d0f5      	beq.n	8007bdc <__any_on+0x2a>
 8007bf0:	2001      	movs	r0, #1
 8007bf2:	e7f6      	b.n	8007be2 <__any_on+0x30>

08007bf4 <sulp>:
 8007bf4:	b570      	push	{r4, r5, r6, lr}
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	460d      	mov	r5, r1
 8007bfa:	ec45 4b10 	vmov	d0, r4, r5
 8007bfe:	4616      	mov	r6, r2
 8007c00:	f7ff feba 	bl	8007978 <__ulp>
 8007c04:	ec51 0b10 	vmov	r0, r1, d0
 8007c08:	b17e      	cbz	r6, 8007c2a <sulp+0x36>
 8007c0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007c0e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	dd09      	ble.n	8007c2a <sulp+0x36>
 8007c16:	051b      	lsls	r3, r3, #20
 8007c18:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007c1c:	2400      	movs	r4, #0
 8007c1e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007c22:	4622      	mov	r2, r4
 8007c24:	462b      	mov	r3, r5
 8007c26:	f7f8 fd07 	bl	8000638 <__aeabi_dmul>
 8007c2a:	ec41 0b10 	vmov	d0, r0, r1
 8007c2e:	bd70      	pop	{r4, r5, r6, pc}

08007c30 <_strtod_l>:
 8007c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c34:	b09f      	sub	sp, #124	@ 0x7c
 8007c36:	460c      	mov	r4, r1
 8007c38:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	921a      	str	r2, [sp, #104]	@ 0x68
 8007c3e:	9005      	str	r0, [sp, #20]
 8007c40:	f04f 0a00 	mov.w	sl, #0
 8007c44:	f04f 0b00 	mov.w	fp, #0
 8007c48:	460a      	mov	r2, r1
 8007c4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c4c:	7811      	ldrb	r1, [r2, #0]
 8007c4e:	292b      	cmp	r1, #43	@ 0x2b
 8007c50:	d04a      	beq.n	8007ce8 <_strtod_l+0xb8>
 8007c52:	d838      	bhi.n	8007cc6 <_strtod_l+0x96>
 8007c54:	290d      	cmp	r1, #13
 8007c56:	d832      	bhi.n	8007cbe <_strtod_l+0x8e>
 8007c58:	2908      	cmp	r1, #8
 8007c5a:	d832      	bhi.n	8007cc2 <_strtod_l+0x92>
 8007c5c:	2900      	cmp	r1, #0
 8007c5e:	d03b      	beq.n	8007cd8 <_strtod_l+0xa8>
 8007c60:	2200      	movs	r2, #0
 8007c62:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007c64:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007c66:	782a      	ldrb	r2, [r5, #0]
 8007c68:	2a30      	cmp	r2, #48	@ 0x30
 8007c6a:	f040 80b3 	bne.w	8007dd4 <_strtod_l+0x1a4>
 8007c6e:	786a      	ldrb	r2, [r5, #1]
 8007c70:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007c74:	2a58      	cmp	r2, #88	@ 0x58
 8007c76:	d16e      	bne.n	8007d56 <_strtod_l+0x126>
 8007c78:	9302      	str	r3, [sp, #8]
 8007c7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c7c:	9301      	str	r3, [sp, #4]
 8007c7e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	4a8e      	ldr	r2, [pc, #568]	@ (8007ebc <_strtod_l+0x28c>)
 8007c84:	9805      	ldr	r0, [sp, #20]
 8007c86:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007c88:	a919      	add	r1, sp, #100	@ 0x64
 8007c8a:	f001 f927 	bl	8008edc <__gethex>
 8007c8e:	f010 060f 	ands.w	r6, r0, #15
 8007c92:	4604      	mov	r4, r0
 8007c94:	d005      	beq.n	8007ca2 <_strtod_l+0x72>
 8007c96:	2e06      	cmp	r6, #6
 8007c98:	d128      	bne.n	8007cec <_strtod_l+0xbc>
 8007c9a:	3501      	adds	r5, #1
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007ca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ca2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f040 858e 	bne.w	80087c6 <_strtod_l+0xb96>
 8007caa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cac:	b1cb      	cbz	r3, 8007ce2 <_strtod_l+0xb2>
 8007cae:	4652      	mov	r2, sl
 8007cb0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007cb4:	ec43 2b10 	vmov	d0, r2, r3
 8007cb8:	b01f      	add	sp, #124	@ 0x7c
 8007cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cbe:	2920      	cmp	r1, #32
 8007cc0:	d1ce      	bne.n	8007c60 <_strtod_l+0x30>
 8007cc2:	3201      	adds	r2, #1
 8007cc4:	e7c1      	b.n	8007c4a <_strtod_l+0x1a>
 8007cc6:	292d      	cmp	r1, #45	@ 0x2d
 8007cc8:	d1ca      	bne.n	8007c60 <_strtod_l+0x30>
 8007cca:	2101      	movs	r1, #1
 8007ccc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007cce:	1c51      	adds	r1, r2, #1
 8007cd0:	9119      	str	r1, [sp, #100]	@ 0x64
 8007cd2:	7852      	ldrb	r2, [r2, #1]
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	d1c5      	bne.n	8007c64 <_strtod_l+0x34>
 8007cd8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007cda:	9419      	str	r4, [sp, #100]	@ 0x64
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	f040 8570 	bne.w	80087c2 <_strtod_l+0xb92>
 8007ce2:	4652      	mov	r2, sl
 8007ce4:	465b      	mov	r3, fp
 8007ce6:	e7e5      	b.n	8007cb4 <_strtod_l+0x84>
 8007ce8:	2100      	movs	r1, #0
 8007cea:	e7ef      	b.n	8007ccc <_strtod_l+0x9c>
 8007cec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007cee:	b13a      	cbz	r2, 8007d00 <_strtod_l+0xd0>
 8007cf0:	2135      	movs	r1, #53	@ 0x35
 8007cf2:	a81c      	add	r0, sp, #112	@ 0x70
 8007cf4:	f7ff ff3a 	bl	8007b6c <__copybits>
 8007cf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cfa:	9805      	ldr	r0, [sp, #20]
 8007cfc:	f7ff fb08 	bl	8007310 <_Bfree>
 8007d00:	3e01      	subs	r6, #1
 8007d02:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007d04:	2e04      	cmp	r6, #4
 8007d06:	d806      	bhi.n	8007d16 <_strtod_l+0xe6>
 8007d08:	e8df f006 	tbb	[pc, r6]
 8007d0c:	201d0314 	.word	0x201d0314
 8007d10:	14          	.byte	0x14
 8007d11:	00          	.byte	0x00
 8007d12:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007d16:	05e1      	lsls	r1, r4, #23
 8007d18:	bf48      	it	mi
 8007d1a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007d1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d22:	0d1b      	lsrs	r3, r3, #20
 8007d24:	051b      	lsls	r3, r3, #20
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1bb      	bne.n	8007ca2 <_strtod_l+0x72>
 8007d2a:	f7fe fb31 	bl	8006390 <__errno>
 8007d2e:	2322      	movs	r3, #34	@ 0x22
 8007d30:	6003      	str	r3, [r0, #0]
 8007d32:	e7b6      	b.n	8007ca2 <_strtod_l+0x72>
 8007d34:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007d38:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007d3c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007d40:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007d44:	e7e7      	b.n	8007d16 <_strtod_l+0xe6>
 8007d46:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007ec4 <_strtod_l+0x294>
 8007d4a:	e7e4      	b.n	8007d16 <_strtod_l+0xe6>
 8007d4c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007d50:	f04f 3aff 	mov.w	sl, #4294967295
 8007d54:	e7df      	b.n	8007d16 <_strtod_l+0xe6>
 8007d56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d58:	1c5a      	adds	r2, r3, #1
 8007d5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d5c:	785b      	ldrb	r3, [r3, #1]
 8007d5e:	2b30      	cmp	r3, #48	@ 0x30
 8007d60:	d0f9      	beq.n	8007d56 <_strtod_l+0x126>
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d09d      	beq.n	8007ca2 <_strtod_l+0x72>
 8007d66:	2301      	movs	r3, #1
 8007d68:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d6e:	2300      	movs	r3, #0
 8007d70:	9308      	str	r3, [sp, #32]
 8007d72:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d74:	461f      	mov	r7, r3
 8007d76:	220a      	movs	r2, #10
 8007d78:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007d7a:	7805      	ldrb	r5, [r0, #0]
 8007d7c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007d80:	b2d9      	uxtb	r1, r3
 8007d82:	2909      	cmp	r1, #9
 8007d84:	d928      	bls.n	8007dd8 <_strtod_l+0x1a8>
 8007d86:	494e      	ldr	r1, [pc, #312]	@ (8007ec0 <_strtod_l+0x290>)
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f000 ffd5 	bl	8008d38 <strncmp>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	d032      	beq.n	8007df8 <_strtod_l+0x1c8>
 8007d92:	2000      	movs	r0, #0
 8007d94:	462a      	mov	r2, r5
 8007d96:	4681      	mov	r9, r0
 8007d98:	463d      	mov	r5, r7
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2a65      	cmp	r2, #101	@ 0x65
 8007d9e:	d001      	beq.n	8007da4 <_strtod_l+0x174>
 8007da0:	2a45      	cmp	r2, #69	@ 0x45
 8007da2:	d114      	bne.n	8007dce <_strtod_l+0x19e>
 8007da4:	b91d      	cbnz	r5, 8007dae <_strtod_l+0x17e>
 8007da6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007da8:	4302      	orrs	r2, r0
 8007daa:	d095      	beq.n	8007cd8 <_strtod_l+0xa8>
 8007dac:	2500      	movs	r5, #0
 8007dae:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007db0:	1c62      	adds	r2, r4, #1
 8007db2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007db4:	7862      	ldrb	r2, [r4, #1]
 8007db6:	2a2b      	cmp	r2, #43	@ 0x2b
 8007db8:	d077      	beq.n	8007eaa <_strtod_l+0x27a>
 8007dba:	2a2d      	cmp	r2, #45	@ 0x2d
 8007dbc:	d07b      	beq.n	8007eb6 <_strtod_l+0x286>
 8007dbe:	f04f 0c00 	mov.w	ip, #0
 8007dc2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007dc6:	2909      	cmp	r1, #9
 8007dc8:	f240 8082 	bls.w	8007ed0 <_strtod_l+0x2a0>
 8007dcc:	9419      	str	r4, [sp, #100]	@ 0x64
 8007dce:	f04f 0800 	mov.w	r8, #0
 8007dd2:	e0a2      	b.n	8007f1a <_strtod_l+0x2ea>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	e7c7      	b.n	8007d68 <_strtod_l+0x138>
 8007dd8:	2f08      	cmp	r7, #8
 8007dda:	bfd5      	itete	le
 8007ddc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007dde:	9908      	ldrgt	r1, [sp, #32]
 8007de0:	fb02 3301 	mlale	r3, r2, r1, r3
 8007de4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007de8:	f100 0001 	add.w	r0, r0, #1
 8007dec:	bfd4      	ite	le
 8007dee:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007df0:	9308      	strgt	r3, [sp, #32]
 8007df2:	3701      	adds	r7, #1
 8007df4:	9019      	str	r0, [sp, #100]	@ 0x64
 8007df6:	e7bf      	b.n	8007d78 <_strtod_l+0x148>
 8007df8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007dfa:	1c5a      	adds	r2, r3, #1
 8007dfc:	9219      	str	r2, [sp, #100]	@ 0x64
 8007dfe:	785a      	ldrb	r2, [r3, #1]
 8007e00:	b37f      	cbz	r7, 8007e62 <_strtod_l+0x232>
 8007e02:	4681      	mov	r9, r0
 8007e04:	463d      	mov	r5, r7
 8007e06:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007e0a:	2b09      	cmp	r3, #9
 8007e0c:	d912      	bls.n	8007e34 <_strtod_l+0x204>
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e7c4      	b.n	8007d9c <_strtod_l+0x16c>
 8007e12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e14:	1c5a      	adds	r2, r3, #1
 8007e16:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e18:	785a      	ldrb	r2, [r3, #1]
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	2a30      	cmp	r2, #48	@ 0x30
 8007e1e:	d0f8      	beq.n	8007e12 <_strtod_l+0x1e2>
 8007e20:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007e24:	2b08      	cmp	r3, #8
 8007e26:	f200 84d3 	bhi.w	80087d0 <_strtod_l+0xba0>
 8007e2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e2c:	930c      	str	r3, [sp, #48]	@ 0x30
 8007e2e:	4681      	mov	r9, r0
 8007e30:	2000      	movs	r0, #0
 8007e32:	4605      	mov	r5, r0
 8007e34:	3a30      	subs	r2, #48	@ 0x30
 8007e36:	f100 0301 	add.w	r3, r0, #1
 8007e3a:	d02a      	beq.n	8007e92 <_strtod_l+0x262>
 8007e3c:	4499      	add	r9, r3
 8007e3e:	eb00 0c05 	add.w	ip, r0, r5
 8007e42:	462b      	mov	r3, r5
 8007e44:	210a      	movs	r1, #10
 8007e46:	4563      	cmp	r3, ip
 8007e48:	d10d      	bne.n	8007e66 <_strtod_l+0x236>
 8007e4a:	1c69      	adds	r1, r5, #1
 8007e4c:	4401      	add	r1, r0
 8007e4e:	4428      	add	r0, r5
 8007e50:	2808      	cmp	r0, #8
 8007e52:	dc16      	bgt.n	8007e82 <_strtod_l+0x252>
 8007e54:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007e56:	230a      	movs	r3, #10
 8007e58:	fb03 2300 	mla	r3, r3, r0, r2
 8007e5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e5e:	2300      	movs	r3, #0
 8007e60:	e018      	b.n	8007e94 <_strtod_l+0x264>
 8007e62:	4638      	mov	r0, r7
 8007e64:	e7da      	b.n	8007e1c <_strtod_l+0x1ec>
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	f103 0301 	add.w	r3, r3, #1
 8007e6c:	dc03      	bgt.n	8007e76 <_strtod_l+0x246>
 8007e6e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007e70:	434e      	muls	r6, r1
 8007e72:	960a      	str	r6, [sp, #40]	@ 0x28
 8007e74:	e7e7      	b.n	8007e46 <_strtod_l+0x216>
 8007e76:	2b10      	cmp	r3, #16
 8007e78:	bfde      	ittt	le
 8007e7a:	9e08      	ldrle	r6, [sp, #32]
 8007e7c:	434e      	mulle	r6, r1
 8007e7e:	9608      	strle	r6, [sp, #32]
 8007e80:	e7e1      	b.n	8007e46 <_strtod_l+0x216>
 8007e82:	280f      	cmp	r0, #15
 8007e84:	dceb      	bgt.n	8007e5e <_strtod_l+0x22e>
 8007e86:	9808      	ldr	r0, [sp, #32]
 8007e88:	230a      	movs	r3, #10
 8007e8a:	fb03 2300 	mla	r3, r3, r0, r2
 8007e8e:	9308      	str	r3, [sp, #32]
 8007e90:	e7e5      	b.n	8007e5e <_strtod_l+0x22e>
 8007e92:	4629      	mov	r1, r5
 8007e94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e96:	1c50      	adds	r0, r2, #1
 8007e98:	9019      	str	r0, [sp, #100]	@ 0x64
 8007e9a:	7852      	ldrb	r2, [r2, #1]
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	460d      	mov	r5, r1
 8007ea0:	e7b1      	b.n	8007e06 <_strtod_l+0x1d6>
 8007ea2:	f04f 0900 	mov.w	r9, #0
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e77d      	b.n	8007da6 <_strtod_l+0x176>
 8007eaa:	f04f 0c00 	mov.w	ip, #0
 8007eae:	1ca2      	adds	r2, r4, #2
 8007eb0:	9219      	str	r2, [sp, #100]	@ 0x64
 8007eb2:	78a2      	ldrb	r2, [r4, #2]
 8007eb4:	e785      	b.n	8007dc2 <_strtod_l+0x192>
 8007eb6:	f04f 0c01 	mov.w	ip, #1
 8007eba:	e7f8      	b.n	8007eae <_strtod_l+0x27e>
 8007ebc:	08009d50 	.word	0x08009d50
 8007ec0:	08009d38 	.word	0x08009d38
 8007ec4:	7ff00000 	.word	0x7ff00000
 8007ec8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007eca:	1c51      	adds	r1, r2, #1
 8007ecc:	9119      	str	r1, [sp, #100]	@ 0x64
 8007ece:	7852      	ldrb	r2, [r2, #1]
 8007ed0:	2a30      	cmp	r2, #48	@ 0x30
 8007ed2:	d0f9      	beq.n	8007ec8 <_strtod_l+0x298>
 8007ed4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007ed8:	2908      	cmp	r1, #8
 8007eda:	f63f af78 	bhi.w	8007dce <_strtod_l+0x19e>
 8007ede:	3a30      	subs	r2, #48	@ 0x30
 8007ee0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007ee2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ee4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007ee6:	f04f 080a 	mov.w	r8, #10
 8007eea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007eec:	1c56      	adds	r6, r2, #1
 8007eee:	9619      	str	r6, [sp, #100]	@ 0x64
 8007ef0:	7852      	ldrb	r2, [r2, #1]
 8007ef2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007ef6:	f1be 0f09 	cmp.w	lr, #9
 8007efa:	d939      	bls.n	8007f70 <_strtod_l+0x340>
 8007efc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007efe:	1a76      	subs	r6, r6, r1
 8007f00:	2e08      	cmp	r6, #8
 8007f02:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007f06:	dc03      	bgt.n	8007f10 <_strtod_l+0x2e0>
 8007f08:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007f0a:	4588      	cmp	r8, r1
 8007f0c:	bfa8      	it	ge
 8007f0e:	4688      	movge	r8, r1
 8007f10:	f1bc 0f00 	cmp.w	ip, #0
 8007f14:	d001      	beq.n	8007f1a <_strtod_l+0x2ea>
 8007f16:	f1c8 0800 	rsb	r8, r8, #0
 8007f1a:	2d00      	cmp	r5, #0
 8007f1c:	d14e      	bne.n	8007fbc <_strtod_l+0x38c>
 8007f1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f20:	4308      	orrs	r0, r1
 8007f22:	f47f aebe 	bne.w	8007ca2 <_strtod_l+0x72>
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f47f aed6 	bne.w	8007cd8 <_strtod_l+0xa8>
 8007f2c:	2a69      	cmp	r2, #105	@ 0x69
 8007f2e:	d028      	beq.n	8007f82 <_strtod_l+0x352>
 8007f30:	dc25      	bgt.n	8007f7e <_strtod_l+0x34e>
 8007f32:	2a49      	cmp	r2, #73	@ 0x49
 8007f34:	d025      	beq.n	8007f82 <_strtod_l+0x352>
 8007f36:	2a4e      	cmp	r2, #78	@ 0x4e
 8007f38:	f47f aece 	bne.w	8007cd8 <_strtod_l+0xa8>
 8007f3c:	499b      	ldr	r1, [pc, #620]	@ (80081ac <_strtod_l+0x57c>)
 8007f3e:	a819      	add	r0, sp, #100	@ 0x64
 8007f40:	f001 f9ee 	bl	8009320 <__match>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	f43f aec7 	beq.w	8007cd8 <_strtod_l+0xa8>
 8007f4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	2b28      	cmp	r3, #40	@ 0x28
 8007f50:	d12e      	bne.n	8007fb0 <_strtod_l+0x380>
 8007f52:	4997      	ldr	r1, [pc, #604]	@ (80081b0 <_strtod_l+0x580>)
 8007f54:	aa1c      	add	r2, sp, #112	@ 0x70
 8007f56:	a819      	add	r0, sp, #100	@ 0x64
 8007f58:	f001 f9f6 	bl	8009348 <__hexnan>
 8007f5c:	2805      	cmp	r0, #5
 8007f5e:	d127      	bne.n	8007fb0 <_strtod_l+0x380>
 8007f60:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007f62:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007f66:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007f6a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007f6e:	e698      	b.n	8007ca2 <_strtod_l+0x72>
 8007f70:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007f72:	fb08 2101 	mla	r1, r8, r1, r2
 8007f76:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007f7a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f7c:	e7b5      	b.n	8007eea <_strtod_l+0x2ba>
 8007f7e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007f80:	e7da      	b.n	8007f38 <_strtod_l+0x308>
 8007f82:	498c      	ldr	r1, [pc, #560]	@ (80081b4 <_strtod_l+0x584>)
 8007f84:	a819      	add	r0, sp, #100	@ 0x64
 8007f86:	f001 f9cb 	bl	8009320 <__match>
 8007f8a:	2800      	cmp	r0, #0
 8007f8c:	f43f aea4 	beq.w	8007cd8 <_strtod_l+0xa8>
 8007f90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f92:	4989      	ldr	r1, [pc, #548]	@ (80081b8 <_strtod_l+0x588>)
 8007f94:	3b01      	subs	r3, #1
 8007f96:	a819      	add	r0, sp, #100	@ 0x64
 8007f98:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f9a:	f001 f9c1 	bl	8009320 <__match>
 8007f9e:	b910      	cbnz	r0, 8007fa6 <_strtod_l+0x376>
 8007fa0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	9319      	str	r3, [sp, #100]	@ 0x64
 8007fa6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80081c8 <_strtod_l+0x598>
 8007faa:	f04f 0a00 	mov.w	sl, #0
 8007fae:	e678      	b.n	8007ca2 <_strtod_l+0x72>
 8007fb0:	4882      	ldr	r0, [pc, #520]	@ (80081bc <_strtod_l+0x58c>)
 8007fb2:	f000 fef1 	bl	8008d98 <nan>
 8007fb6:	ec5b ab10 	vmov	sl, fp, d0
 8007fba:	e672      	b.n	8007ca2 <_strtod_l+0x72>
 8007fbc:	eba8 0309 	sub.w	r3, r8, r9
 8007fc0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fc4:	2f00      	cmp	r7, #0
 8007fc6:	bf08      	it	eq
 8007fc8:	462f      	moveq	r7, r5
 8007fca:	2d10      	cmp	r5, #16
 8007fcc:	462c      	mov	r4, r5
 8007fce:	bfa8      	it	ge
 8007fd0:	2410      	movge	r4, #16
 8007fd2:	f7f8 fab7 	bl	8000544 <__aeabi_ui2d>
 8007fd6:	2d09      	cmp	r5, #9
 8007fd8:	4682      	mov	sl, r0
 8007fda:	468b      	mov	fp, r1
 8007fdc:	dc13      	bgt.n	8008006 <_strtod_l+0x3d6>
 8007fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f43f ae5e 	beq.w	8007ca2 <_strtod_l+0x72>
 8007fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe8:	dd78      	ble.n	80080dc <_strtod_l+0x4ac>
 8007fea:	2b16      	cmp	r3, #22
 8007fec:	dc5f      	bgt.n	80080ae <_strtod_l+0x47e>
 8007fee:	4974      	ldr	r1, [pc, #464]	@ (80081c0 <_strtod_l+0x590>)
 8007ff0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ff4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ff8:	4652      	mov	r2, sl
 8007ffa:	465b      	mov	r3, fp
 8007ffc:	f7f8 fb1c 	bl	8000638 <__aeabi_dmul>
 8008000:	4682      	mov	sl, r0
 8008002:	468b      	mov	fp, r1
 8008004:	e64d      	b.n	8007ca2 <_strtod_l+0x72>
 8008006:	4b6e      	ldr	r3, [pc, #440]	@ (80081c0 <_strtod_l+0x590>)
 8008008:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800800c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008010:	f7f8 fb12 	bl	8000638 <__aeabi_dmul>
 8008014:	4682      	mov	sl, r0
 8008016:	9808      	ldr	r0, [sp, #32]
 8008018:	468b      	mov	fp, r1
 800801a:	f7f8 fa93 	bl	8000544 <__aeabi_ui2d>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4650      	mov	r0, sl
 8008024:	4659      	mov	r1, fp
 8008026:	f7f8 f951 	bl	80002cc <__adddf3>
 800802a:	2d0f      	cmp	r5, #15
 800802c:	4682      	mov	sl, r0
 800802e:	468b      	mov	fp, r1
 8008030:	ddd5      	ble.n	8007fde <_strtod_l+0x3ae>
 8008032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008034:	1b2c      	subs	r4, r5, r4
 8008036:	441c      	add	r4, r3
 8008038:	2c00      	cmp	r4, #0
 800803a:	f340 8096 	ble.w	800816a <_strtod_l+0x53a>
 800803e:	f014 030f 	ands.w	r3, r4, #15
 8008042:	d00a      	beq.n	800805a <_strtod_l+0x42a>
 8008044:	495e      	ldr	r1, [pc, #376]	@ (80081c0 <_strtod_l+0x590>)
 8008046:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800804a:	4652      	mov	r2, sl
 800804c:	465b      	mov	r3, fp
 800804e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008052:	f7f8 faf1 	bl	8000638 <__aeabi_dmul>
 8008056:	4682      	mov	sl, r0
 8008058:	468b      	mov	fp, r1
 800805a:	f034 040f 	bics.w	r4, r4, #15
 800805e:	d073      	beq.n	8008148 <_strtod_l+0x518>
 8008060:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008064:	dd48      	ble.n	80080f8 <_strtod_l+0x4c8>
 8008066:	2400      	movs	r4, #0
 8008068:	46a0      	mov	r8, r4
 800806a:	940a      	str	r4, [sp, #40]	@ 0x28
 800806c:	46a1      	mov	r9, r4
 800806e:	9a05      	ldr	r2, [sp, #20]
 8008070:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80081c8 <_strtod_l+0x598>
 8008074:	2322      	movs	r3, #34	@ 0x22
 8008076:	6013      	str	r3, [r2, #0]
 8008078:	f04f 0a00 	mov.w	sl, #0
 800807c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800807e:	2b00      	cmp	r3, #0
 8008080:	f43f ae0f 	beq.w	8007ca2 <_strtod_l+0x72>
 8008084:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008086:	9805      	ldr	r0, [sp, #20]
 8008088:	f7ff f942 	bl	8007310 <_Bfree>
 800808c:	9805      	ldr	r0, [sp, #20]
 800808e:	4649      	mov	r1, r9
 8008090:	f7ff f93e 	bl	8007310 <_Bfree>
 8008094:	9805      	ldr	r0, [sp, #20]
 8008096:	4641      	mov	r1, r8
 8008098:	f7ff f93a 	bl	8007310 <_Bfree>
 800809c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800809e:	9805      	ldr	r0, [sp, #20]
 80080a0:	f7ff f936 	bl	8007310 <_Bfree>
 80080a4:	9805      	ldr	r0, [sp, #20]
 80080a6:	4621      	mov	r1, r4
 80080a8:	f7ff f932 	bl	8007310 <_Bfree>
 80080ac:	e5f9      	b.n	8007ca2 <_strtod_l+0x72>
 80080ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080b0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80080b4:	4293      	cmp	r3, r2
 80080b6:	dbbc      	blt.n	8008032 <_strtod_l+0x402>
 80080b8:	4c41      	ldr	r4, [pc, #260]	@ (80081c0 <_strtod_l+0x590>)
 80080ba:	f1c5 050f 	rsb	r5, r5, #15
 80080be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80080c2:	4652      	mov	r2, sl
 80080c4:	465b      	mov	r3, fp
 80080c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080ca:	f7f8 fab5 	bl	8000638 <__aeabi_dmul>
 80080ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080d0:	1b5d      	subs	r5, r3, r5
 80080d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80080d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80080da:	e78f      	b.n	8007ffc <_strtod_l+0x3cc>
 80080dc:	3316      	adds	r3, #22
 80080de:	dba8      	blt.n	8008032 <_strtod_l+0x402>
 80080e0:	4b37      	ldr	r3, [pc, #220]	@ (80081c0 <_strtod_l+0x590>)
 80080e2:	eba9 0808 	sub.w	r8, r9, r8
 80080e6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80080ea:	e9d8 2300 	ldrd	r2, r3, [r8]
 80080ee:	4650      	mov	r0, sl
 80080f0:	4659      	mov	r1, fp
 80080f2:	f7f8 fbcb 	bl	800088c <__aeabi_ddiv>
 80080f6:	e783      	b.n	8008000 <_strtod_l+0x3d0>
 80080f8:	4b32      	ldr	r3, [pc, #200]	@ (80081c4 <_strtod_l+0x594>)
 80080fa:	9308      	str	r3, [sp, #32]
 80080fc:	2300      	movs	r3, #0
 80080fe:	1124      	asrs	r4, r4, #4
 8008100:	4650      	mov	r0, sl
 8008102:	4659      	mov	r1, fp
 8008104:	461e      	mov	r6, r3
 8008106:	2c01      	cmp	r4, #1
 8008108:	dc21      	bgt.n	800814e <_strtod_l+0x51e>
 800810a:	b10b      	cbz	r3, 8008110 <_strtod_l+0x4e0>
 800810c:	4682      	mov	sl, r0
 800810e:	468b      	mov	fp, r1
 8008110:	492c      	ldr	r1, [pc, #176]	@ (80081c4 <_strtod_l+0x594>)
 8008112:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008116:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800811a:	4652      	mov	r2, sl
 800811c:	465b      	mov	r3, fp
 800811e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008122:	f7f8 fa89 	bl	8000638 <__aeabi_dmul>
 8008126:	4b28      	ldr	r3, [pc, #160]	@ (80081c8 <_strtod_l+0x598>)
 8008128:	460a      	mov	r2, r1
 800812a:	400b      	ands	r3, r1
 800812c:	4927      	ldr	r1, [pc, #156]	@ (80081cc <_strtod_l+0x59c>)
 800812e:	428b      	cmp	r3, r1
 8008130:	4682      	mov	sl, r0
 8008132:	d898      	bhi.n	8008066 <_strtod_l+0x436>
 8008134:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008138:	428b      	cmp	r3, r1
 800813a:	bf86      	itte	hi
 800813c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80081d0 <_strtod_l+0x5a0>
 8008140:	f04f 3aff 	movhi.w	sl, #4294967295
 8008144:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008148:	2300      	movs	r3, #0
 800814a:	9308      	str	r3, [sp, #32]
 800814c:	e07a      	b.n	8008244 <_strtod_l+0x614>
 800814e:	07e2      	lsls	r2, r4, #31
 8008150:	d505      	bpl.n	800815e <_strtod_l+0x52e>
 8008152:	9b08      	ldr	r3, [sp, #32]
 8008154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008158:	f7f8 fa6e 	bl	8000638 <__aeabi_dmul>
 800815c:	2301      	movs	r3, #1
 800815e:	9a08      	ldr	r2, [sp, #32]
 8008160:	3208      	adds	r2, #8
 8008162:	3601      	adds	r6, #1
 8008164:	1064      	asrs	r4, r4, #1
 8008166:	9208      	str	r2, [sp, #32]
 8008168:	e7cd      	b.n	8008106 <_strtod_l+0x4d6>
 800816a:	d0ed      	beq.n	8008148 <_strtod_l+0x518>
 800816c:	4264      	negs	r4, r4
 800816e:	f014 020f 	ands.w	r2, r4, #15
 8008172:	d00a      	beq.n	800818a <_strtod_l+0x55a>
 8008174:	4b12      	ldr	r3, [pc, #72]	@ (80081c0 <_strtod_l+0x590>)
 8008176:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800817a:	4650      	mov	r0, sl
 800817c:	4659      	mov	r1, fp
 800817e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008182:	f7f8 fb83 	bl	800088c <__aeabi_ddiv>
 8008186:	4682      	mov	sl, r0
 8008188:	468b      	mov	fp, r1
 800818a:	1124      	asrs	r4, r4, #4
 800818c:	d0dc      	beq.n	8008148 <_strtod_l+0x518>
 800818e:	2c1f      	cmp	r4, #31
 8008190:	dd20      	ble.n	80081d4 <_strtod_l+0x5a4>
 8008192:	2400      	movs	r4, #0
 8008194:	46a0      	mov	r8, r4
 8008196:	940a      	str	r4, [sp, #40]	@ 0x28
 8008198:	46a1      	mov	r9, r4
 800819a:	9a05      	ldr	r2, [sp, #20]
 800819c:	2322      	movs	r3, #34	@ 0x22
 800819e:	f04f 0a00 	mov.w	sl, #0
 80081a2:	f04f 0b00 	mov.w	fp, #0
 80081a6:	6013      	str	r3, [r2, #0]
 80081a8:	e768      	b.n	800807c <_strtod_l+0x44c>
 80081aa:	bf00      	nop
 80081ac:	08009b25 	.word	0x08009b25
 80081b0:	08009d3c 	.word	0x08009d3c
 80081b4:	08009b1d 	.word	0x08009b1d
 80081b8:	08009b54 	.word	0x08009b54
 80081bc:	08009ee5 	.word	0x08009ee5
 80081c0:	08009c70 	.word	0x08009c70
 80081c4:	08009c48 	.word	0x08009c48
 80081c8:	7ff00000 	.word	0x7ff00000
 80081cc:	7ca00000 	.word	0x7ca00000
 80081d0:	7fefffff 	.word	0x7fefffff
 80081d4:	f014 0310 	ands.w	r3, r4, #16
 80081d8:	bf18      	it	ne
 80081da:	236a      	movne	r3, #106	@ 0x6a
 80081dc:	4ea9      	ldr	r6, [pc, #676]	@ (8008484 <_strtod_l+0x854>)
 80081de:	9308      	str	r3, [sp, #32]
 80081e0:	4650      	mov	r0, sl
 80081e2:	4659      	mov	r1, fp
 80081e4:	2300      	movs	r3, #0
 80081e6:	07e2      	lsls	r2, r4, #31
 80081e8:	d504      	bpl.n	80081f4 <_strtod_l+0x5c4>
 80081ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 80081ee:	f7f8 fa23 	bl	8000638 <__aeabi_dmul>
 80081f2:	2301      	movs	r3, #1
 80081f4:	1064      	asrs	r4, r4, #1
 80081f6:	f106 0608 	add.w	r6, r6, #8
 80081fa:	d1f4      	bne.n	80081e6 <_strtod_l+0x5b6>
 80081fc:	b10b      	cbz	r3, 8008202 <_strtod_l+0x5d2>
 80081fe:	4682      	mov	sl, r0
 8008200:	468b      	mov	fp, r1
 8008202:	9b08      	ldr	r3, [sp, #32]
 8008204:	b1b3      	cbz	r3, 8008234 <_strtod_l+0x604>
 8008206:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800820a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800820e:	2b00      	cmp	r3, #0
 8008210:	4659      	mov	r1, fp
 8008212:	dd0f      	ble.n	8008234 <_strtod_l+0x604>
 8008214:	2b1f      	cmp	r3, #31
 8008216:	dd55      	ble.n	80082c4 <_strtod_l+0x694>
 8008218:	2b34      	cmp	r3, #52	@ 0x34
 800821a:	bfde      	ittt	le
 800821c:	f04f 33ff 	movle.w	r3, #4294967295
 8008220:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008224:	4093      	lslle	r3, r2
 8008226:	f04f 0a00 	mov.w	sl, #0
 800822a:	bfcc      	ite	gt
 800822c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008230:	ea03 0b01 	andle.w	fp, r3, r1
 8008234:	2200      	movs	r2, #0
 8008236:	2300      	movs	r3, #0
 8008238:	4650      	mov	r0, sl
 800823a:	4659      	mov	r1, fp
 800823c:	f7f8 fc64 	bl	8000b08 <__aeabi_dcmpeq>
 8008240:	2800      	cmp	r0, #0
 8008242:	d1a6      	bne.n	8008192 <_strtod_l+0x562>
 8008244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008246:	9300      	str	r3, [sp, #0]
 8008248:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800824a:	9805      	ldr	r0, [sp, #20]
 800824c:	462b      	mov	r3, r5
 800824e:	463a      	mov	r2, r7
 8008250:	f7ff f8c6 	bl	80073e0 <__s2b>
 8008254:	900a      	str	r0, [sp, #40]	@ 0x28
 8008256:	2800      	cmp	r0, #0
 8008258:	f43f af05 	beq.w	8008066 <_strtod_l+0x436>
 800825c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800825e:	2a00      	cmp	r2, #0
 8008260:	eba9 0308 	sub.w	r3, r9, r8
 8008264:	bfa8      	it	ge
 8008266:	2300      	movge	r3, #0
 8008268:	9312      	str	r3, [sp, #72]	@ 0x48
 800826a:	2400      	movs	r4, #0
 800826c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008270:	9316      	str	r3, [sp, #88]	@ 0x58
 8008272:	46a0      	mov	r8, r4
 8008274:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008276:	9805      	ldr	r0, [sp, #20]
 8008278:	6859      	ldr	r1, [r3, #4]
 800827a:	f7ff f809 	bl	8007290 <_Balloc>
 800827e:	4681      	mov	r9, r0
 8008280:	2800      	cmp	r0, #0
 8008282:	f43f aef4 	beq.w	800806e <_strtod_l+0x43e>
 8008286:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008288:	691a      	ldr	r2, [r3, #16]
 800828a:	3202      	adds	r2, #2
 800828c:	f103 010c 	add.w	r1, r3, #12
 8008290:	0092      	lsls	r2, r2, #2
 8008292:	300c      	adds	r0, #12
 8008294:	f000 fd72 	bl	8008d7c <memcpy>
 8008298:	ec4b ab10 	vmov	d0, sl, fp
 800829c:	9805      	ldr	r0, [sp, #20]
 800829e:	aa1c      	add	r2, sp, #112	@ 0x70
 80082a0:	a91b      	add	r1, sp, #108	@ 0x6c
 80082a2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80082a6:	f7ff fbd7 	bl	8007a58 <__d2b>
 80082aa:	901a      	str	r0, [sp, #104]	@ 0x68
 80082ac:	2800      	cmp	r0, #0
 80082ae:	f43f aede 	beq.w	800806e <_strtod_l+0x43e>
 80082b2:	9805      	ldr	r0, [sp, #20]
 80082b4:	2101      	movs	r1, #1
 80082b6:	f7ff f929 	bl	800750c <__i2b>
 80082ba:	4680      	mov	r8, r0
 80082bc:	b948      	cbnz	r0, 80082d2 <_strtod_l+0x6a2>
 80082be:	f04f 0800 	mov.w	r8, #0
 80082c2:	e6d4      	b.n	800806e <_strtod_l+0x43e>
 80082c4:	f04f 32ff 	mov.w	r2, #4294967295
 80082c8:	fa02 f303 	lsl.w	r3, r2, r3
 80082cc:	ea03 0a0a 	and.w	sl, r3, sl
 80082d0:	e7b0      	b.n	8008234 <_strtod_l+0x604>
 80082d2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80082d4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80082d6:	2d00      	cmp	r5, #0
 80082d8:	bfab      	itete	ge
 80082da:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80082dc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80082de:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80082e0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80082e2:	bfac      	ite	ge
 80082e4:	18ef      	addge	r7, r5, r3
 80082e6:	1b5e      	sublt	r6, r3, r5
 80082e8:	9b08      	ldr	r3, [sp, #32]
 80082ea:	1aed      	subs	r5, r5, r3
 80082ec:	4415      	add	r5, r2
 80082ee:	4b66      	ldr	r3, [pc, #408]	@ (8008488 <_strtod_l+0x858>)
 80082f0:	3d01      	subs	r5, #1
 80082f2:	429d      	cmp	r5, r3
 80082f4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80082f8:	da50      	bge.n	800839c <_strtod_l+0x76c>
 80082fa:	1b5b      	subs	r3, r3, r5
 80082fc:	2b1f      	cmp	r3, #31
 80082fe:	eba2 0203 	sub.w	r2, r2, r3
 8008302:	f04f 0101 	mov.w	r1, #1
 8008306:	dc3d      	bgt.n	8008384 <_strtod_l+0x754>
 8008308:	fa01 f303 	lsl.w	r3, r1, r3
 800830c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800830e:	2300      	movs	r3, #0
 8008310:	9310      	str	r3, [sp, #64]	@ 0x40
 8008312:	18bd      	adds	r5, r7, r2
 8008314:	9b08      	ldr	r3, [sp, #32]
 8008316:	42af      	cmp	r7, r5
 8008318:	4416      	add	r6, r2
 800831a:	441e      	add	r6, r3
 800831c:	463b      	mov	r3, r7
 800831e:	bfa8      	it	ge
 8008320:	462b      	movge	r3, r5
 8008322:	42b3      	cmp	r3, r6
 8008324:	bfa8      	it	ge
 8008326:	4633      	movge	r3, r6
 8008328:	2b00      	cmp	r3, #0
 800832a:	bfc2      	ittt	gt
 800832c:	1aed      	subgt	r5, r5, r3
 800832e:	1af6      	subgt	r6, r6, r3
 8008330:	1aff      	subgt	r7, r7, r3
 8008332:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008334:	2b00      	cmp	r3, #0
 8008336:	dd16      	ble.n	8008366 <_strtod_l+0x736>
 8008338:	4641      	mov	r1, r8
 800833a:	9805      	ldr	r0, [sp, #20]
 800833c:	461a      	mov	r2, r3
 800833e:	f7ff f9a5 	bl	800768c <__pow5mult>
 8008342:	4680      	mov	r8, r0
 8008344:	2800      	cmp	r0, #0
 8008346:	d0ba      	beq.n	80082be <_strtod_l+0x68e>
 8008348:	4601      	mov	r1, r0
 800834a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800834c:	9805      	ldr	r0, [sp, #20]
 800834e:	f7ff f8f3 	bl	8007538 <__multiply>
 8008352:	900e      	str	r0, [sp, #56]	@ 0x38
 8008354:	2800      	cmp	r0, #0
 8008356:	f43f ae8a 	beq.w	800806e <_strtod_l+0x43e>
 800835a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800835c:	9805      	ldr	r0, [sp, #20]
 800835e:	f7fe ffd7 	bl	8007310 <_Bfree>
 8008362:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008364:	931a      	str	r3, [sp, #104]	@ 0x68
 8008366:	2d00      	cmp	r5, #0
 8008368:	dc1d      	bgt.n	80083a6 <_strtod_l+0x776>
 800836a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	dd23      	ble.n	80083b8 <_strtod_l+0x788>
 8008370:	4649      	mov	r1, r9
 8008372:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008374:	9805      	ldr	r0, [sp, #20]
 8008376:	f7ff f989 	bl	800768c <__pow5mult>
 800837a:	4681      	mov	r9, r0
 800837c:	b9e0      	cbnz	r0, 80083b8 <_strtod_l+0x788>
 800837e:	f04f 0900 	mov.w	r9, #0
 8008382:	e674      	b.n	800806e <_strtod_l+0x43e>
 8008384:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008388:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800838c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008390:	35e2      	adds	r5, #226	@ 0xe2
 8008392:	fa01 f305 	lsl.w	r3, r1, r5
 8008396:	9310      	str	r3, [sp, #64]	@ 0x40
 8008398:	9113      	str	r1, [sp, #76]	@ 0x4c
 800839a:	e7ba      	b.n	8008312 <_strtod_l+0x6e2>
 800839c:	2300      	movs	r3, #0
 800839e:	9310      	str	r3, [sp, #64]	@ 0x40
 80083a0:	2301      	movs	r3, #1
 80083a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80083a4:	e7b5      	b.n	8008312 <_strtod_l+0x6e2>
 80083a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083a8:	9805      	ldr	r0, [sp, #20]
 80083aa:	462a      	mov	r2, r5
 80083ac:	f7ff f9c8 	bl	8007740 <__lshift>
 80083b0:	901a      	str	r0, [sp, #104]	@ 0x68
 80083b2:	2800      	cmp	r0, #0
 80083b4:	d1d9      	bne.n	800836a <_strtod_l+0x73a>
 80083b6:	e65a      	b.n	800806e <_strtod_l+0x43e>
 80083b8:	2e00      	cmp	r6, #0
 80083ba:	dd07      	ble.n	80083cc <_strtod_l+0x79c>
 80083bc:	4649      	mov	r1, r9
 80083be:	9805      	ldr	r0, [sp, #20]
 80083c0:	4632      	mov	r2, r6
 80083c2:	f7ff f9bd 	bl	8007740 <__lshift>
 80083c6:	4681      	mov	r9, r0
 80083c8:	2800      	cmp	r0, #0
 80083ca:	d0d8      	beq.n	800837e <_strtod_l+0x74e>
 80083cc:	2f00      	cmp	r7, #0
 80083ce:	dd08      	ble.n	80083e2 <_strtod_l+0x7b2>
 80083d0:	4641      	mov	r1, r8
 80083d2:	9805      	ldr	r0, [sp, #20]
 80083d4:	463a      	mov	r2, r7
 80083d6:	f7ff f9b3 	bl	8007740 <__lshift>
 80083da:	4680      	mov	r8, r0
 80083dc:	2800      	cmp	r0, #0
 80083de:	f43f ae46 	beq.w	800806e <_strtod_l+0x43e>
 80083e2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083e4:	9805      	ldr	r0, [sp, #20]
 80083e6:	464a      	mov	r2, r9
 80083e8:	f7ff fa32 	bl	8007850 <__mdiff>
 80083ec:	4604      	mov	r4, r0
 80083ee:	2800      	cmp	r0, #0
 80083f0:	f43f ae3d 	beq.w	800806e <_strtod_l+0x43e>
 80083f4:	68c3      	ldr	r3, [r0, #12]
 80083f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083f8:	2300      	movs	r3, #0
 80083fa:	60c3      	str	r3, [r0, #12]
 80083fc:	4641      	mov	r1, r8
 80083fe:	f7ff fa0b 	bl	8007818 <__mcmp>
 8008402:	2800      	cmp	r0, #0
 8008404:	da46      	bge.n	8008494 <_strtod_l+0x864>
 8008406:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008408:	ea53 030a 	orrs.w	r3, r3, sl
 800840c:	d16c      	bne.n	80084e8 <_strtod_l+0x8b8>
 800840e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008412:	2b00      	cmp	r3, #0
 8008414:	d168      	bne.n	80084e8 <_strtod_l+0x8b8>
 8008416:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800841a:	0d1b      	lsrs	r3, r3, #20
 800841c:	051b      	lsls	r3, r3, #20
 800841e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008422:	d961      	bls.n	80084e8 <_strtod_l+0x8b8>
 8008424:	6963      	ldr	r3, [r4, #20]
 8008426:	b913      	cbnz	r3, 800842e <_strtod_l+0x7fe>
 8008428:	6923      	ldr	r3, [r4, #16]
 800842a:	2b01      	cmp	r3, #1
 800842c:	dd5c      	ble.n	80084e8 <_strtod_l+0x8b8>
 800842e:	4621      	mov	r1, r4
 8008430:	2201      	movs	r2, #1
 8008432:	9805      	ldr	r0, [sp, #20]
 8008434:	f7ff f984 	bl	8007740 <__lshift>
 8008438:	4641      	mov	r1, r8
 800843a:	4604      	mov	r4, r0
 800843c:	f7ff f9ec 	bl	8007818 <__mcmp>
 8008440:	2800      	cmp	r0, #0
 8008442:	dd51      	ble.n	80084e8 <_strtod_l+0x8b8>
 8008444:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008448:	9a08      	ldr	r2, [sp, #32]
 800844a:	0d1b      	lsrs	r3, r3, #20
 800844c:	051b      	lsls	r3, r3, #20
 800844e:	2a00      	cmp	r2, #0
 8008450:	d06b      	beq.n	800852a <_strtod_l+0x8fa>
 8008452:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008456:	d868      	bhi.n	800852a <_strtod_l+0x8fa>
 8008458:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800845c:	f67f ae9d 	bls.w	800819a <_strtod_l+0x56a>
 8008460:	4b0a      	ldr	r3, [pc, #40]	@ (800848c <_strtod_l+0x85c>)
 8008462:	4650      	mov	r0, sl
 8008464:	4659      	mov	r1, fp
 8008466:	2200      	movs	r2, #0
 8008468:	f7f8 f8e6 	bl	8000638 <__aeabi_dmul>
 800846c:	4b08      	ldr	r3, [pc, #32]	@ (8008490 <_strtod_l+0x860>)
 800846e:	400b      	ands	r3, r1
 8008470:	4682      	mov	sl, r0
 8008472:	468b      	mov	fp, r1
 8008474:	2b00      	cmp	r3, #0
 8008476:	f47f ae05 	bne.w	8008084 <_strtod_l+0x454>
 800847a:	9a05      	ldr	r2, [sp, #20]
 800847c:	2322      	movs	r3, #34	@ 0x22
 800847e:	6013      	str	r3, [r2, #0]
 8008480:	e600      	b.n	8008084 <_strtod_l+0x454>
 8008482:	bf00      	nop
 8008484:	08009d68 	.word	0x08009d68
 8008488:	fffffc02 	.word	0xfffffc02
 800848c:	39500000 	.word	0x39500000
 8008490:	7ff00000 	.word	0x7ff00000
 8008494:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008498:	d165      	bne.n	8008566 <_strtod_l+0x936>
 800849a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800849c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80084a0:	b35a      	cbz	r2, 80084fa <_strtod_l+0x8ca>
 80084a2:	4a9f      	ldr	r2, [pc, #636]	@ (8008720 <_strtod_l+0xaf0>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d12b      	bne.n	8008500 <_strtod_l+0x8d0>
 80084a8:	9b08      	ldr	r3, [sp, #32]
 80084aa:	4651      	mov	r1, sl
 80084ac:	b303      	cbz	r3, 80084f0 <_strtod_l+0x8c0>
 80084ae:	4b9d      	ldr	r3, [pc, #628]	@ (8008724 <_strtod_l+0xaf4>)
 80084b0:	465a      	mov	r2, fp
 80084b2:	4013      	ands	r3, r2
 80084b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80084b8:	f04f 32ff 	mov.w	r2, #4294967295
 80084bc:	d81b      	bhi.n	80084f6 <_strtod_l+0x8c6>
 80084be:	0d1b      	lsrs	r3, r3, #20
 80084c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80084c4:	fa02 f303 	lsl.w	r3, r2, r3
 80084c8:	4299      	cmp	r1, r3
 80084ca:	d119      	bne.n	8008500 <_strtod_l+0x8d0>
 80084cc:	4b96      	ldr	r3, [pc, #600]	@ (8008728 <_strtod_l+0xaf8>)
 80084ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d102      	bne.n	80084da <_strtod_l+0x8aa>
 80084d4:	3101      	adds	r1, #1
 80084d6:	f43f adca 	beq.w	800806e <_strtod_l+0x43e>
 80084da:	4b92      	ldr	r3, [pc, #584]	@ (8008724 <_strtod_l+0xaf4>)
 80084dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084de:	401a      	ands	r2, r3
 80084e0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80084e4:	f04f 0a00 	mov.w	sl, #0
 80084e8:	9b08      	ldr	r3, [sp, #32]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1b8      	bne.n	8008460 <_strtod_l+0x830>
 80084ee:	e5c9      	b.n	8008084 <_strtod_l+0x454>
 80084f0:	f04f 33ff 	mov.w	r3, #4294967295
 80084f4:	e7e8      	b.n	80084c8 <_strtod_l+0x898>
 80084f6:	4613      	mov	r3, r2
 80084f8:	e7e6      	b.n	80084c8 <_strtod_l+0x898>
 80084fa:	ea53 030a 	orrs.w	r3, r3, sl
 80084fe:	d0a1      	beq.n	8008444 <_strtod_l+0x814>
 8008500:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008502:	b1db      	cbz	r3, 800853c <_strtod_l+0x90c>
 8008504:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008506:	4213      	tst	r3, r2
 8008508:	d0ee      	beq.n	80084e8 <_strtod_l+0x8b8>
 800850a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800850c:	9a08      	ldr	r2, [sp, #32]
 800850e:	4650      	mov	r0, sl
 8008510:	4659      	mov	r1, fp
 8008512:	b1bb      	cbz	r3, 8008544 <_strtod_l+0x914>
 8008514:	f7ff fb6e 	bl	8007bf4 <sulp>
 8008518:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800851c:	ec53 2b10 	vmov	r2, r3, d0
 8008520:	f7f7 fed4 	bl	80002cc <__adddf3>
 8008524:	4682      	mov	sl, r0
 8008526:	468b      	mov	fp, r1
 8008528:	e7de      	b.n	80084e8 <_strtod_l+0x8b8>
 800852a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800852e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008532:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008536:	f04f 3aff 	mov.w	sl, #4294967295
 800853a:	e7d5      	b.n	80084e8 <_strtod_l+0x8b8>
 800853c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800853e:	ea13 0f0a 	tst.w	r3, sl
 8008542:	e7e1      	b.n	8008508 <_strtod_l+0x8d8>
 8008544:	f7ff fb56 	bl	8007bf4 <sulp>
 8008548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800854c:	ec53 2b10 	vmov	r2, r3, d0
 8008550:	f7f7 feba 	bl	80002c8 <__aeabi_dsub>
 8008554:	2200      	movs	r2, #0
 8008556:	2300      	movs	r3, #0
 8008558:	4682      	mov	sl, r0
 800855a:	468b      	mov	fp, r1
 800855c:	f7f8 fad4 	bl	8000b08 <__aeabi_dcmpeq>
 8008560:	2800      	cmp	r0, #0
 8008562:	d0c1      	beq.n	80084e8 <_strtod_l+0x8b8>
 8008564:	e619      	b.n	800819a <_strtod_l+0x56a>
 8008566:	4641      	mov	r1, r8
 8008568:	4620      	mov	r0, r4
 800856a:	f7ff facd 	bl	8007b08 <__ratio>
 800856e:	ec57 6b10 	vmov	r6, r7, d0
 8008572:	2200      	movs	r2, #0
 8008574:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008578:	4630      	mov	r0, r6
 800857a:	4639      	mov	r1, r7
 800857c:	f7f8 fad8 	bl	8000b30 <__aeabi_dcmple>
 8008580:	2800      	cmp	r0, #0
 8008582:	d06f      	beq.n	8008664 <_strtod_l+0xa34>
 8008584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008586:	2b00      	cmp	r3, #0
 8008588:	d17a      	bne.n	8008680 <_strtod_l+0xa50>
 800858a:	f1ba 0f00 	cmp.w	sl, #0
 800858e:	d158      	bne.n	8008642 <_strtod_l+0xa12>
 8008590:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008592:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008596:	2b00      	cmp	r3, #0
 8008598:	d15a      	bne.n	8008650 <_strtod_l+0xa20>
 800859a:	4b64      	ldr	r3, [pc, #400]	@ (800872c <_strtod_l+0xafc>)
 800859c:	2200      	movs	r2, #0
 800859e:	4630      	mov	r0, r6
 80085a0:	4639      	mov	r1, r7
 80085a2:	f7f8 fabb 	bl	8000b1c <__aeabi_dcmplt>
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d159      	bne.n	800865e <_strtod_l+0xa2e>
 80085aa:	4630      	mov	r0, r6
 80085ac:	4639      	mov	r1, r7
 80085ae:	4b60      	ldr	r3, [pc, #384]	@ (8008730 <_strtod_l+0xb00>)
 80085b0:	2200      	movs	r2, #0
 80085b2:	f7f8 f841 	bl	8000638 <__aeabi_dmul>
 80085b6:	4606      	mov	r6, r0
 80085b8:	460f      	mov	r7, r1
 80085ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80085be:	9606      	str	r6, [sp, #24]
 80085c0:	9307      	str	r3, [sp, #28]
 80085c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085c6:	4d57      	ldr	r5, [pc, #348]	@ (8008724 <_strtod_l+0xaf4>)
 80085c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80085cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085ce:	401d      	ands	r5, r3
 80085d0:	4b58      	ldr	r3, [pc, #352]	@ (8008734 <_strtod_l+0xb04>)
 80085d2:	429d      	cmp	r5, r3
 80085d4:	f040 80b2 	bne.w	800873c <_strtod_l+0xb0c>
 80085d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80085de:	ec4b ab10 	vmov	d0, sl, fp
 80085e2:	f7ff f9c9 	bl	8007978 <__ulp>
 80085e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085ea:	ec51 0b10 	vmov	r0, r1, d0
 80085ee:	f7f8 f823 	bl	8000638 <__aeabi_dmul>
 80085f2:	4652      	mov	r2, sl
 80085f4:	465b      	mov	r3, fp
 80085f6:	f7f7 fe69 	bl	80002cc <__adddf3>
 80085fa:	460b      	mov	r3, r1
 80085fc:	4949      	ldr	r1, [pc, #292]	@ (8008724 <_strtod_l+0xaf4>)
 80085fe:	4a4e      	ldr	r2, [pc, #312]	@ (8008738 <_strtod_l+0xb08>)
 8008600:	4019      	ands	r1, r3
 8008602:	4291      	cmp	r1, r2
 8008604:	4682      	mov	sl, r0
 8008606:	d942      	bls.n	800868e <_strtod_l+0xa5e>
 8008608:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800860a:	4b47      	ldr	r3, [pc, #284]	@ (8008728 <_strtod_l+0xaf8>)
 800860c:	429a      	cmp	r2, r3
 800860e:	d103      	bne.n	8008618 <_strtod_l+0x9e8>
 8008610:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008612:	3301      	adds	r3, #1
 8008614:	f43f ad2b 	beq.w	800806e <_strtod_l+0x43e>
 8008618:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008728 <_strtod_l+0xaf8>
 800861c:	f04f 3aff 	mov.w	sl, #4294967295
 8008620:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008622:	9805      	ldr	r0, [sp, #20]
 8008624:	f7fe fe74 	bl	8007310 <_Bfree>
 8008628:	9805      	ldr	r0, [sp, #20]
 800862a:	4649      	mov	r1, r9
 800862c:	f7fe fe70 	bl	8007310 <_Bfree>
 8008630:	9805      	ldr	r0, [sp, #20]
 8008632:	4641      	mov	r1, r8
 8008634:	f7fe fe6c 	bl	8007310 <_Bfree>
 8008638:	9805      	ldr	r0, [sp, #20]
 800863a:	4621      	mov	r1, r4
 800863c:	f7fe fe68 	bl	8007310 <_Bfree>
 8008640:	e618      	b.n	8008274 <_strtod_l+0x644>
 8008642:	f1ba 0f01 	cmp.w	sl, #1
 8008646:	d103      	bne.n	8008650 <_strtod_l+0xa20>
 8008648:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800864a:	2b00      	cmp	r3, #0
 800864c:	f43f ada5 	beq.w	800819a <_strtod_l+0x56a>
 8008650:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008700 <_strtod_l+0xad0>
 8008654:	4f35      	ldr	r7, [pc, #212]	@ (800872c <_strtod_l+0xafc>)
 8008656:	ed8d 7b06 	vstr	d7, [sp, #24]
 800865a:	2600      	movs	r6, #0
 800865c:	e7b1      	b.n	80085c2 <_strtod_l+0x992>
 800865e:	4f34      	ldr	r7, [pc, #208]	@ (8008730 <_strtod_l+0xb00>)
 8008660:	2600      	movs	r6, #0
 8008662:	e7aa      	b.n	80085ba <_strtod_l+0x98a>
 8008664:	4b32      	ldr	r3, [pc, #200]	@ (8008730 <_strtod_l+0xb00>)
 8008666:	4630      	mov	r0, r6
 8008668:	4639      	mov	r1, r7
 800866a:	2200      	movs	r2, #0
 800866c:	f7f7 ffe4 	bl	8000638 <__aeabi_dmul>
 8008670:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008672:	4606      	mov	r6, r0
 8008674:	460f      	mov	r7, r1
 8008676:	2b00      	cmp	r3, #0
 8008678:	d09f      	beq.n	80085ba <_strtod_l+0x98a>
 800867a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800867e:	e7a0      	b.n	80085c2 <_strtod_l+0x992>
 8008680:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008708 <_strtod_l+0xad8>
 8008684:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008688:	ec57 6b17 	vmov	r6, r7, d7
 800868c:	e799      	b.n	80085c2 <_strtod_l+0x992>
 800868e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008692:	9b08      	ldr	r3, [sp, #32]
 8008694:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1c1      	bne.n	8008620 <_strtod_l+0x9f0>
 800869c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80086a0:	0d1b      	lsrs	r3, r3, #20
 80086a2:	051b      	lsls	r3, r3, #20
 80086a4:	429d      	cmp	r5, r3
 80086a6:	d1bb      	bne.n	8008620 <_strtod_l+0x9f0>
 80086a8:	4630      	mov	r0, r6
 80086aa:	4639      	mov	r1, r7
 80086ac:	f7f8 fb24 	bl	8000cf8 <__aeabi_d2lz>
 80086b0:	f7f7 ff94 	bl	80005dc <__aeabi_l2d>
 80086b4:	4602      	mov	r2, r0
 80086b6:	460b      	mov	r3, r1
 80086b8:	4630      	mov	r0, r6
 80086ba:	4639      	mov	r1, r7
 80086bc:	f7f7 fe04 	bl	80002c8 <__aeabi_dsub>
 80086c0:	460b      	mov	r3, r1
 80086c2:	4602      	mov	r2, r0
 80086c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80086c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80086cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086ce:	ea46 060a 	orr.w	r6, r6, sl
 80086d2:	431e      	orrs	r6, r3
 80086d4:	d06f      	beq.n	80087b6 <_strtod_l+0xb86>
 80086d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008710 <_strtod_l+0xae0>)
 80086d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086dc:	f7f8 fa1e 	bl	8000b1c <__aeabi_dcmplt>
 80086e0:	2800      	cmp	r0, #0
 80086e2:	f47f accf 	bne.w	8008084 <_strtod_l+0x454>
 80086e6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008718 <_strtod_l+0xae8>)
 80086e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086f0:	f7f8 fa32 	bl	8000b58 <__aeabi_dcmpgt>
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d093      	beq.n	8008620 <_strtod_l+0x9f0>
 80086f8:	e4c4      	b.n	8008084 <_strtod_l+0x454>
 80086fa:	bf00      	nop
 80086fc:	f3af 8000 	nop.w
 8008700:	00000000 	.word	0x00000000
 8008704:	bff00000 	.word	0xbff00000
 8008708:	00000000 	.word	0x00000000
 800870c:	3ff00000 	.word	0x3ff00000
 8008710:	94a03595 	.word	0x94a03595
 8008714:	3fdfffff 	.word	0x3fdfffff
 8008718:	35afe535 	.word	0x35afe535
 800871c:	3fe00000 	.word	0x3fe00000
 8008720:	000fffff 	.word	0x000fffff
 8008724:	7ff00000 	.word	0x7ff00000
 8008728:	7fefffff 	.word	0x7fefffff
 800872c:	3ff00000 	.word	0x3ff00000
 8008730:	3fe00000 	.word	0x3fe00000
 8008734:	7fe00000 	.word	0x7fe00000
 8008738:	7c9fffff 	.word	0x7c9fffff
 800873c:	9b08      	ldr	r3, [sp, #32]
 800873e:	b323      	cbz	r3, 800878a <_strtod_l+0xb5a>
 8008740:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008744:	d821      	bhi.n	800878a <_strtod_l+0xb5a>
 8008746:	a328      	add	r3, pc, #160	@ (adr r3, 80087e8 <_strtod_l+0xbb8>)
 8008748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874c:	4630      	mov	r0, r6
 800874e:	4639      	mov	r1, r7
 8008750:	f7f8 f9ee 	bl	8000b30 <__aeabi_dcmple>
 8008754:	b1a0      	cbz	r0, 8008780 <_strtod_l+0xb50>
 8008756:	4639      	mov	r1, r7
 8008758:	4630      	mov	r0, r6
 800875a:	f7f8 fa45 	bl	8000be8 <__aeabi_d2uiz>
 800875e:	2801      	cmp	r0, #1
 8008760:	bf38      	it	cc
 8008762:	2001      	movcc	r0, #1
 8008764:	f7f7 feee 	bl	8000544 <__aeabi_ui2d>
 8008768:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800876a:	4606      	mov	r6, r0
 800876c:	460f      	mov	r7, r1
 800876e:	b9fb      	cbnz	r3, 80087b0 <_strtod_l+0xb80>
 8008770:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008774:	9014      	str	r0, [sp, #80]	@ 0x50
 8008776:	9315      	str	r3, [sp, #84]	@ 0x54
 8008778:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800877c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008780:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008782:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008786:	1b5b      	subs	r3, r3, r5
 8008788:	9311      	str	r3, [sp, #68]	@ 0x44
 800878a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800878e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008792:	f7ff f8f1 	bl	8007978 <__ulp>
 8008796:	4650      	mov	r0, sl
 8008798:	ec53 2b10 	vmov	r2, r3, d0
 800879c:	4659      	mov	r1, fp
 800879e:	f7f7 ff4b 	bl	8000638 <__aeabi_dmul>
 80087a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80087a6:	f7f7 fd91 	bl	80002cc <__adddf3>
 80087aa:	4682      	mov	sl, r0
 80087ac:	468b      	mov	fp, r1
 80087ae:	e770      	b.n	8008692 <_strtod_l+0xa62>
 80087b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80087b4:	e7e0      	b.n	8008778 <_strtod_l+0xb48>
 80087b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80087f0 <_strtod_l+0xbc0>)
 80087b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087bc:	f7f8 f9ae 	bl	8000b1c <__aeabi_dcmplt>
 80087c0:	e798      	b.n	80086f4 <_strtod_l+0xac4>
 80087c2:	2300      	movs	r3, #0
 80087c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80087c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087ca:	6013      	str	r3, [r2, #0]
 80087cc:	f7ff ba6d 	b.w	8007caa <_strtod_l+0x7a>
 80087d0:	2a65      	cmp	r2, #101	@ 0x65
 80087d2:	f43f ab66 	beq.w	8007ea2 <_strtod_l+0x272>
 80087d6:	2a45      	cmp	r2, #69	@ 0x45
 80087d8:	f43f ab63 	beq.w	8007ea2 <_strtod_l+0x272>
 80087dc:	2301      	movs	r3, #1
 80087de:	f7ff bb9e 	b.w	8007f1e <_strtod_l+0x2ee>
 80087e2:	bf00      	nop
 80087e4:	f3af 8000 	nop.w
 80087e8:	ffc00000 	.word	0xffc00000
 80087ec:	41dfffff 	.word	0x41dfffff
 80087f0:	94a03595 	.word	0x94a03595
 80087f4:	3fcfffff 	.word	0x3fcfffff

080087f8 <_strtod_r>:
 80087f8:	4b01      	ldr	r3, [pc, #4]	@ (8008800 <_strtod_r+0x8>)
 80087fa:	f7ff ba19 	b.w	8007c30 <_strtod_l>
 80087fe:	bf00      	nop
 8008800:	20000068 	.word	0x20000068

08008804 <_strtol_l.constprop.0>:
 8008804:	2b24      	cmp	r3, #36	@ 0x24
 8008806:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800880a:	4686      	mov	lr, r0
 800880c:	4690      	mov	r8, r2
 800880e:	d801      	bhi.n	8008814 <_strtol_l.constprop.0+0x10>
 8008810:	2b01      	cmp	r3, #1
 8008812:	d106      	bne.n	8008822 <_strtol_l.constprop.0+0x1e>
 8008814:	f7fd fdbc 	bl	8006390 <__errno>
 8008818:	2316      	movs	r3, #22
 800881a:	6003      	str	r3, [r0, #0]
 800881c:	2000      	movs	r0, #0
 800881e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008822:	4834      	ldr	r0, [pc, #208]	@ (80088f4 <_strtol_l.constprop.0+0xf0>)
 8008824:	460d      	mov	r5, r1
 8008826:	462a      	mov	r2, r5
 8008828:	f815 4b01 	ldrb.w	r4, [r5], #1
 800882c:	5d06      	ldrb	r6, [r0, r4]
 800882e:	f016 0608 	ands.w	r6, r6, #8
 8008832:	d1f8      	bne.n	8008826 <_strtol_l.constprop.0+0x22>
 8008834:	2c2d      	cmp	r4, #45	@ 0x2d
 8008836:	d12d      	bne.n	8008894 <_strtol_l.constprop.0+0x90>
 8008838:	782c      	ldrb	r4, [r5, #0]
 800883a:	2601      	movs	r6, #1
 800883c:	1c95      	adds	r5, r2, #2
 800883e:	f033 0210 	bics.w	r2, r3, #16
 8008842:	d109      	bne.n	8008858 <_strtol_l.constprop.0+0x54>
 8008844:	2c30      	cmp	r4, #48	@ 0x30
 8008846:	d12a      	bne.n	800889e <_strtol_l.constprop.0+0x9a>
 8008848:	782a      	ldrb	r2, [r5, #0]
 800884a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800884e:	2a58      	cmp	r2, #88	@ 0x58
 8008850:	d125      	bne.n	800889e <_strtol_l.constprop.0+0x9a>
 8008852:	786c      	ldrb	r4, [r5, #1]
 8008854:	2310      	movs	r3, #16
 8008856:	3502      	adds	r5, #2
 8008858:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800885c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008860:	2200      	movs	r2, #0
 8008862:	fbbc f9f3 	udiv	r9, ip, r3
 8008866:	4610      	mov	r0, r2
 8008868:	fb03 ca19 	mls	sl, r3, r9, ip
 800886c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008870:	2f09      	cmp	r7, #9
 8008872:	d81b      	bhi.n	80088ac <_strtol_l.constprop.0+0xa8>
 8008874:	463c      	mov	r4, r7
 8008876:	42a3      	cmp	r3, r4
 8008878:	dd27      	ble.n	80088ca <_strtol_l.constprop.0+0xc6>
 800887a:	1c57      	adds	r7, r2, #1
 800887c:	d007      	beq.n	800888e <_strtol_l.constprop.0+0x8a>
 800887e:	4581      	cmp	r9, r0
 8008880:	d320      	bcc.n	80088c4 <_strtol_l.constprop.0+0xc0>
 8008882:	d101      	bne.n	8008888 <_strtol_l.constprop.0+0x84>
 8008884:	45a2      	cmp	sl, r4
 8008886:	db1d      	blt.n	80088c4 <_strtol_l.constprop.0+0xc0>
 8008888:	fb00 4003 	mla	r0, r0, r3, r4
 800888c:	2201      	movs	r2, #1
 800888e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008892:	e7eb      	b.n	800886c <_strtol_l.constprop.0+0x68>
 8008894:	2c2b      	cmp	r4, #43	@ 0x2b
 8008896:	bf04      	itt	eq
 8008898:	782c      	ldrbeq	r4, [r5, #0]
 800889a:	1c95      	addeq	r5, r2, #2
 800889c:	e7cf      	b.n	800883e <_strtol_l.constprop.0+0x3a>
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1da      	bne.n	8008858 <_strtol_l.constprop.0+0x54>
 80088a2:	2c30      	cmp	r4, #48	@ 0x30
 80088a4:	bf0c      	ite	eq
 80088a6:	2308      	moveq	r3, #8
 80088a8:	230a      	movne	r3, #10
 80088aa:	e7d5      	b.n	8008858 <_strtol_l.constprop.0+0x54>
 80088ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80088b0:	2f19      	cmp	r7, #25
 80088b2:	d801      	bhi.n	80088b8 <_strtol_l.constprop.0+0xb4>
 80088b4:	3c37      	subs	r4, #55	@ 0x37
 80088b6:	e7de      	b.n	8008876 <_strtol_l.constprop.0+0x72>
 80088b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80088bc:	2f19      	cmp	r7, #25
 80088be:	d804      	bhi.n	80088ca <_strtol_l.constprop.0+0xc6>
 80088c0:	3c57      	subs	r4, #87	@ 0x57
 80088c2:	e7d8      	b.n	8008876 <_strtol_l.constprop.0+0x72>
 80088c4:	f04f 32ff 	mov.w	r2, #4294967295
 80088c8:	e7e1      	b.n	800888e <_strtol_l.constprop.0+0x8a>
 80088ca:	1c53      	adds	r3, r2, #1
 80088cc:	d108      	bne.n	80088e0 <_strtol_l.constprop.0+0xdc>
 80088ce:	2322      	movs	r3, #34	@ 0x22
 80088d0:	f8ce 3000 	str.w	r3, [lr]
 80088d4:	4660      	mov	r0, ip
 80088d6:	f1b8 0f00 	cmp.w	r8, #0
 80088da:	d0a0      	beq.n	800881e <_strtol_l.constprop.0+0x1a>
 80088dc:	1e69      	subs	r1, r5, #1
 80088de:	e006      	b.n	80088ee <_strtol_l.constprop.0+0xea>
 80088e0:	b106      	cbz	r6, 80088e4 <_strtol_l.constprop.0+0xe0>
 80088e2:	4240      	negs	r0, r0
 80088e4:	f1b8 0f00 	cmp.w	r8, #0
 80088e8:	d099      	beq.n	800881e <_strtol_l.constprop.0+0x1a>
 80088ea:	2a00      	cmp	r2, #0
 80088ec:	d1f6      	bne.n	80088dc <_strtol_l.constprop.0+0xd8>
 80088ee:	f8c8 1000 	str.w	r1, [r8]
 80088f2:	e794      	b.n	800881e <_strtol_l.constprop.0+0x1a>
 80088f4:	08009d91 	.word	0x08009d91

080088f8 <_strtol_r>:
 80088f8:	f7ff bf84 	b.w	8008804 <_strtol_l.constprop.0>

080088fc <__ssputs_r>:
 80088fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008900:	688e      	ldr	r6, [r1, #8]
 8008902:	461f      	mov	r7, r3
 8008904:	42be      	cmp	r6, r7
 8008906:	680b      	ldr	r3, [r1, #0]
 8008908:	4682      	mov	sl, r0
 800890a:	460c      	mov	r4, r1
 800890c:	4690      	mov	r8, r2
 800890e:	d82d      	bhi.n	800896c <__ssputs_r+0x70>
 8008910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008914:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008918:	d026      	beq.n	8008968 <__ssputs_r+0x6c>
 800891a:	6965      	ldr	r5, [r4, #20]
 800891c:	6909      	ldr	r1, [r1, #16]
 800891e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008922:	eba3 0901 	sub.w	r9, r3, r1
 8008926:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800892a:	1c7b      	adds	r3, r7, #1
 800892c:	444b      	add	r3, r9
 800892e:	106d      	asrs	r5, r5, #1
 8008930:	429d      	cmp	r5, r3
 8008932:	bf38      	it	cc
 8008934:	461d      	movcc	r5, r3
 8008936:	0553      	lsls	r3, r2, #21
 8008938:	d527      	bpl.n	800898a <__ssputs_r+0x8e>
 800893a:	4629      	mov	r1, r5
 800893c:	f7fe fc1c 	bl	8007178 <_malloc_r>
 8008940:	4606      	mov	r6, r0
 8008942:	b360      	cbz	r0, 800899e <__ssputs_r+0xa2>
 8008944:	6921      	ldr	r1, [r4, #16]
 8008946:	464a      	mov	r2, r9
 8008948:	f000 fa18 	bl	8008d7c <memcpy>
 800894c:	89a3      	ldrh	r3, [r4, #12]
 800894e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008956:	81a3      	strh	r3, [r4, #12]
 8008958:	6126      	str	r6, [r4, #16]
 800895a:	6165      	str	r5, [r4, #20]
 800895c:	444e      	add	r6, r9
 800895e:	eba5 0509 	sub.w	r5, r5, r9
 8008962:	6026      	str	r6, [r4, #0]
 8008964:	60a5      	str	r5, [r4, #8]
 8008966:	463e      	mov	r6, r7
 8008968:	42be      	cmp	r6, r7
 800896a:	d900      	bls.n	800896e <__ssputs_r+0x72>
 800896c:	463e      	mov	r6, r7
 800896e:	6820      	ldr	r0, [r4, #0]
 8008970:	4632      	mov	r2, r6
 8008972:	4641      	mov	r1, r8
 8008974:	f000 f9c6 	bl	8008d04 <memmove>
 8008978:	68a3      	ldr	r3, [r4, #8]
 800897a:	1b9b      	subs	r3, r3, r6
 800897c:	60a3      	str	r3, [r4, #8]
 800897e:	6823      	ldr	r3, [r4, #0]
 8008980:	4433      	add	r3, r6
 8008982:	6023      	str	r3, [r4, #0]
 8008984:	2000      	movs	r0, #0
 8008986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800898a:	462a      	mov	r2, r5
 800898c:	f000 fd89 	bl	80094a2 <_realloc_r>
 8008990:	4606      	mov	r6, r0
 8008992:	2800      	cmp	r0, #0
 8008994:	d1e0      	bne.n	8008958 <__ssputs_r+0x5c>
 8008996:	6921      	ldr	r1, [r4, #16]
 8008998:	4650      	mov	r0, sl
 800899a:	f7fe fb79 	bl	8007090 <_free_r>
 800899e:	230c      	movs	r3, #12
 80089a0:	f8ca 3000 	str.w	r3, [sl]
 80089a4:	89a3      	ldrh	r3, [r4, #12]
 80089a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089aa:	81a3      	strh	r3, [r4, #12]
 80089ac:	f04f 30ff 	mov.w	r0, #4294967295
 80089b0:	e7e9      	b.n	8008986 <__ssputs_r+0x8a>
	...

080089b4 <_svfiprintf_r>:
 80089b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b8:	4698      	mov	r8, r3
 80089ba:	898b      	ldrh	r3, [r1, #12]
 80089bc:	061b      	lsls	r3, r3, #24
 80089be:	b09d      	sub	sp, #116	@ 0x74
 80089c0:	4607      	mov	r7, r0
 80089c2:	460d      	mov	r5, r1
 80089c4:	4614      	mov	r4, r2
 80089c6:	d510      	bpl.n	80089ea <_svfiprintf_r+0x36>
 80089c8:	690b      	ldr	r3, [r1, #16]
 80089ca:	b973      	cbnz	r3, 80089ea <_svfiprintf_r+0x36>
 80089cc:	2140      	movs	r1, #64	@ 0x40
 80089ce:	f7fe fbd3 	bl	8007178 <_malloc_r>
 80089d2:	6028      	str	r0, [r5, #0]
 80089d4:	6128      	str	r0, [r5, #16]
 80089d6:	b930      	cbnz	r0, 80089e6 <_svfiprintf_r+0x32>
 80089d8:	230c      	movs	r3, #12
 80089da:	603b      	str	r3, [r7, #0]
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295
 80089e0:	b01d      	add	sp, #116	@ 0x74
 80089e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e6:	2340      	movs	r3, #64	@ 0x40
 80089e8:	616b      	str	r3, [r5, #20]
 80089ea:	2300      	movs	r3, #0
 80089ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80089ee:	2320      	movs	r3, #32
 80089f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80089f8:	2330      	movs	r3, #48	@ 0x30
 80089fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b98 <_svfiprintf_r+0x1e4>
 80089fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a02:	f04f 0901 	mov.w	r9, #1
 8008a06:	4623      	mov	r3, r4
 8008a08:	469a      	mov	sl, r3
 8008a0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a0e:	b10a      	cbz	r2, 8008a14 <_svfiprintf_r+0x60>
 8008a10:	2a25      	cmp	r2, #37	@ 0x25
 8008a12:	d1f9      	bne.n	8008a08 <_svfiprintf_r+0x54>
 8008a14:	ebba 0b04 	subs.w	fp, sl, r4
 8008a18:	d00b      	beq.n	8008a32 <_svfiprintf_r+0x7e>
 8008a1a:	465b      	mov	r3, fp
 8008a1c:	4622      	mov	r2, r4
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4638      	mov	r0, r7
 8008a22:	f7ff ff6b 	bl	80088fc <__ssputs_r>
 8008a26:	3001      	adds	r0, #1
 8008a28:	f000 80a7 	beq.w	8008b7a <_svfiprintf_r+0x1c6>
 8008a2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a2e:	445a      	add	r2, fp
 8008a30:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a32:	f89a 3000 	ldrb.w	r3, [sl]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	f000 809f 	beq.w	8008b7a <_svfiprintf_r+0x1c6>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a46:	f10a 0a01 	add.w	sl, sl, #1
 8008a4a:	9304      	str	r3, [sp, #16]
 8008a4c:	9307      	str	r3, [sp, #28]
 8008a4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a52:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a54:	4654      	mov	r4, sl
 8008a56:	2205      	movs	r2, #5
 8008a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a5c:	484e      	ldr	r0, [pc, #312]	@ (8008b98 <_svfiprintf_r+0x1e4>)
 8008a5e:	f7f7 fbd7 	bl	8000210 <memchr>
 8008a62:	9a04      	ldr	r2, [sp, #16]
 8008a64:	b9d8      	cbnz	r0, 8008a9e <_svfiprintf_r+0xea>
 8008a66:	06d0      	lsls	r0, r2, #27
 8008a68:	bf44      	itt	mi
 8008a6a:	2320      	movmi	r3, #32
 8008a6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a70:	0711      	lsls	r1, r2, #28
 8008a72:	bf44      	itt	mi
 8008a74:	232b      	movmi	r3, #43	@ 0x2b
 8008a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a80:	d015      	beq.n	8008aae <_svfiprintf_r+0xfa>
 8008a82:	9a07      	ldr	r2, [sp, #28]
 8008a84:	4654      	mov	r4, sl
 8008a86:	2000      	movs	r0, #0
 8008a88:	f04f 0c0a 	mov.w	ip, #10
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a92:	3b30      	subs	r3, #48	@ 0x30
 8008a94:	2b09      	cmp	r3, #9
 8008a96:	d94b      	bls.n	8008b30 <_svfiprintf_r+0x17c>
 8008a98:	b1b0      	cbz	r0, 8008ac8 <_svfiprintf_r+0x114>
 8008a9a:	9207      	str	r2, [sp, #28]
 8008a9c:	e014      	b.n	8008ac8 <_svfiprintf_r+0x114>
 8008a9e:	eba0 0308 	sub.w	r3, r0, r8
 8008aa2:	fa09 f303 	lsl.w	r3, r9, r3
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	9304      	str	r3, [sp, #16]
 8008aaa:	46a2      	mov	sl, r4
 8008aac:	e7d2      	b.n	8008a54 <_svfiprintf_r+0xa0>
 8008aae:	9b03      	ldr	r3, [sp, #12]
 8008ab0:	1d19      	adds	r1, r3, #4
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	9103      	str	r1, [sp, #12]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	bfbb      	ittet	lt
 8008aba:	425b      	neglt	r3, r3
 8008abc:	f042 0202 	orrlt.w	r2, r2, #2
 8008ac0:	9307      	strge	r3, [sp, #28]
 8008ac2:	9307      	strlt	r3, [sp, #28]
 8008ac4:	bfb8      	it	lt
 8008ac6:	9204      	strlt	r2, [sp, #16]
 8008ac8:	7823      	ldrb	r3, [r4, #0]
 8008aca:	2b2e      	cmp	r3, #46	@ 0x2e
 8008acc:	d10a      	bne.n	8008ae4 <_svfiprintf_r+0x130>
 8008ace:	7863      	ldrb	r3, [r4, #1]
 8008ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ad2:	d132      	bne.n	8008b3a <_svfiprintf_r+0x186>
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	1d1a      	adds	r2, r3, #4
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	9203      	str	r2, [sp, #12]
 8008adc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ae0:	3402      	adds	r4, #2
 8008ae2:	9305      	str	r3, [sp, #20]
 8008ae4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ba8 <_svfiprintf_r+0x1f4>
 8008ae8:	7821      	ldrb	r1, [r4, #0]
 8008aea:	2203      	movs	r2, #3
 8008aec:	4650      	mov	r0, sl
 8008aee:	f7f7 fb8f 	bl	8000210 <memchr>
 8008af2:	b138      	cbz	r0, 8008b04 <_svfiprintf_r+0x150>
 8008af4:	9b04      	ldr	r3, [sp, #16]
 8008af6:	eba0 000a 	sub.w	r0, r0, sl
 8008afa:	2240      	movs	r2, #64	@ 0x40
 8008afc:	4082      	lsls	r2, r0
 8008afe:	4313      	orrs	r3, r2
 8008b00:	3401      	adds	r4, #1
 8008b02:	9304      	str	r3, [sp, #16]
 8008b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b08:	4824      	ldr	r0, [pc, #144]	@ (8008b9c <_svfiprintf_r+0x1e8>)
 8008b0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b0e:	2206      	movs	r2, #6
 8008b10:	f7f7 fb7e 	bl	8000210 <memchr>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d036      	beq.n	8008b86 <_svfiprintf_r+0x1d2>
 8008b18:	4b21      	ldr	r3, [pc, #132]	@ (8008ba0 <_svfiprintf_r+0x1ec>)
 8008b1a:	bb1b      	cbnz	r3, 8008b64 <_svfiprintf_r+0x1b0>
 8008b1c:	9b03      	ldr	r3, [sp, #12]
 8008b1e:	3307      	adds	r3, #7
 8008b20:	f023 0307 	bic.w	r3, r3, #7
 8008b24:	3308      	adds	r3, #8
 8008b26:	9303      	str	r3, [sp, #12]
 8008b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b2a:	4433      	add	r3, r6
 8008b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b2e:	e76a      	b.n	8008a06 <_svfiprintf_r+0x52>
 8008b30:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b34:	460c      	mov	r4, r1
 8008b36:	2001      	movs	r0, #1
 8008b38:	e7a8      	b.n	8008a8c <_svfiprintf_r+0xd8>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	3401      	adds	r4, #1
 8008b3e:	9305      	str	r3, [sp, #20]
 8008b40:	4619      	mov	r1, r3
 8008b42:	f04f 0c0a 	mov.w	ip, #10
 8008b46:	4620      	mov	r0, r4
 8008b48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b4c:	3a30      	subs	r2, #48	@ 0x30
 8008b4e:	2a09      	cmp	r2, #9
 8008b50:	d903      	bls.n	8008b5a <_svfiprintf_r+0x1a6>
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d0c6      	beq.n	8008ae4 <_svfiprintf_r+0x130>
 8008b56:	9105      	str	r1, [sp, #20]
 8008b58:	e7c4      	b.n	8008ae4 <_svfiprintf_r+0x130>
 8008b5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b5e:	4604      	mov	r4, r0
 8008b60:	2301      	movs	r3, #1
 8008b62:	e7f0      	b.n	8008b46 <_svfiprintf_r+0x192>
 8008b64:	ab03      	add	r3, sp, #12
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	462a      	mov	r2, r5
 8008b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ba4 <_svfiprintf_r+0x1f0>)
 8008b6c:	a904      	add	r1, sp, #16
 8008b6e:	4638      	mov	r0, r7
 8008b70:	f7fc fcca 	bl	8005508 <_printf_float>
 8008b74:	1c42      	adds	r2, r0, #1
 8008b76:	4606      	mov	r6, r0
 8008b78:	d1d6      	bne.n	8008b28 <_svfiprintf_r+0x174>
 8008b7a:	89ab      	ldrh	r3, [r5, #12]
 8008b7c:	065b      	lsls	r3, r3, #25
 8008b7e:	f53f af2d 	bmi.w	80089dc <_svfiprintf_r+0x28>
 8008b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b84:	e72c      	b.n	80089e0 <_svfiprintf_r+0x2c>
 8008b86:	ab03      	add	r3, sp, #12
 8008b88:	9300      	str	r3, [sp, #0]
 8008b8a:	462a      	mov	r2, r5
 8008b8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ba4 <_svfiprintf_r+0x1f0>)
 8008b8e:	a904      	add	r1, sp, #16
 8008b90:	4638      	mov	r0, r7
 8008b92:	f7fc ff51 	bl	8005a38 <_printf_i>
 8008b96:	e7ed      	b.n	8008b74 <_svfiprintf_r+0x1c0>
 8008b98:	08009e91 	.word	0x08009e91
 8008b9c:	08009e9b 	.word	0x08009e9b
 8008ba0:	08005509 	.word	0x08005509
 8008ba4:	080088fd 	.word	0x080088fd
 8008ba8:	08009e97 	.word	0x08009e97

08008bac <__sflush_r>:
 8008bac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb4:	0716      	lsls	r6, r2, #28
 8008bb6:	4605      	mov	r5, r0
 8008bb8:	460c      	mov	r4, r1
 8008bba:	d454      	bmi.n	8008c66 <__sflush_r+0xba>
 8008bbc:	684b      	ldr	r3, [r1, #4]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	dc02      	bgt.n	8008bc8 <__sflush_r+0x1c>
 8008bc2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	dd48      	ble.n	8008c5a <__sflush_r+0xae>
 8008bc8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bca:	2e00      	cmp	r6, #0
 8008bcc:	d045      	beq.n	8008c5a <__sflush_r+0xae>
 8008bce:	2300      	movs	r3, #0
 8008bd0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008bd4:	682f      	ldr	r7, [r5, #0]
 8008bd6:	6a21      	ldr	r1, [r4, #32]
 8008bd8:	602b      	str	r3, [r5, #0]
 8008bda:	d030      	beq.n	8008c3e <__sflush_r+0x92>
 8008bdc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008bde:	89a3      	ldrh	r3, [r4, #12]
 8008be0:	0759      	lsls	r1, r3, #29
 8008be2:	d505      	bpl.n	8008bf0 <__sflush_r+0x44>
 8008be4:	6863      	ldr	r3, [r4, #4]
 8008be6:	1ad2      	subs	r2, r2, r3
 8008be8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bea:	b10b      	cbz	r3, 8008bf0 <__sflush_r+0x44>
 8008bec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bee:	1ad2      	subs	r2, r2, r3
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bf4:	6a21      	ldr	r1, [r4, #32]
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	47b0      	blx	r6
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	d106      	bne.n	8008c0e <__sflush_r+0x62>
 8008c00:	6829      	ldr	r1, [r5, #0]
 8008c02:	291d      	cmp	r1, #29
 8008c04:	d82b      	bhi.n	8008c5e <__sflush_r+0xb2>
 8008c06:	4a2a      	ldr	r2, [pc, #168]	@ (8008cb0 <__sflush_r+0x104>)
 8008c08:	410a      	asrs	r2, r1
 8008c0a:	07d6      	lsls	r6, r2, #31
 8008c0c:	d427      	bmi.n	8008c5e <__sflush_r+0xb2>
 8008c0e:	2200      	movs	r2, #0
 8008c10:	6062      	str	r2, [r4, #4]
 8008c12:	04d9      	lsls	r1, r3, #19
 8008c14:	6922      	ldr	r2, [r4, #16]
 8008c16:	6022      	str	r2, [r4, #0]
 8008c18:	d504      	bpl.n	8008c24 <__sflush_r+0x78>
 8008c1a:	1c42      	adds	r2, r0, #1
 8008c1c:	d101      	bne.n	8008c22 <__sflush_r+0x76>
 8008c1e:	682b      	ldr	r3, [r5, #0]
 8008c20:	b903      	cbnz	r3, 8008c24 <__sflush_r+0x78>
 8008c22:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c26:	602f      	str	r7, [r5, #0]
 8008c28:	b1b9      	cbz	r1, 8008c5a <__sflush_r+0xae>
 8008c2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c2e:	4299      	cmp	r1, r3
 8008c30:	d002      	beq.n	8008c38 <__sflush_r+0x8c>
 8008c32:	4628      	mov	r0, r5
 8008c34:	f7fe fa2c 	bl	8007090 <_free_r>
 8008c38:	2300      	movs	r3, #0
 8008c3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c3c:	e00d      	b.n	8008c5a <__sflush_r+0xae>
 8008c3e:	2301      	movs	r3, #1
 8008c40:	4628      	mov	r0, r5
 8008c42:	47b0      	blx	r6
 8008c44:	4602      	mov	r2, r0
 8008c46:	1c50      	adds	r0, r2, #1
 8008c48:	d1c9      	bne.n	8008bde <__sflush_r+0x32>
 8008c4a:	682b      	ldr	r3, [r5, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d0c6      	beq.n	8008bde <__sflush_r+0x32>
 8008c50:	2b1d      	cmp	r3, #29
 8008c52:	d001      	beq.n	8008c58 <__sflush_r+0xac>
 8008c54:	2b16      	cmp	r3, #22
 8008c56:	d11e      	bne.n	8008c96 <__sflush_r+0xea>
 8008c58:	602f      	str	r7, [r5, #0]
 8008c5a:	2000      	movs	r0, #0
 8008c5c:	e022      	b.n	8008ca4 <__sflush_r+0xf8>
 8008c5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c62:	b21b      	sxth	r3, r3
 8008c64:	e01b      	b.n	8008c9e <__sflush_r+0xf2>
 8008c66:	690f      	ldr	r7, [r1, #16]
 8008c68:	2f00      	cmp	r7, #0
 8008c6a:	d0f6      	beq.n	8008c5a <__sflush_r+0xae>
 8008c6c:	0793      	lsls	r3, r2, #30
 8008c6e:	680e      	ldr	r6, [r1, #0]
 8008c70:	bf08      	it	eq
 8008c72:	694b      	ldreq	r3, [r1, #20]
 8008c74:	600f      	str	r7, [r1, #0]
 8008c76:	bf18      	it	ne
 8008c78:	2300      	movne	r3, #0
 8008c7a:	eba6 0807 	sub.w	r8, r6, r7
 8008c7e:	608b      	str	r3, [r1, #8]
 8008c80:	f1b8 0f00 	cmp.w	r8, #0
 8008c84:	dde9      	ble.n	8008c5a <__sflush_r+0xae>
 8008c86:	6a21      	ldr	r1, [r4, #32]
 8008c88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c8a:	4643      	mov	r3, r8
 8008c8c:	463a      	mov	r2, r7
 8008c8e:	4628      	mov	r0, r5
 8008c90:	47b0      	blx	r6
 8008c92:	2800      	cmp	r0, #0
 8008c94:	dc08      	bgt.n	8008ca8 <__sflush_r+0xfc>
 8008c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c9e:	81a3      	strh	r3, [r4, #12]
 8008ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ca8:	4407      	add	r7, r0
 8008caa:	eba8 0800 	sub.w	r8, r8, r0
 8008cae:	e7e7      	b.n	8008c80 <__sflush_r+0xd4>
 8008cb0:	dfbffffe 	.word	0xdfbffffe

08008cb4 <_fflush_r>:
 8008cb4:	b538      	push	{r3, r4, r5, lr}
 8008cb6:	690b      	ldr	r3, [r1, #16]
 8008cb8:	4605      	mov	r5, r0
 8008cba:	460c      	mov	r4, r1
 8008cbc:	b913      	cbnz	r3, 8008cc4 <_fflush_r+0x10>
 8008cbe:	2500      	movs	r5, #0
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	bd38      	pop	{r3, r4, r5, pc}
 8008cc4:	b118      	cbz	r0, 8008cce <_fflush_r+0x1a>
 8008cc6:	6a03      	ldr	r3, [r0, #32]
 8008cc8:	b90b      	cbnz	r3, 8008cce <_fflush_r+0x1a>
 8008cca:	f7fd fa75 	bl	80061b8 <__sinit>
 8008cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d0f3      	beq.n	8008cbe <_fflush_r+0xa>
 8008cd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008cd8:	07d0      	lsls	r0, r2, #31
 8008cda:	d404      	bmi.n	8008ce6 <_fflush_r+0x32>
 8008cdc:	0599      	lsls	r1, r3, #22
 8008cde:	d402      	bmi.n	8008ce6 <_fflush_r+0x32>
 8008ce0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ce2:	f7fd fb80 	bl	80063e6 <__retarget_lock_acquire_recursive>
 8008ce6:	4628      	mov	r0, r5
 8008ce8:	4621      	mov	r1, r4
 8008cea:	f7ff ff5f 	bl	8008bac <__sflush_r>
 8008cee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cf0:	07da      	lsls	r2, r3, #31
 8008cf2:	4605      	mov	r5, r0
 8008cf4:	d4e4      	bmi.n	8008cc0 <_fflush_r+0xc>
 8008cf6:	89a3      	ldrh	r3, [r4, #12]
 8008cf8:	059b      	lsls	r3, r3, #22
 8008cfa:	d4e1      	bmi.n	8008cc0 <_fflush_r+0xc>
 8008cfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cfe:	f7fd fb73 	bl	80063e8 <__retarget_lock_release_recursive>
 8008d02:	e7dd      	b.n	8008cc0 <_fflush_r+0xc>

08008d04 <memmove>:
 8008d04:	4288      	cmp	r0, r1
 8008d06:	b510      	push	{r4, lr}
 8008d08:	eb01 0402 	add.w	r4, r1, r2
 8008d0c:	d902      	bls.n	8008d14 <memmove+0x10>
 8008d0e:	4284      	cmp	r4, r0
 8008d10:	4623      	mov	r3, r4
 8008d12:	d807      	bhi.n	8008d24 <memmove+0x20>
 8008d14:	1e43      	subs	r3, r0, #1
 8008d16:	42a1      	cmp	r1, r4
 8008d18:	d008      	beq.n	8008d2c <memmove+0x28>
 8008d1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d22:	e7f8      	b.n	8008d16 <memmove+0x12>
 8008d24:	4402      	add	r2, r0
 8008d26:	4601      	mov	r1, r0
 8008d28:	428a      	cmp	r2, r1
 8008d2a:	d100      	bne.n	8008d2e <memmove+0x2a>
 8008d2c:	bd10      	pop	{r4, pc}
 8008d2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d36:	e7f7      	b.n	8008d28 <memmove+0x24>

08008d38 <strncmp>:
 8008d38:	b510      	push	{r4, lr}
 8008d3a:	b16a      	cbz	r2, 8008d58 <strncmp+0x20>
 8008d3c:	3901      	subs	r1, #1
 8008d3e:	1884      	adds	r4, r0, r2
 8008d40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d44:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d103      	bne.n	8008d54 <strncmp+0x1c>
 8008d4c:	42a0      	cmp	r0, r4
 8008d4e:	d001      	beq.n	8008d54 <strncmp+0x1c>
 8008d50:	2a00      	cmp	r2, #0
 8008d52:	d1f5      	bne.n	8008d40 <strncmp+0x8>
 8008d54:	1ad0      	subs	r0, r2, r3
 8008d56:	bd10      	pop	{r4, pc}
 8008d58:	4610      	mov	r0, r2
 8008d5a:	e7fc      	b.n	8008d56 <strncmp+0x1e>

08008d5c <_sbrk_r>:
 8008d5c:	b538      	push	{r3, r4, r5, lr}
 8008d5e:	4d06      	ldr	r5, [pc, #24]	@ (8008d78 <_sbrk_r+0x1c>)
 8008d60:	2300      	movs	r3, #0
 8008d62:	4604      	mov	r4, r0
 8008d64:	4608      	mov	r0, r1
 8008d66:	602b      	str	r3, [r5, #0]
 8008d68:	f7f8 fef8 	bl	8001b5c <_sbrk>
 8008d6c:	1c43      	adds	r3, r0, #1
 8008d6e:	d102      	bne.n	8008d76 <_sbrk_r+0x1a>
 8008d70:	682b      	ldr	r3, [r5, #0]
 8008d72:	b103      	cbz	r3, 8008d76 <_sbrk_r+0x1a>
 8008d74:	6023      	str	r3, [r4, #0]
 8008d76:	bd38      	pop	{r3, r4, r5, pc}
 8008d78:	200004e4 	.word	0x200004e4

08008d7c <memcpy>:
 8008d7c:	440a      	add	r2, r1
 8008d7e:	4291      	cmp	r1, r2
 8008d80:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d84:	d100      	bne.n	8008d88 <memcpy+0xc>
 8008d86:	4770      	bx	lr
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d92:	4291      	cmp	r1, r2
 8008d94:	d1f9      	bne.n	8008d8a <memcpy+0xe>
 8008d96:	bd10      	pop	{r4, pc}

08008d98 <nan>:
 8008d98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008da0 <nan+0x8>
 8008d9c:	4770      	bx	lr
 8008d9e:	bf00      	nop
 8008da0:	00000000 	.word	0x00000000
 8008da4:	7ff80000 	.word	0x7ff80000

08008da8 <__assert_func>:
 8008da8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008daa:	4614      	mov	r4, r2
 8008dac:	461a      	mov	r2, r3
 8008dae:	4b09      	ldr	r3, [pc, #36]	@ (8008dd4 <__assert_func+0x2c>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4605      	mov	r5, r0
 8008db4:	68d8      	ldr	r0, [r3, #12]
 8008db6:	b954      	cbnz	r4, 8008dce <__assert_func+0x26>
 8008db8:	4b07      	ldr	r3, [pc, #28]	@ (8008dd8 <__assert_func+0x30>)
 8008dba:	461c      	mov	r4, r3
 8008dbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008dc0:	9100      	str	r1, [sp, #0]
 8008dc2:	462b      	mov	r3, r5
 8008dc4:	4905      	ldr	r1, [pc, #20]	@ (8008ddc <__assert_func+0x34>)
 8008dc6:	f000 fba7 	bl	8009518 <fiprintf>
 8008dca:	f000 fbb7 	bl	800953c <abort>
 8008dce:	4b04      	ldr	r3, [pc, #16]	@ (8008de0 <__assert_func+0x38>)
 8008dd0:	e7f4      	b.n	8008dbc <__assert_func+0x14>
 8008dd2:	bf00      	nop
 8008dd4:	20000018 	.word	0x20000018
 8008dd8:	08009ee5 	.word	0x08009ee5
 8008ddc:	08009eb7 	.word	0x08009eb7
 8008de0:	08009eaa 	.word	0x08009eaa

08008de4 <_calloc_r>:
 8008de4:	b570      	push	{r4, r5, r6, lr}
 8008de6:	fba1 5402 	umull	r5, r4, r1, r2
 8008dea:	b93c      	cbnz	r4, 8008dfc <_calloc_r+0x18>
 8008dec:	4629      	mov	r1, r5
 8008dee:	f7fe f9c3 	bl	8007178 <_malloc_r>
 8008df2:	4606      	mov	r6, r0
 8008df4:	b928      	cbnz	r0, 8008e02 <_calloc_r+0x1e>
 8008df6:	2600      	movs	r6, #0
 8008df8:	4630      	mov	r0, r6
 8008dfa:	bd70      	pop	{r4, r5, r6, pc}
 8008dfc:	220c      	movs	r2, #12
 8008dfe:	6002      	str	r2, [r0, #0]
 8008e00:	e7f9      	b.n	8008df6 <_calloc_r+0x12>
 8008e02:	462a      	mov	r2, r5
 8008e04:	4621      	mov	r1, r4
 8008e06:	f7fd fa70 	bl	80062ea <memset>
 8008e0a:	e7f5      	b.n	8008df8 <_calloc_r+0x14>

08008e0c <rshift>:
 8008e0c:	6903      	ldr	r3, [r0, #16]
 8008e0e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e16:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e1a:	f100 0414 	add.w	r4, r0, #20
 8008e1e:	dd45      	ble.n	8008eac <rshift+0xa0>
 8008e20:	f011 011f 	ands.w	r1, r1, #31
 8008e24:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e28:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e2c:	d10c      	bne.n	8008e48 <rshift+0x3c>
 8008e2e:	f100 0710 	add.w	r7, r0, #16
 8008e32:	4629      	mov	r1, r5
 8008e34:	42b1      	cmp	r1, r6
 8008e36:	d334      	bcc.n	8008ea2 <rshift+0x96>
 8008e38:	1a9b      	subs	r3, r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	1eea      	subs	r2, r5, #3
 8008e3e:	4296      	cmp	r6, r2
 8008e40:	bf38      	it	cc
 8008e42:	2300      	movcc	r3, #0
 8008e44:	4423      	add	r3, r4
 8008e46:	e015      	b.n	8008e74 <rshift+0x68>
 8008e48:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008e4c:	f1c1 0820 	rsb	r8, r1, #32
 8008e50:	40cf      	lsrs	r7, r1
 8008e52:	f105 0e04 	add.w	lr, r5, #4
 8008e56:	46a1      	mov	r9, r4
 8008e58:	4576      	cmp	r6, lr
 8008e5a:	46f4      	mov	ip, lr
 8008e5c:	d815      	bhi.n	8008e8a <rshift+0x7e>
 8008e5e:	1a9a      	subs	r2, r3, r2
 8008e60:	0092      	lsls	r2, r2, #2
 8008e62:	3a04      	subs	r2, #4
 8008e64:	3501      	adds	r5, #1
 8008e66:	42ae      	cmp	r6, r5
 8008e68:	bf38      	it	cc
 8008e6a:	2200      	movcc	r2, #0
 8008e6c:	18a3      	adds	r3, r4, r2
 8008e6e:	50a7      	str	r7, [r4, r2]
 8008e70:	b107      	cbz	r7, 8008e74 <rshift+0x68>
 8008e72:	3304      	adds	r3, #4
 8008e74:	1b1a      	subs	r2, r3, r4
 8008e76:	42a3      	cmp	r3, r4
 8008e78:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008e7c:	bf08      	it	eq
 8008e7e:	2300      	moveq	r3, #0
 8008e80:	6102      	str	r2, [r0, #16]
 8008e82:	bf08      	it	eq
 8008e84:	6143      	streq	r3, [r0, #20]
 8008e86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e8a:	f8dc c000 	ldr.w	ip, [ip]
 8008e8e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008e92:	ea4c 0707 	orr.w	r7, ip, r7
 8008e96:	f849 7b04 	str.w	r7, [r9], #4
 8008e9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e9e:	40cf      	lsrs	r7, r1
 8008ea0:	e7da      	b.n	8008e58 <rshift+0x4c>
 8008ea2:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ea6:	f847 cf04 	str.w	ip, [r7, #4]!
 8008eaa:	e7c3      	b.n	8008e34 <rshift+0x28>
 8008eac:	4623      	mov	r3, r4
 8008eae:	e7e1      	b.n	8008e74 <rshift+0x68>

08008eb0 <__hexdig_fun>:
 8008eb0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008eb4:	2b09      	cmp	r3, #9
 8008eb6:	d802      	bhi.n	8008ebe <__hexdig_fun+0xe>
 8008eb8:	3820      	subs	r0, #32
 8008eba:	b2c0      	uxtb	r0, r0
 8008ebc:	4770      	bx	lr
 8008ebe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008ec2:	2b05      	cmp	r3, #5
 8008ec4:	d801      	bhi.n	8008eca <__hexdig_fun+0x1a>
 8008ec6:	3847      	subs	r0, #71	@ 0x47
 8008ec8:	e7f7      	b.n	8008eba <__hexdig_fun+0xa>
 8008eca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008ece:	2b05      	cmp	r3, #5
 8008ed0:	d801      	bhi.n	8008ed6 <__hexdig_fun+0x26>
 8008ed2:	3827      	subs	r0, #39	@ 0x27
 8008ed4:	e7f1      	b.n	8008eba <__hexdig_fun+0xa>
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	4770      	bx	lr
	...

08008edc <__gethex>:
 8008edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee0:	b085      	sub	sp, #20
 8008ee2:	468a      	mov	sl, r1
 8008ee4:	9302      	str	r3, [sp, #8]
 8008ee6:	680b      	ldr	r3, [r1, #0]
 8008ee8:	9001      	str	r0, [sp, #4]
 8008eea:	4690      	mov	r8, r2
 8008eec:	1c9c      	adds	r4, r3, #2
 8008eee:	46a1      	mov	r9, r4
 8008ef0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008ef4:	2830      	cmp	r0, #48	@ 0x30
 8008ef6:	d0fa      	beq.n	8008eee <__gethex+0x12>
 8008ef8:	eba9 0303 	sub.w	r3, r9, r3
 8008efc:	f1a3 0b02 	sub.w	fp, r3, #2
 8008f00:	f7ff ffd6 	bl	8008eb0 <__hexdig_fun>
 8008f04:	4605      	mov	r5, r0
 8008f06:	2800      	cmp	r0, #0
 8008f08:	d168      	bne.n	8008fdc <__gethex+0x100>
 8008f0a:	49a0      	ldr	r1, [pc, #640]	@ (800918c <__gethex+0x2b0>)
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	4648      	mov	r0, r9
 8008f10:	f7ff ff12 	bl	8008d38 <strncmp>
 8008f14:	4607      	mov	r7, r0
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d167      	bne.n	8008fea <__gethex+0x10e>
 8008f1a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008f1e:	4626      	mov	r6, r4
 8008f20:	f7ff ffc6 	bl	8008eb0 <__hexdig_fun>
 8008f24:	2800      	cmp	r0, #0
 8008f26:	d062      	beq.n	8008fee <__gethex+0x112>
 8008f28:	4623      	mov	r3, r4
 8008f2a:	7818      	ldrb	r0, [r3, #0]
 8008f2c:	2830      	cmp	r0, #48	@ 0x30
 8008f2e:	4699      	mov	r9, r3
 8008f30:	f103 0301 	add.w	r3, r3, #1
 8008f34:	d0f9      	beq.n	8008f2a <__gethex+0x4e>
 8008f36:	f7ff ffbb 	bl	8008eb0 <__hexdig_fun>
 8008f3a:	fab0 f580 	clz	r5, r0
 8008f3e:	096d      	lsrs	r5, r5, #5
 8008f40:	f04f 0b01 	mov.w	fp, #1
 8008f44:	464a      	mov	r2, r9
 8008f46:	4616      	mov	r6, r2
 8008f48:	3201      	adds	r2, #1
 8008f4a:	7830      	ldrb	r0, [r6, #0]
 8008f4c:	f7ff ffb0 	bl	8008eb0 <__hexdig_fun>
 8008f50:	2800      	cmp	r0, #0
 8008f52:	d1f8      	bne.n	8008f46 <__gethex+0x6a>
 8008f54:	498d      	ldr	r1, [pc, #564]	@ (800918c <__gethex+0x2b0>)
 8008f56:	2201      	movs	r2, #1
 8008f58:	4630      	mov	r0, r6
 8008f5a:	f7ff feed 	bl	8008d38 <strncmp>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d13f      	bne.n	8008fe2 <__gethex+0x106>
 8008f62:	b944      	cbnz	r4, 8008f76 <__gethex+0x9a>
 8008f64:	1c74      	adds	r4, r6, #1
 8008f66:	4622      	mov	r2, r4
 8008f68:	4616      	mov	r6, r2
 8008f6a:	3201      	adds	r2, #1
 8008f6c:	7830      	ldrb	r0, [r6, #0]
 8008f6e:	f7ff ff9f 	bl	8008eb0 <__hexdig_fun>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d1f8      	bne.n	8008f68 <__gethex+0x8c>
 8008f76:	1ba4      	subs	r4, r4, r6
 8008f78:	00a7      	lsls	r7, r4, #2
 8008f7a:	7833      	ldrb	r3, [r6, #0]
 8008f7c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008f80:	2b50      	cmp	r3, #80	@ 0x50
 8008f82:	d13e      	bne.n	8009002 <__gethex+0x126>
 8008f84:	7873      	ldrb	r3, [r6, #1]
 8008f86:	2b2b      	cmp	r3, #43	@ 0x2b
 8008f88:	d033      	beq.n	8008ff2 <__gethex+0x116>
 8008f8a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008f8c:	d034      	beq.n	8008ff8 <__gethex+0x11c>
 8008f8e:	1c71      	adds	r1, r6, #1
 8008f90:	2400      	movs	r4, #0
 8008f92:	7808      	ldrb	r0, [r1, #0]
 8008f94:	f7ff ff8c 	bl	8008eb0 <__hexdig_fun>
 8008f98:	1e43      	subs	r3, r0, #1
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	2b18      	cmp	r3, #24
 8008f9e:	d830      	bhi.n	8009002 <__gethex+0x126>
 8008fa0:	f1a0 0210 	sub.w	r2, r0, #16
 8008fa4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008fa8:	f7ff ff82 	bl	8008eb0 <__hexdig_fun>
 8008fac:	f100 3cff 	add.w	ip, r0, #4294967295
 8008fb0:	fa5f fc8c 	uxtb.w	ip, ip
 8008fb4:	f1bc 0f18 	cmp.w	ip, #24
 8008fb8:	f04f 030a 	mov.w	r3, #10
 8008fbc:	d91e      	bls.n	8008ffc <__gethex+0x120>
 8008fbe:	b104      	cbz	r4, 8008fc2 <__gethex+0xe6>
 8008fc0:	4252      	negs	r2, r2
 8008fc2:	4417      	add	r7, r2
 8008fc4:	f8ca 1000 	str.w	r1, [sl]
 8008fc8:	b1ed      	cbz	r5, 8009006 <__gethex+0x12a>
 8008fca:	f1bb 0f00 	cmp.w	fp, #0
 8008fce:	bf0c      	ite	eq
 8008fd0:	2506      	moveq	r5, #6
 8008fd2:	2500      	movne	r5, #0
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	b005      	add	sp, #20
 8008fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fdc:	2500      	movs	r5, #0
 8008fde:	462c      	mov	r4, r5
 8008fe0:	e7b0      	b.n	8008f44 <__gethex+0x68>
 8008fe2:	2c00      	cmp	r4, #0
 8008fe4:	d1c7      	bne.n	8008f76 <__gethex+0x9a>
 8008fe6:	4627      	mov	r7, r4
 8008fe8:	e7c7      	b.n	8008f7a <__gethex+0x9e>
 8008fea:	464e      	mov	r6, r9
 8008fec:	462f      	mov	r7, r5
 8008fee:	2501      	movs	r5, #1
 8008ff0:	e7c3      	b.n	8008f7a <__gethex+0x9e>
 8008ff2:	2400      	movs	r4, #0
 8008ff4:	1cb1      	adds	r1, r6, #2
 8008ff6:	e7cc      	b.n	8008f92 <__gethex+0xb6>
 8008ff8:	2401      	movs	r4, #1
 8008ffa:	e7fb      	b.n	8008ff4 <__gethex+0x118>
 8008ffc:	fb03 0002 	mla	r0, r3, r2, r0
 8009000:	e7ce      	b.n	8008fa0 <__gethex+0xc4>
 8009002:	4631      	mov	r1, r6
 8009004:	e7de      	b.n	8008fc4 <__gethex+0xe8>
 8009006:	eba6 0309 	sub.w	r3, r6, r9
 800900a:	3b01      	subs	r3, #1
 800900c:	4629      	mov	r1, r5
 800900e:	2b07      	cmp	r3, #7
 8009010:	dc0a      	bgt.n	8009028 <__gethex+0x14c>
 8009012:	9801      	ldr	r0, [sp, #4]
 8009014:	f7fe f93c 	bl	8007290 <_Balloc>
 8009018:	4604      	mov	r4, r0
 800901a:	b940      	cbnz	r0, 800902e <__gethex+0x152>
 800901c:	4b5c      	ldr	r3, [pc, #368]	@ (8009190 <__gethex+0x2b4>)
 800901e:	4602      	mov	r2, r0
 8009020:	21e4      	movs	r1, #228	@ 0xe4
 8009022:	485c      	ldr	r0, [pc, #368]	@ (8009194 <__gethex+0x2b8>)
 8009024:	f7ff fec0 	bl	8008da8 <__assert_func>
 8009028:	3101      	adds	r1, #1
 800902a:	105b      	asrs	r3, r3, #1
 800902c:	e7ef      	b.n	800900e <__gethex+0x132>
 800902e:	f100 0a14 	add.w	sl, r0, #20
 8009032:	2300      	movs	r3, #0
 8009034:	4655      	mov	r5, sl
 8009036:	469b      	mov	fp, r3
 8009038:	45b1      	cmp	r9, r6
 800903a:	d337      	bcc.n	80090ac <__gethex+0x1d0>
 800903c:	f845 bb04 	str.w	fp, [r5], #4
 8009040:	eba5 050a 	sub.w	r5, r5, sl
 8009044:	10ad      	asrs	r5, r5, #2
 8009046:	6125      	str	r5, [r4, #16]
 8009048:	4658      	mov	r0, fp
 800904a:	f7fe fa13 	bl	8007474 <__hi0bits>
 800904e:	016d      	lsls	r5, r5, #5
 8009050:	f8d8 6000 	ldr.w	r6, [r8]
 8009054:	1a2d      	subs	r5, r5, r0
 8009056:	42b5      	cmp	r5, r6
 8009058:	dd54      	ble.n	8009104 <__gethex+0x228>
 800905a:	1bad      	subs	r5, r5, r6
 800905c:	4629      	mov	r1, r5
 800905e:	4620      	mov	r0, r4
 8009060:	f7fe fda7 	bl	8007bb2 <__any_on>
 8009064:	4681      	mov	r9, r0
 8009066:	b178      	cbz	r0, 8009088 <__gethex+0x1ac>
 8009068:	1e6b      	subs	r3, r5, #1
 800906a:	1159      	asrs	r1, r3, #5
 800906c:	f003 021f 	and.w	r2, r3, #31
 8009070:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009074:	f04f 0901 	mov.w	r9, #1
 8009078:	fa09 f202 	lsl.w	r2, r9, r2
 800907c:	420a      	tst	r2, r1
 800907e:	d003      	beq.n	8009088 <__gethex+0x1ac>
 8009080:	454b      	cmp	r3, r9
 8009082:	dc36      	bgt.n	80090f2 <__gethex+0x216>
 8009084:	f04f 0902 	mov.w	r9, #2
 8009088:	4629      	mov	r1, r5
 800908a:	4620      	mov	r0, r4
 800908c:	f7ff febe 	bl	8008e0c <rshift>
 8009090:	442f      	add	r7, r5
 8009092:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009096:	42bb      	cmp	r3, r7
 8009098:	da42      	bge.n	8009120 <__gethex+0x244>
 800909a:	9801      	ldr	r0, [sp, #4]
 800909c:	4621      	mov	r1, r4
 800909e:	f7fe f937 	bl	8007310 <_Bfree>
 80090a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80090a4:	2300      	movs	r3, #0
 80090a6:	6013      	str	r3, [r2, #0]
 80090a8:	25a3      	movs	r5, #163	@ 0xa3
 80090aa:	e793      	b.n	8008fd4 <__gethex+0xf8>
 80090ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80090b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80090b2:	d012      	beq.n	80090da <__gethex+0x1fe>
 80090b4:	2b20      	cmp	r3, #32
 80090b6:	d104      	bne.n	80090c2 <__gethex+0x1e6>
 80090b8:	f845 bb04 	str.w	fp, [r5], #4
 80090bc:	f04f 0b00 	mov.w	fp, #0
 80090c0:	465b      	mov	r3, fp
 80090c2:	7830      	ldrb	r0, [r6, #0]
 80090c4:	9303      	str	r3, [sp, #12]
 80090c6:	f7ff fef3 	bl	8008eb0 <__hexdig_fun>
 80090ca:	9b03      	ldr	r3, [sp, #12]
 80090cc:	f000 000f 	and.w	r0, r0, #15
 80090d0:	4098      	lsls	r0, r3
 80090d2:	ea4b 0b00 	orr.w	fp, fp, r0
 80090d6:	3304      	adds	r3, #4
 80090d8:	e7ae      	b.n	8009038 <__gethex+0x15c>
 80090da:	45b1      	cmp	r9, r6
 80090dc:	d8ea      	bhi.n	80090b4 <__gethex+0x1d8>
 80090de:	492b      	ldr	r1, [pc, #172]	@ (800918c <__gethex+0x2b0>)
 80090e0:	9303      	str	r3, [sp, #12]
 80090e2:	2201      	movs	r2, #1
 80090e4:	4630      	mov	r0, r6
 80090e6:	f7ff fe27 	bl	8008d38 <strncmp>
 80090ea:	9b03      	ldr	r3, [sp, #12]
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d1e1      	bne.n	80090b4 <__gethex+0x1d8>
 80090f0:	e7a2      	b.n	8009038 <__gethex+0x15c>
 80090f2:	1ea9      	subs	r1, r5, #2
 80090f4:	4620      	mov	r0, r4
 80090f6:	f7fe fd5c 	bl	8007bb2 <__any_on>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d0c2      	beq.n	8009084 <__gethex+0x1a8>
 80090fe:	f04f 0903 	mov.w	r9, #3
 8009102:	e7c1      	b.n	8009088 <__gethex+0x1ac>
 8009104:	da09      	bge.n	800911a <__gethex+0x23e>
 8009106:	1b75      	subs	r5, r6, r5
 8009108:	4621      	mov	r1, r4
 800910a:	9801      	ldr	r0, [sp, #4]
 800910c:	462a      	mov	r2, r5
 800910e:	f7fe fb17 	bl	8007740 <__lshift>
 8009112:	1b7f      	subs	r7, r7, r5
 8009114:	4604      	mov	r4, r0
 8009116:	f100 0a14 	add.w	sl, r0, #20
 800911a:	f04f 0900 	mov.w	r9, #0
 800911e:	e7b8      	b.n	8009092 <__gethex+0x1b6>
 8009120:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009124:	42bd      	cmp	r5, r7
 8009126:	dd6f      	ble.n	8009208 <__gethex+0x32c>
 8009128:	1bed      	subs	r5, r5, r7
 800912a:	42ae      	cmp	r6, r5
 800912c:	dc34      	bgt.n	8009198 <__gethex+0x2bc>
 800912e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009132:	2b02      	cmp	r3, #2
 8009134:	d022      	beq.n	800917c <__gethex+0x2a0>
 8009136:	2b03      	cmp	r3, #3
 8009138:	d024      	beq.n	8009184 <__gethex+0x2a8>
 800913a:	2b01      	cmp	r3, #1
 800913c:	d115      	bne.n	800916a <__gethex+0x28e>
 800913e:	42ae      	cmp	r6, r5
 8009140:	d113      	bne.n	800916a <__gethex+0x28e>
 8009142:	2e01      	cmp	r6, #1
 8009144:	d10b      	bne.n	800915e <__gethex+0x282>
 8009146:	9a02      	ldr	r2, [sp, #8]
 8009148:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800914c:	6013      	str	r3, [r2, #0]
 800914e:	2301      	movs	r3, #1
 8009150:	6123      	str	r3, [r4, #16]
 8009152:	f8ca 3000 	str.w	r3, [sl]
 8009156:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009158:	2562      	movs	r5, #98	@ 0x62
 800915a:	601c      	str	r4, [r3, #0]
 800915c:	e73a      	b.n	8008fd4 <__gethex+0xf8>
 800915e:	1e71      	subs	r1, r6, #1
 8009160:	4620      	mov	r0, r4
 8009162:	f7fe fd26 	bl	8007bb2 <__any_on>
 8009166:	2800      	cmp	r0, #0
 8009168:	d1ed      	bne.n	8009146 <__gethex+0x26a>
 800916a:	9801      	ldr	r0, [sp, #4]
 800916c:	4621      	mov	r1, r4
 800916e:	f7fe f8cf 	bl	8007310 <_Bfree>
 8009172:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009174:	2300      	movs	r3, #0
 8009176:	6013      	str	r3, [r2, #0]
 8009178:	2550      	movs	r5, #80	@ 0x50
 800917a:	e72b      	b.n	8008fd4 <__gethex+0xf8>
 800917c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1f3      	bne.n	800916a <__gethex+0x28e>
 8009182:	e7e0      	b.n	8009146 <__gethex+0x26a>
 8009184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1dd      	bne.n	8009146 <__gethex+0x26a>
 800918a:	e7ee      	b.n	800916a <__gethex+0x28e>
 800918c:	08009d38 	.word	0x08009d38
 8009190:	08009bcd 	.word	0x08009bcd
 8009194:	08009ee6 	.word	0x08009ee6
 8009198:	1e6f      	subs	r7, r5, #1
 800919a:	f1b9 0f00 	cmp.w	r9, #0
 800919e:	d130      	bne.n	8009202 <__gethex+0x326>
 80091a0:	b127      	cbz	r7, 80091ac <__gethex+0x2d0>
 80091a2:	4639      	mov	r1, r7
 80091a4:	4620      	mov	r0, r4
 80091a6:	f7fe fd04 	bl	8007bb2 <__any_on>
 80091aa:	4681      	mov	r9, r0
 80091ac:	117a      	asrs	r2, r7, #5
 80091ae:	2301      	movs	r3, #1
 80091b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80091b4:	f007 071f 	and.w	r7, r7, #31
 80091b8:	40bb      	lsls	r3, r7
 80091ba:	4213      	tst	r3, r2
 80091bc:	4629      	mov	r1, r5
 80091be:	4620      	mov	r0, r4
 80091c0:	bf18      	it	ne
 80091c2:	f049 0902 	orrne.w	r9, r9, #2
 80091c6:	f7ff fe21 	bl	8008e0c <rshift>
 80091ca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80091ce:	1b76      	subs	r6, r6, r5
 80091d0:	2502      	movs	r5, #2
 80091d2:	f1b9 0f00 	cmp.w	r9, #0
 80091d6:	d047      	beq.n	8009268 <__gethex+0x38c>
 80091d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091dc:	2b02      	cmp	r3, #2
 80091de:	d015      	beq.n	800920c <__gethex+0x330>
 80091e0:	2b03      	cmp	r3, #3
 80091e2:	d017      	beq.n	8009214 <__gethex+0x338>
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d109      	bne.n	80091fc <__gethex+0x320>
 80091e8:	f019 0f02 	tst.w	r9, #2
 80091ec:	d006      	beq.n	80091fc <__gethex+0x320>
 80091ee:	f8da 3000 	ldr.w	r3, [sl]
 80091f2:	ea49 0903 	orr.w	r9, r9, r3
 80091f6:	f019 0f01 	tst.w	r9, #1
 80091fa:	d10e      	bne.n	800921a <__gethex+0x33e>
 80091fc:	f045 0510 	orr.w	r5, r5, #16
 8009200:	e032      	b.n	8009268 <__gethex+0x38c>
 8009202:	f04f 0901 	mov.w	r9, #1
 8009206:	e7d1      	b.n	80091ac <__gethex+0x2d0>
 8009208:	2501      	movs	r5, #1
 800920a:	e7e2      	b.n	80091d2 <__gethex+0x2f6>
 800920c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800920e:	f1c3 0301 	rsb	r3, r3, #1
 8009212:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009214:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0f0      	beq.n	80091fc <__gethex+0x320>
 800921a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800921e:	f104 0314 	add.w	r3, r4, #20
 8009222:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009226:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800922a:	f04f 0c00 	mov.w	ip, #0
 800922e:	4618      	mov	r0, r3
 8009230:	f853 2b04 	ldr.w	r2, [r3], #4
 8009234:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009238:	d01b      	beq.n	8009272 <__gethex+0x396>
 800923a:	3201      	adds	r2, #1
 800923c:	6002      	str	r2, [r0, #0]
 800923e:	2d02      	cmp	r5, #2
 8009240:	f104 0314 	add.w	r3, r4, #20
 8009244:	d13c      	bne.n	80092c0 <__gethex+0x3e4>
 8009246:	f8d8 2000 	ldr.w	r2, [r8]
 800924a:	3a01      	subs	r2, #1
 800924c:	42b2      	cmp	r2, r6
 800924e:	d109      	bne.n	8009264 <__gethex+0x388>
 8009250:	1171      	asrs	r1, r6, #5
 8009252:	2201      	movs	r2, #1
 8009254:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009258:	f006 061f 	and.w	r6, r6, #31
 800925c:	fa02 f606 	lsl.w	r6, r2, r6
 8009260:	421e      	tst	r6, r3
 8009262:	d13a      	bne.n	80092da <__gethex+0x3fe>
 8009264:	f045 0520 	orr.w	r5, r5, #32
 8009268:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800926a:	601c      	str	r4, [r3, #0]
 800926c:	9b02      	ldr	r3, [sp, #8]
 800926e:	601f      	str	r7, [r3, #0]
 8009270:	e6b0      	b.n	8008fd4 <__gethex+0xf8>
 8009272:	4299      	cmp	r1, r3
 8009274:	f843 cc04 	str.w	ip, [r3, #-4]
 8009278:	d8d9      	bhi.n	800922e <__gethex+0x352>
 800927a:	68a3      	ldr	r3, [r4, #8]
 800927c:	459b      	cmp	fp, r3
 800927e:	db17      	blt.n	80092b0 <__gethex+0x3d4>
 8009280:	6861      	ldr	r1, [r4, #4]
 8009282:	9801      	ldr	r0, [sp, #4]
 8009284:	3101      	adds	r1, #1
 8009286:	f7fe f803 	bl	8007290 <_Balloc>
 800928a:	4681      	mov	r9, r0
 800928c:	b918      	cbnz	r0, 8009296 <__gethex+0x3ba>
 800928e:	4b1a      	ldr	r3, [pc, #104]	@ (80092f8 <__gethex+0x41c>)
 8009290:	4602      	mov	r2, r0
 8009292:	2184      	movs	r1, #132	@ 0x84
 8009294:	e6c5      	b.n	8009022 <__gethex+0x146>
 8009296:	6922      	ldr	r2, [r4, #16]
 8009298:	3202      	adds	r2, #2
 800929a:	f104 010c 	add.w	r1, r4, #12
 800929e:	0092      	lsls	r2, r2, #2
 80092a0:	300c      	adds	r0, #12
 80092a2:	f7ff fd6b 	bl	8008d7c <memcpy>
 80092a6:	4621      	mov	r1, r4
 80092a8:	9801      	ldr	r0, [sp, #4]
 80092aa:	f7fe f831 	bl	8007310 <_Bfree>
 80092ae:	464c      	mov	r4, r9
 80092b0:	6923      	ldr	r3, [r4, #16]
 80092b2:	1c5a      	adds	r2, r3, #1
 80092b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092b8:	6122      	str	r2, [r4, #16]
 80092ba:	2201      	movs	r2, #1
 80092bc:	615a      	str	r2, [r3, #20]
 80092be:	e7be      	b.n	800923e <__gethex+0x362>
 80092c0:	6922      	ldr	r2, [r4, #16]
 80092c2:	455a      	cmp	r2, fp
 80092c4:	dd0b      	ble.n	80092de <__gethex+0x402>
 80092c6:	2101      	movs	r1, #1
 80092c8:	4620      	mov	r0, r4
 80092ca:	f7ff fd9f 	bl	8008e0c <rshift>
 80092ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092d2:	3701      	adds	r7, #1
 80092d4:	42bb      	cmp	r3, r7
 80092d6:	f6ff aee0 	blt.w	800909a <__gethex+0x1be>
 80092da:	2501      	movs	r5, #1
 80092dc:	e7c2      	b.n	8009264 <__gethex+0x388>
 80092de:	f016 061f 	ands.w	r6, r6, #31
 80092e2:	d0fa      	beq.n	80092da <__gethex+0x3fe>
 80092e4:	4453      	add	r3, sl
 80092e6:	f1c6 0620 	rsb	r6, r6, #32
 80092ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80092ee:	f7fe f8c1 	bl	8007474 <__hi0bits>
 80092f2:	42b0      	cmp	r0, r6
 80092f4:	dbe7      	blt.n	80092c6 <__gethex+0x3ea>
 80092f6:	e7f0      	b.n	80092da <__gethex+0x3fe>
 80092f8:	08009bcd 	.word	0x08009bcd

080092fc <L_shift>:
 80092fc:	f1c2 0208 	rsb	r2, r2, #8
 8009300:	0092      	lsls	r2, r2, #2
 8009302:	b570      	push	{r4, r5, r6, lr}
 8009304:	f1c2 0620 	rsb	r6, r2, #32
 8009308:	6843      	ldr	r3, [r0, #4]
 800930a:	6804      	ldr	r4, [r0, #0]
 800930c:	fa03 f506 	lsl.w	r5, r3, r6
 8009310:	432c      	orrs	r4, r5
 8009312:	40d3      	lsrs	r3, r2
 8009314:	6004      	str	r4, [r0, #0]
 8009316:	f840 3f04 	str.w	r3, [r0, #4]!
 800931a:	4288      	cmp	r0, r1
 800931c:	d3f4      	bcc.n	8009308 <L_shift+0xc>
 800931e:	bd70      	pop	{r4, r5, r6, pc}

08009320 <__match>:
 8009320:	b530      	push	{r4, r5, lr}
 8009322:	6803      	ldr	r3, [r0, #0]
 8009324:	3301      	adds	r3, #1
 8009326:	f811 4b01 	ldrb.w	r4, [r1], #1
 800932a:	b914      	cbnz	r4, 8009332 <__match+0x12>
 800932c:	6003      	str	r3, [r0, #0]
 800932e:	2001      	movs	r0, #1
 8009330:	bd30      	pop	{r4, r5, pc}
 8009332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009336:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800933a:	2d19      	cmp	r5, #25
 800933c:	bf98      	it	ls
 800933e:	3220      	addls	r2, #32
 8009340:	42a2      	cmp	r2, r4
 8009342:	d0f0      	beq.n	8009326 <__match+0x6>
 8009344:	2000      	movs	r0, #0
 8009346:	e7f3      	b.n	8009330 <__match+0x10>

08009348 <__hexnan>:
 8009348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800934c:	680b      	ldr	r3, [r1, #0]
 800934e:	6801      	ldr	r1, [r0, #0]
 8009350:	115e      	asrs	r6, r3, #5
 8009352:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009356:	f013 031f 	ands.w	r3, r3, #31
 800935a:	b087      	sub	sp, #28
 800935c:	bf18      	it	ne
 800935e:	3604      	addne	r6, #4
 8009360:	2500      	movs	r5, #0
 8009362:	1f37      	subs	r7, r6, #4
 8009364:	4682      	mov	sl, r0
 8009366:	4690      	mov	r8, r2
 8009368:	9301      	str	r3, [sp, #4]
 800936a:	f846 5c04 	str.w	r5, [r6, #-4]
 800936e:	46b9      	mov	r9, r7
 8009370:	463c      	mov	r4, r7
 8009372:	9502      	str	r5, [sp, #8]
 8009374:	46ab      	mov	fp, r5
 8009376:	784a      	ldrb	r2, [r1, #1]
 8009378:	1c4b      	adds	r3, r1, #1
 800937a:	9303      	str	r3, [sp, #12]
 800937c:	b342      	cbz	r2, 80093d0 <__hexnan+0x88>
 800937e:	4610      	mov	r0, r2
 8009380:	9105      	str	r1, [sp, #20]
 8009382:	9204      	str	r2, [sp, #16]
 8009384:	f7ff fd94 	bl	8008eb0 <__hexdig_fun>
 8009388:	2800      	cmp	r0, #0
 800938a:	d151      	bne.n	8009430 <__hexnan+0xe8>
 800938c:	9a04      	ldr	r2, [sp, #16]
 800938e:	9905      	ldr	r1, [sp, #20]
 8009390:	2a20      	cmp	r2, #32
 8009392:	d818      	bhi.n	80093c6 <__hexnan+0x7e>
 8009394:	9b02      	ldr	r3, [sp, #8]
 8009396:	459b      	cmp	fp, r3
 8009398:	dd13      	ble.n	80093c2 <__hexnan+0x7a>
 800939a:	454c      	cmp	r4, r9
 800939c:	d206      	bcs.n	80093ac <__hexnan+0x64>
 800939e:	2d07      	cmp	r5, #7
 80093a0:	dc04      	bgt.n	80093ac <__hexnan+0x64>
 80093a2:	462a      	mov	r2, r5
 80093a4:	4649      	mov	r1, r9
 80093a6:	4620      	mov	r0, r4
 80093a8:	f7ff ffa8 	bl	80092fc <L_shift>
 80093ac:	4544      	cmp	r4, r8
 80093ae:	d952      	bls.n	8009456 <__hexnan+0x10e>
 80093b0:	2300      	movs	r3, #0
 80093b2:	f1a4 0904 	sub.w	r9, r4, #4
 80093b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80093ba:	f8cd b008 	str.w	fp, [sp, #8]
 80093be:	464c      	mov	r4, r9
 80093c0:	461d      	mov	r5, r3
 80093c2:	9903      	ldr	r1, [sp, #12]
 80093c4:	e7d7      	b.n	8009376 <__hexnan+0x2e>
 80093c6:	2a29      	cmp	r2, #41	@ 0x29
 80093c8:	d157      	bne.n	800947a <__hexnan+0x132>
 80093ca:	3102      	adds	r1, #2
 80093cc:	f8ca 1000 	str.w	r1, [sl]
 80093d0:	f1bb 0f00 	cmp.w	fp, #0
 80093d4:	d051      	beq.n	800947a <__hexnan+0x132>
 80093d6:	454c      	cmp	r4, r9
 80093d8:	d206      	bcs.n	80093e8 <__hexnan+0xa0>
 80093da:	2d07      	cmp	r5, #7
 80093dc:	dc04      	bgt.n	80093e8 <__hexnan+0xa0>
 80093de:	462a      	mov	r2, r5
 80093e0:	4649      	mov	r1, r9
 80093e2:	4620      	mov	r0, r4
 80093e4:	f7ff ff8a 	bl	80092fc <L_shift>
 80093e8:	4544      	cmp	r4, r8
 80093ea:	d936      	bls.n	800945a <__hexnan+0x112>
 80093ec:	f1a8 0204 	sub.w	r2, r8, #4
 80093f0:	4623      	mov	r3, r4
 80093f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80093f6:	f842 1f04 	str.w	r1, [r2, #4]!
 80093fa:	429f      	cmp	r7, r3
 80093fc:	d2f9      	bcs.n	80093f2 <__hexnan+0xaa>
 80093fe:	1b3b      	subs	r3, r7, r4
 8009400:	f023 0303 	bic.w	r3, r3, #3
 8009404:	3304      	adds	r3, #4
 8009406:	3401      	adds	r4, #1
 8009408:	3e03      	subs	r6, #3
 800940a:	42b4      	cmp	r4, r6
 800940c:	bf88      	it	hi
 800940e:	2304      	movhi	r3, #4
 8009410:	4443      	add	r3, r8
 8009412:	2200      	movs	r2, #0
 8009414:	f843 2b04 	str.w	r2, [r3], #4
 8009418:	429f      	cmp	r7, r3
 800941a:	d2fb      	bcs.n	8009414 <__hexnan+0xcc>
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	b91b      	cbnz	r3, 8009428 <__hexnan+0xe0>
 8009420:	4547      	cmp	r7, r8
 8009422:	d128      	bne.n	8009476 <__hexnan+0x12e>
 8009424:	2301      	movs	r3, #1
 8009426:	603b      	str	r3, [r7, #0]
 8009428:	2005      	movs	r0, #5
 800942a:	b007      	add	sp, #28
 800942c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009430:	3501      	adds	r5, #1
 8009432:	2d08      	cmp	r5, #8
 8009434:	f10b 0b01 	add.w	fp, fp, #1
 8009438:	dd06      	ble.n	8009448 <__hexnan+0x100>
 800943a:	4544      	cmp	r4, r8
 800943c:	d9c1      	bls.n	80093c2 <__hexnan+0x7a>
 800943e:	2300      	movs	r3, #0
 8009440:	f844 3c04 	str.w	r3, [r4, #-4]
 8009444:	2501      	movs	r5, #1
 8009446:	3c04      	subs	r4, #4
 8009448:	6822      	ldr	r2, [r4, #0]
 800944a:	f000 000f 	and.w	r0, r0, #15
 800944e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009452:	6020      	str	r0, [r4, #0]
 8009454:	e7b5      	b.n	80093c2 <__hexnan+0x7a>
 8009456:	2508      	movs	r5, #8
 8009458:	e7b3      	b.n	80093c2 <__hexnan+0x7a>
 800945a:	9b01      	ldr	r3, [sp, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d0dd      	beq.n	800941c <__hexnan+0xd4>
 8009460:	f1c3 0320 	rsb	r3, r3, #32
 8009464:	f04f 32ff 	mov.w	r2, #4294967295
 8009468:	40da      	lsrs	r2, r3
 800946a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800946e:	4013      	ands	r3, r2
 8009470:	f846 3c04 	str.w	r3, [r6, #-4]
 8009474:	e7d2      	b.n	800941c <__hexnan+0xd4>
 8009476:	3f04      	subs	r7, #4
 8009478:	e7d0      	b.n	800941c <__hexnan+0xd4>
 800947a:	2004      	movs	r0, #4
 800947c:	e7d5      	b.n	800942a <__hexnan+0xe2>

0800947e <__ascii_mbtowc>:
 800947e:	b082      	sub	sp, #8
 8009480:	b901      	cbnz	r1, 8009484 <__ascii_mbtowc+0x6>
 8009482:	a901      	add	r1, sp, #4
 8009484:	b142      	cbz	r2, 8009498 <__ascii_mbtowc+0x1a>
 8009486:	b14b      	cbz	r3, 800949c <__ascii_mbtowc+0x1e>
 8009488:	7813      	ldrb	r3, [r2, #0]
 800948a:	600b      	str	r3, [r1, #0]
 800948c:	7812      	ldrb	r2, [r2, #0]
 800948e:	1e10      	subs	r0, r2, #0
 8009490:	bf18      	it	ne
 8009492:	2001      	movne	r0, #1
 8009494:	b002      	add	sp, #8
 8009496:	4770      	bx	lr
 8009498:	4610      	mov	r0, r2
 800949a:	e7fb      	b.n	8009494 <__ascii_mbtowc+0x16>
 800949c:	f06f 0001 	mvn.w	r0, #1
 80094a0:	e7f8      	b.n	8009494 <__ascii_mbtowc+0x16>

080094a2 <_realloc_r>:
 80094a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094a6:	4680      	mov	r8, r0
 80094a8:	4615      	mov	r5, r2
 80094aa:	460c      	mov	r4, r1
 80094ac:	b921      	cbnz	r1, 80094b8 <_realloc_r+0x16>
 80094ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094b2:	4611      	mov	r1, r2
 80094b4:	f7fd be60 	b.w	8007178 <_malloc_r>
 80094b8:	b92a      	cbnz	r2, 80094c6 <_realloc_r+0x24>
 80094ba:	f7fd fde9 	bl	8007090 <_free_r>
 80094be:	2400      	movs	r4, #0
 80094c0:	4620      	mov	r0, r4
 80094c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094c6:	f000 f840 	bl	800954a <_malloc_usable_size_r>
 80094ca:	4285      	cmp	r5, r0
 80094cc:	4606      	mov	r6, r0
 80094ce:	d802      	bhi.n	80094d6 <_realloc_r+0x34>
 80094d0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80094d4:	d8f4      	bhi.n	80094c0 <_realloc_r+0x1e>
 80094d6:	4629      	mov	r1, r5
 80094d8:	4640      	mov	r0, r8
 80094da:	f7fd fe4d 	bl	8007178 <_malloc_r>
 80094de:	4607      	mov	r7, r0
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d0ec      	beq.n	80094be <_realloc_r+0x1c>
 80094e4:	42b5      	cmp	r5, r6
 80094e6:	462a      	mov	r2, r5
 80094e8:	4621      	mov	r1, r4
 80094ea:	bf28      	it	cs
 80094ec:	4632      	movcs	r2, r6
 80094ee:	f7ff fc45 	bl	8008d7c <memcpy>
 80094f2:	4621      	mov	r1, r4
 80094f4:	4640      	mov	r0, r8
 80094f6:	f7fd fdcb 	bl	8007090 <_free_r>
 80094fa:	463c      	mov	r4, r7
 80094fc:	e7e0      	b.n	80094c0 <_realloc_r+0x1e>

080094fe <__ascii_wctomb>:
 80094fe:	4603      	mov	r3, r0
 8009500:	4608      	mov	r0, r1
 8009502:	b141      	cbz	r1, 8009516 <__ascii_wctomb+0x18>
 8009504:	2aff      	cmp	r2, #255	@ 0xff
 8009506:	d904      	bls.n	8009512 <__ascii_wctomb+0x14>
 8009508:	228a      	movs	r2, #138	@ 0x8a
 800950a:	601a      	str	r2, [r3, #0]
 800950c:	f04f 30ff 	mov.w	r0, #4294967295
 8009510:	4770      	bx	lr
 8009512:	700a      	strb	r2, [r1, #0]
 8009514:	2001      	movs	r0, #1
 8009516:	4770      	bx	lr

08009518 <fiprintf>:
 8009518:	b40e      	push	{r1, r2, r3}
 800951a:	b503      	push	{r0, r1, lr}
 800951c:	4601      	mov	r1, r0
 800951e:	ab03      	add	r3, sp, #12
 8009520:	4805      	ldr	r0, [pc, #20]	@ (8009538 <fiprintf+0x20>)
 8009522:	f853 2b04 	ldr.w	r2, [r3], #4
 8009526:	6800      	ldr	r0, [r0, #0]
 8009528:	9301      	str	r3, [sp, #4]
 800952a:	f000 f83f 	bl	80095ac <_vfiprintf_r>
 800952e:	b002      	add	sp, #8
 8009530:	f85d eb04 	ldr.w	lr, [sp], #4
 8009534:	b003      	add	sp, #12
 8009536:	4770      	bx	lr
 8009538:	20000018 	.word	0x20000018

0800953c <abort>:
 800953c:	b508      	push	{r3, lr}
 800953e:	2006      	movs	r0, #6
 8009540:	f000 fa08 	bl	8009954 <raise>
 8009544:	2001      	movs	r0, #1
 8009546:	f7f8 fa91 	bl	8001a6c <_exit>

0800954a <_malloc_usable_size_r>:
 800954a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800954e:	1f18      	subs	r0, r3, #4
 8009550:	2b00      	cmp	r3, #0
 8009552:	bfbc      	itt	lt
 8009554:	580b      	ldrlt	r3, [r1, r0]
 8009556:	18c0      	addlt	r0, r0, r3
 8009558:	4770      	bx	lr

0800955a <__sfputc_r>:
 800955a:	6893      	ldr	r3, [r2, #8]
 800955c:	3b01      	subs	r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	b410      	push	{r4}
 8009562:	6093      	str	r3, [r2, #8]
 8009564:	da08      	bge.n	8009578 <__sfputc_r+0x1e>
 8009566:	6994      	ldr	r4, [r2, #24]
 8009568:	42a3      	cmp	r3, r4
 800956a:	db01      	blt.n	8009570 <__sfputc_r+0x16>
 800956c:	290a      	cmp	r1, #10
 800956e:	d103      	bne.n	8009578 <__sfputc_r+0x1e>
 8009570:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009574:	f000 b932 	b.w	80097dc <__swbuf_r>
 8009578:	6813      	ldr	r3, [r2, #0]
 800957a:	1c58      	adds	r0, r3, #1
 800957c:	6010      	str	r0, [r2, #0]
 800957e:	7019      	strb	r1, [r3, #0]
 8009580:	4608      	mov	r0, r1
 8009582:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009586:	4770      	bx	lr

08009588 <__sfputs_r>:
 8009588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800958a:	4606      	mov	r6, r0
 800958c:	460f      	mov	r7, r1
 800958e:	4614      	mov	r4, r2
 8009590:	18d5      	adds	r5, r2, r3
 8009592:	42ac      	cmp	r4, r5
 8009594:	d101      	bne.n	800959a <__sfputs_r+0x12>
 8009596:	2000      	movs	r0, #0
 8009598:	e007      	b.n	80095aa <__sfputs_r+0x22>
 800959a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800959e:	463a      	mov	r2, r7
 80095a0:	4630      	mov	r0, r6
 80095a2:	f7ff ffda 	bl	800955a <__sfputc_r>
 80095a6:	1c43      	adds	r3, r0, #1
 80095a8:	d1f3      	bne.n	8009592 <__sfputs_r+0xa>
 80095aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080095ac <_vfiprintf_r>:
 80095ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b0:	460d      	mov	r5, r1
 80095b2:	b09d      	sub	sp, #116	@ 0x74
 80095b4:	4614      	mov	r4, r2
 80095b6:	4698      	mov	r8, r3
 80095b8:	4606      	mov	r6, r0
 80095ba:	b118      	cbz	r0, 80095c4 <_vfiprintf_r+0x18>
 80095bc:	6a03      	ldr	r3, [r0, #32]
 80095be:	b90b      	cbnz	r3, 80095c4 <_vfiprintf_r+0x18>
 80095c0:	f7fc fdfa 	bl	80061b8 <__sinit>
 80095c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095c6:	07d9      	lsls	r1, r3, #31
 80095c8:	d405      	bmi.n	80095d6 <_vfiprintf_r+0x2a>
 80095ca:	89ab      	ldrh	r3, [r5, #12]
 80095cc:	059a      	lsls	r2, r3, #22
 80095ce:	d402      	bmi.n	80095d6 <_vfiprintf_r+0x2a>
 80095d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095d2:	f7fc ff08 	bl	80063e6 <__retarget_lock_acquire_recursive>
 80095d6:	89ab      	ldrh	r3, [r5, #12]
 80095d8:	071b      	lsls	r3, r3, #28
 80095da:	d501      	bpl.n	80095e0 <_vfiprintf_r+0x34>
 80095dc:	692b      	ldr	r3, [r5, #16]
 80095de:	b99b      	cbnz	r3, 8009608 <_vfiprintf_r+0x5c>
 80095e0:	4629      	mov	r1, r5
 80095e2:	4630      	mov	r0, r6
 80095e4:	f000 f938 	bl	8009858 <__swsetup_r>
 80095e8:	b170      	cbz	r0, 8009608 <_vfiprintf_r+0x5c>
 80095ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095ec:	07dc      	lsls	r4, r3, #31
 80095ee:	d504      	bpl.n	80095fa <_vfiprintf_r+0x4e>
 80095f0:	f04f 30ff 	mov.w	r0, #4294967295
 80095f4:	b01d      	add	sp, #116	@ 0x74
 80095f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095fa:	89ab      	ldrh	r3, [r5, #12]
 80095fc:	0598      	lsls	r0, r3, #22
 80095fe:	d4f7      	bmi.n	80095f0 <_vfiprintf_r+0x44>
 8009600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009602:	f7fc fef1 	bl	80063e8 <__retarget_lock_release_recursive>
 8009606:	e7f3      	b.n	80095f0 <_vfiprintf_r+0x44>
 8009608:	2300      	movs	r3, #0
 800960a:	9309      	str	r3, [sp, #36]	@ 0x24
 800960c:	2320      	movs	r3, #32
 800960e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009612:	f8cd 800c 	str.w	r8, [sp, #12]
 8009616:	2330      	movs	r3, #48	@ 0x30
 8009618:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80097c8 <_vfiprintf_r+0x21c>
 800961c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009620:	f04f 0901 	mov.w	r9, #1
 8009624:	4623      	mov	r3, r4
 8009626:	469a      	mov	sl, r3
 8009628:	f813 2b01 	ldrb.w	r2, [r3], #1
 800962c:	b10a      	cbz	r2, 8009632 <_vfiprintf_r+0x86>
 800962e:	2a25      	cmp	r2, #37	@ 0x25
 8009630:	d1f9      	bne.n	8009626 <_vfiprintf_r+0x7a>
 8009632:	ebba 0b04 	subs.w	fp, sl, r4
 8009636:	d00b      	beq.n	8009650 <_vfiprintf_r+0xa4>
 8009638:	465b      	mov	r3, fp
 800963a:	4622      	mov	r2, r4
 800963c:	4629      	mov	r1, r5
 800963e:	4630      	mov	r0, r6
 8009640:	f7ff ffa2 	bl	8009588 <__sfputs_r>
 8009644:	3001      	adds	r0, #1
 8009646:	f000 80a7 	beq.w	8009798 <_vfiprintf_r+0x1ec>
 800964a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800964c:	445a      	add	r2, fp
 800964e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009650:	f89a 3000 	ldrb.w	r3, [sl]
 8009654:	2b00      	cmp	r3, #0
 8009656:	f000 809f 	beq.w	8009798 <_vfiprintf_r+0x1ec>
 800965a:	2300      	movs	r3, #0
 800965c:	f04f 32ff 	mov.w	r2, #4294967295
 8009660:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009664:	f10a 0a01 	add.w	sl, sl, #1
 8009668:	9304      	str	r3, [sp, #16]
 800966a:	9307      	str	r3, [sp, #28]
 800966c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009670:	931a      	str	r3, [sp, #104]	@ 0x68
 8009672:	4654      	mov	r4, sl
 8009674:	2205      	movs	r2, #5
 8009676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800967a:	4853      	ldr	r0, [pc, #332]	@ (80097c8 <_vfiprintf_r+0x21c>)
 800967c:	f7f6 fdc8 	bl	8000210 <memchr>
 8009680:	9a04      	ldr	r2, [sp, #16]
 8009682:	b9d8      	cbnz	r0, 80096bc <_vfiprintf_r+0x110>
 8009684:	06d1      	lsls	r1, r2, #27
 8009686:	bf44      	itt	mi
 8009688:	2320      	movmi	r3, #32
 800968a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800968e:	0713      	lsls	r3, r2, #28
 8009690:	bf44      	itt	mi
 8009692:	232b      	movmi	r3, #43	@ 0x2b
 8009694:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009698:	f89a 3000 	ldrb.w	r3, [sl]
 800969c:	2b2a      	cmp	r3, #42	@ 0x2a
 800969e:	d015      	beq.n	80096cc <_vfiprintf_r+0x120>
 80096a0:	9a07      	ldr	r2, [sp, #28]
 80096a2:	4654      	mov	r4, sl
 80096a4:	2000      	movs	r0, #0
 80096a6:	f04f 0c0a 	mov.w	ip, #10
 80096aa:	4621      	mov	r1, r4
 80096ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096b0:	3b30      	subs	r3, #48	@ 0x30
 80096b2:	2b09      	cmp	r3, #9
 80096b4:	d94b      	bls.n	800974e <_vfiprintf_r+0x1a2>
 80096b6:	b1b0      	cbz	r0, 80096e6 <_vfiprintf_r+0x13a>
 80096b8:	9207      	str	r2, [sp, #28]
 80096ba:	e014      	b.n	80096e6 <_vfiprintf_r+0x13a>
 80096bc:	eba0 0308 	sub.w	r3, r0, r8
 80096c0:	fa09 f303 	lsl.w	r3, r9, r3
 80096c4:	4313      	orrs	r3, r2
 80096c6:	9304      	str	r3, [sp, #16]
 80096c8:	46a2      	mov	sl, r4
 80096ca:	e7d2      	b.n	8009672 <_vfiprintf_r+0xc6>
 80096cc:	9b03      	ldr	r3, [sp, #12]
 80096ce:	1d19      	adds	r1, r3, #4
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	9103      	str	r1, [sp, #12]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	bfbb      	ittet	lt
 80096d8:	425b      	neglt	r3, r3
 80096da:	f042 0202 	orrlt.w	r2, r2, #2
 80096de:	9307      	strge	r3, [sp, #28]
 80096e0:	9307      	strlt	r3, [sp, #28]
 80096e2:	bfb8      	it	lt
 80096e4:	9204      	strlt	r2, [sp, #16]
 80096e6:	7823      	ldrb	r3, [r4, #0]
 80096e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80096ea:	d10a      	bne.n	8009702 <_vfiprintf_r+0x156>
 80096ec:	7863      	ldrb	r3, [r4, #1]
 80096ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80096f0:	d132      	bne.n	8009758 <_vfiprintf_r+0x1ac>
 80096f2:	9b03      	ldr	r3, [sp, #12]
 80096f4:	1d1a      	adds	r2, r3, #4
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	9203      	str	r2, [sp, #12]
 80096fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096fe:	3402      	adds	r4, #2
 8009700:	9305      	str	r3, [sp, #20]
 8009702:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80097d8 <_vfiprintf_r+0x22c>
 8009706:	7821      	ldrb	r1, [r4, #0]
 8009708:	2203      	movs	r2, #3
 800970a:	4650      	mov	r0, sl
 800970c:	f7f6 fd80 	bl	8000210 <memchr>
 8009710:	b138      	cbz	r0, 8009722 <_vfiprintf_r+0x176>
 8009712:	9b04      	ldr	r3, [sp, #16]
 8009714:	eba0 000a 	sub.w	r0, r0, sl
 8009718:	2240      	movs	r2, #64	@ 0x40
 800971a:	4082      	lsls	r2, r0
 800971c:	4313      	orrs	r3, r2
 800971e:	3401      	adds	r4, #1
 8009720:	9304      	str	r3, [sp, #16]
 8009722:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009726:	4829      	ldr	r0, [pc, #164]	@ (80097cc <_vfiprintf_r+0x220>)
 8009728:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800972c:	2206      	movs	r2, #6
 800972e:	f7f6 fd6f 	bl	8000210 <memchr>
 8009732:	2800      	cmp	r0, #0
 8009734:	d03f      	beq.n	80097b6 <_vfiprintf_r+0x20a>
 8009736:	4b26      	ldr	r3, [pc, #152]	@ (80097d0 <_vfiprintf_r+0x224>)
 8009738:	bb1b      	cbnz	r3, 8009782 <_vfiprintf_r+0x1d6>
 800973a:	9b03      	ldr	r3, [sp, #12]
 800973c:	3307      	adds	r3, #7
 800973e:	f023 0307 	bic.w	r3, r3, #7
 8009742:	3308      	adds	r3, #8
 8009744:	9303      	str	r3, [sp, #12]
 8009746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009748:	443b      	add	r3, r7
 800974a:	9309      	str	r3, [sp, #36]	@ 0x24
 800974c:	e76a      	b.n	8009624 <_vfiprintf_r+0x78>
 800974e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009752:	460c      	mov	r4, r1
 8009754:	2001      	movs	r0, #1
 8009756:	e7a8      	b.n	80096aa <_vfiprintf_r+0xfe>
 8009758:	2300      	movs	r3, #0
 800975a:	3401      	adds	r4, #1
 800975c:	9305      	str	r3, [sp, #20]
 800975e:	4619      	mov	r1, r3
 8009760:	f04f 0c0a 	mov.w	ip, #10
 8009764:	4620      	mov	r0, r4
 8009766:	f810 2b01 	ldrb.w	r2, [r0], #1
 800976a:	3a30      	subs	r2, #48	@ 0x30
 800976c:	2a09      	cmp	r2, #9
 800976e:	d903      	bls.n	8009778 <_vfiprintf_r+0x1cc>
 8009770:	2b00      	cmp	r3, #0
 8009772:	d0c6      	beq.n	8009702 <_vfiprintf_r+0x156>
 8009774:	9105      	str	r1, [sp, #20]
 8009776:	e7c4      	b.n	8009702 <_vfiprintf_r+0x156>
 8009778:	fb0c 2101 	mla	r1, ip, r1, r2
 800977c:	4604      	mov	r4, r0
 800977e:	2301      	movs	r3, #1
 8009780:	e7f0      	b.n	8009764 <_vfiprintf_r+0x1b8>
 8009782:	ab03      	add	r3, sp, #12
 8009784:	9300      	str	r3, [sp, #0]
 8009786:	462a      	mov	r2, r5
 8009788:	4b12      	ldr	r3, [pc, #72]	@ (80097d4 <_vfiprintf_r+0x228>)
 800978a:	a904      	add	r1, sp, #16
 800978c:	4630      	mov	r0, r6
 800978e:	f7fb febb 	bl	8005508 <_printf_float>
 8009792:	4607      	mov	r7, r0
 8009794:	1c78      	adds	r0, r7, #1
 8009796:	d1d6      	bne.n	8009746 <_vfiprintf_r+0x19a>
 8009798:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800979a:	07d9      	lsls	r1, r3, #31
 800979c:	d405      	bmi.n	80097aa <_vfiprintf_r+0x1fe>
 800979e:	89ab      	ldrh	r3, [r5, #12]
 80097a0:	059a      	lsls	r2, r3, #22
 80097a2:	d402      	bmi.n	80097aa <_vfiprintf_r+0x1fe>
 80097a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097a6:	f7fc fe1f 	bl	80063e8 <__retarget_lock_release_recursive>
 80097aa:	89ab      	ldrh	r3, [r5, #12]
 80097ac:	065b      	lsls	r3, r3, #25
 80097ae:	f53f af1f 	bmi.w	80095f0 <_vfiprintf_r+0x44>
 80097b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097b4:	e71e      	b.n	80095f4 <_vfiprintf_r+0x48>
 80097b6:	ab03      	add	r3, sp, #12
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	462a      	mov	r2, r5
 80097bc:	4b05      	ldr	r3, [pc, #20]	@ (80097d4 <_vfiprintf_r+0x228>)
 80097be:	a904      	add	r1, sp, #16
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7fc f939 	bl	8005a38 <_printf_i>
 80097c6:	e7e4      	b.n	8009792 <_vfiprintf_r+0x1e6>
 80097c8:	08009e91 	.word	0x08009e91
 80097cc:	08009e9b 	.word	0x08009e9b
 80097d0:	08005509 	.word	0x08005509
 80097d4:	08009589 	.word	0x08009589
 80097d8:	08009e97 	.word	0x08009e97

080097dc <__swbuf_r>:
 80097dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097de:	460e      	mov	r6, r1
 80097e0:	4614      	mov	r4, r2
 80097e2:	4605      	mov	r5, r0
 80097e4:	b118      	cbz	r0, 80097ee <__swbuf_r+0x12>
 80097e6:	6a03      	ldr	r3, [r0, #32]
 80097e8:	b90b      	cbnz	r3, 80097ee <__swbuf_r+0x12>
 80097ea:	f7fc fce5 	bl	80061b8 <__sinit>
 80097ee:	69a3      	ldr	r3, [r4, #24]
 80097f0:	60a3      	str	r3, [r4, #8]
 80097f2:	89a3      	ldrh	r3, [r4, #12]
 80097f4:	071a      	lsls	r2, r3, #28
 80097f6:	d501      	bpl.n	80097fc <__swbuf_r+0x20>
 80097f8:	6923      	ldr	r3, [r4, #16]
 80097fa:	b943      	cbnz	r3, 800980e <__swbuf_r+0x32>
 80097fc:	4621      	mov	r1, r4
 80097fe:	4628      	mov	r0, r5
 8009800:	f000 f82a 	bl	8009858 <__swsetup_r>
 8009804:	b118      	cbz	r0, 800980e <__swbuf_r+0x32>
 8009806:	f04f 37ff 	mov.w	r7, #4294967295
 800980a:	4638      	mov	r0, r7
 800980c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	6922      	ldr	r2, [r4, #16]
 8009812:	1a98      	subs	r0, r3, r2
 8009814:	6963      	ldr	r3, [r4, #20]
 8009816:	b2f6      	uxtb	r6, r6
 8009818:	4283      	cmp	r3, r0
 800981a:	4637      	mov	r7, r6
 800981c:	dc05      	bgt.n	800982a <__swbuf_r+0x4e>
 800981e:	4621      	mov	r1, r4
 8009820:	4628      	mov	r0, r5
 8009822:	f7ff fa47 	bl	8008cb4 <_fflush_r>
 8009826:	2800      	cmp	r0, #0
 8009828:	d1ed      	bne.n	8009806 <__swbuf_r+0x2a>
 800982a:	68a3      	ldr	r3, [r4, #8]
 800982c:	3b01      	subs	r3, #1
 800982e:	60a3      	str	r3, [r4, #8]
 8009830:	6823      	ldr	r3, [r4, #0]
 8009832:	1c5a      	adds	r2, r3, #1
 8009834:	6022      	str	r2, [r4, #0]
 8009836:	701e      	strb	r6, [r3, #0]
 8009838:	6962      	ldr	r2, [r4, #20]
 800983a:	1c43      	adds	r3, r0, #1
 800983c:	429a      	cmp	r2, r3
 800983e:	d004      	beq.n	800984a <__swbuf_r+0x6e>
 8009840:	89a3      	ldrh	r3, [r4, #12]
 8009842:	07db      	lsls	r3, r3, #31
 8009844:	d5e1      	bpl.n	800980a <__swbuf_r+0x2e>
 8009846:	2e0a      	cmp	r6, #10
 8009848:	d1df      	bne.n	800980a <__swbuf_r+0x2e>
 800984a:	4621      	mov	r1, r4
 800984c:	4628      	mov	r0, r5
 800984e:	f7ff fa31 	bl	8008cb4 <_fflush_r>
 8009852:	2800      	cmp	r0, #0
 8009854:	d0d9      	beq.n	800980a <__swbuf_r+0x2e>
 8009856:	e7d6      	b.n	8009806 <__swbuf_r+0x2a>

08009858 <__swsetup_r>:
 8009858:	b538      	push	{r3, r4, r5, lr}
 800985a:	4b29      	ldr	r3, [pc, #164]	@ (8009900 <__swsetup_r+0xa8>)
 800985c:	4605      	mov	r5, r0
 800985e:	6818      	ldr	r0, [r3, #0]
 8009860:	460c      	mov	r4, r1
 8009862:	b118      	cbz	r0, 800986c <__swsetup_r+0x14>
 8009864:	6a03      	ldr	r3, [r0, #32]
 8009866:	b90b      	cbnz	r3, 800986c <__swsetup_r+0x14>
 8009868:	f7fc fca6 	bl	80061b8 <__sinit>
 800986c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009870:	0719      	lsls	r1, r3, #28
 8009872:	d422      	bmi.n	80098ba <__swsetup_r+0x62>
 8009874:	06da      	lsls	r2, r3, #27
 8009876:	d407      	bmi.n	8009888 <__swsetup_r+0x30>
 8009878:	2209      	movs	r2, #9
 800987a:	602a      	str	r2, [r5, #0]
 800987c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009880:	81a3      	strh	r3, [r4, #12]
 8009882:	f04f 30ff 	mov.w	r0, #4294967295
 8009886:	e033      	b.n	80098f0 <__swsetup_r+0x98>
 8009888:	0758      	lsls	r0, r3, #29
 800988a:	d512      	bpl.n	80098b2 <__swsetup_r+0x5a>
 800988c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800988e:	b141      	cbz	r1, 80098a2 <__swsetup_r+0x4a>
 8009890:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009894:	4299      	cmp	r1, r3
 8009896:	d002      	beq.n	800989e <__swsetup_r+0x46>
 8009898:	4628      	mov	r0, r5
 800989a:	f7fd fbf9 	bl	8007090 <_free_r>
 800989e:	2300      	movs	r3, #0
 80098a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80098a2:	89a3      	ldrh	r3, [r4, #12]
 80098a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80098a8:	81a3      	strh	r3, [r4, #12]
 80098aa:	2300      	movs	r3, #0
 80098ac:	6063      	str	r3, [r4, #4]
 80098ae:	6923      	ldr	r3, [r4, #16]
 80098b0:	6023      	str	r3, [r4, #0]
 80098b2:	89a3      	ldrh	r3, [r4, #12]
 80098b4:	f043 0308 	orr.w	r3, r3, #8
 80098b8:	81a3      	strh	r3, [r4, #12]
 80098ba:	6923      	ldr	r3, [r4, #16]
 80098bc:	b94b      	cbnz	r3, 80098d2 <__swsetup_r+0x7a>
 80098be:	89a3      	ldrh	r3, [r4, #12]
 80098c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80098c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098c8:	d003      	beq.n	80098d2 <__swsetup_r+0x7a>
 80098ca:	4621      	mov	r1, r4
 80098cc:	4628      	mov	r0, r5
 80098ce:	f000 f883 	bl	80099d8 <__smakebuf_r>
 80098d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d6:	f013 0201 	ands.w	r2, r3, #1
 80098da:	d00a      	beq.n	80098f2 <__swsetup_r+0x9a>
 80098dc:	2200      	movs	r2, #0
 80098de:	60a2      	str	r2, [r4, #8]
 80098e0:	6962      	ldr	r2, [r4, #20]
 80098e2:	4252      	negs	r2, r2
 80098e4:	61a2      	str	r2, [r4, #24]
 80098e6:	6922      	ldr	r2, [r4, #16]
 80098e8:	b942      	cbnz	r2, 80098fc <__swsetup_r+0xa4>
 80098ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80098ee:	d1c5      	bne.n	800987c <__swsetup_r+0x24>
 80098f0:	bd38      	pop	{r3, r4, r5, pc}
 80098f2:	0799      	lsls	r1, r3, #30
 80098f4:	bf58      	it	pl
 80098f6:	6962      	ldrpl	r2, [r4, #20]
 80098f8:	60a2      	str	r2, [r4, #8]
 80098fa:	e7f4      	b.n	80098e6 <__swsetup_r+0x8e>
 80098fc:	2000      	movs	r0, #0
 80098fe:	e7f7      	b.n	80098f0 <__swsetup_r+0x98>
 8009900:	20000018 	.word	0x20000018

08009904 <_raise_r>:
 8009904:	291f      	cmp	r1, #31
 8009906:	b538      	push	{r3, r4, r5, lr}
 8009908:	4605      	mov	r5, r0
 800990a:	460c      	mov	r4, r1
 800990c:	d904      	bls.n	8009918 <_raise_r+0x14>
 800990e:	2316      	movs	r3, #22
 8009910:	6003      	str	r3, [r0, #0]
 8009912:	f04f 30ff 	mov.w	r0, #4294967295
 8009916:	bd38      	pop	{r3, r4, r5, pc}
 8009918:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800991a:	b112      	cbz	r2, 8009922 <_raise_r+0x1e>
 800991c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009920:	b94b      	cbnz	r3, 8009936 <_raise_r+0x32>
 8009922:	4628      	mov	r0, r5
 8009924:	f000 f830 	bl	8009988 <_getpid_r>
 8009928:	4622      	mov	r2, r4
 800992a:	4601      	mov	r1, r0
 800992c:	4628      	mov	r0, r5
 800992e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009932:	f000 b817 	b.w	8009964 <_kill_r>
 8009936:	2b01      	cmp	r3, #1
 8009938:	d00a      	beq.n	8009950 <_raise_r+0x4c>
 800993a:	1c59      	adds	r1, r3, #1
 800993c:	d103      	bne.n	8009946 <_raise_r+0x42>
 800993e:	2316      	movs	r3, #22
 8009940:	6003      	str	r3, [r0, #0]
 8009942:	2001      	movs	r0, #1
 8009944:	e7e7      	b.n	8009916 <_raise_r+0x12>
 8009946:	2100      	movs	r1, #0
 8009948:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800994c:	4620      	mov	r0, r4
 800994e:	4798      	blx	r3
 8009950:	2000      	movs	r0, #0
 8009952:	e7e0      	b.n	8009916 <_raise_r+0x12>

08009954 <raise>:
 8009954:	4b02      	ldr	r3, [pc, #8]	@ (8009960 <raise+0xc>)
 8009956:	4601      	mov	r1, r0
 8009958:	6818      	ldr	r0, [r3, #0]
 800995a:	f7ff bfd3 	b.w	8009904 <_raise_r>
 800995e:	bf00      	nop
 8009960:	20000018 	.word	0x20000018

08009964 <_kill_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4d07      	ldr	r5, [pc, #28]	@ (8009984 <_kill_r+0x20>)
 8009968:	2300      	movs	r3, #0
 800996a:	4604      	mov	r4, r0
 800996c:	4608      	mov	r0, r1
 800996e:	4611      	mov	r1, r2
 8009970:	602b      	str	r3, [r5, #0]
 8009972:	f7f8 f86b 	bl	8001a4c <_kill>
 8009976:	1c43      	adds	r3, r0, #1
 8009978:	d102      	bne.n	8009980 <_kill_r+0x1c>
 800997a:	682b      	ldr	r3, [r5, #0]
 800997c:	b103      	cbz	r3, 8009980 <_kill_r+0x1c>
 800997e:	6023      	str	r3, [r4, #0]
 8009980:	bd38      	pop	{r3, r4, r5, pc}
 8009982:	bf00      	nop
 8009984:	200004e4 	.word	0x200004e4

08009988 <_getpid_r>:
 8009988:	f7f8 b858 	b.w	8001a3c <_getpid>

0800998c <__swhatbuf_r>:
 800998c:	b570      	push	{r4, r5, r6, lr}
 800998e:	460c      	mov	r4, r1
 8009990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009994:	2900      	cmp	r1, #0
 8009996:	b096      	sub	sp, #88	@ 0x58
 8009998:	4615      	mov	r5, r2
 800999a:	461e      	mov	r6, r3
 800999c:	da0d      	bge.n	80099ba <__swhatbuf_r+0x2e>
 800999e:	89a3      	ldrh	r3, [r4, #12]
 80099a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80099a4:	f04f 0100 	mov.w	r1, #0
 80099a8:	bf14      	ite	ne
 80099aa:	2340      	movne	r3, #64	@ 0x40
 80099ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80099b0:	2000      	movs	r0, #0
 80099b2:	6031      	str	r1, [r6, #0]
 80099b4:	602b      	str	r3, [r5, #0]
 80099b6:	b016      	add	sp, #88	@ 0x58
 80099b8:	bd70      	pop	{r4, r5, r6, pc}
 80099ba:	466a      	mov	r2, sp
 80099bc:	f000 f848 	bl	8009a50 <_fstat_r>
 80099c0:	2800      	cmp	r0, #0
 80099c2:	dbec      	blt.n	800999e <__swhatbuf_r+0x12>
 80099c4:	9901      	ldr	r1, [sp, #4]
 80099c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80099ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80099ce:	4259      	negs	r1, r3
 80099d0:	4159      	adcs	r1, r3
 80099d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099d6:	e7eb      	b.n	80099b0 <__swhatbuf_r+0x24>

080099d8 <__smakebuf_r>:
 80099d8:	898b      	ldrh	r3, [r1, #12]
 80099da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099dc:	079d      	lsls	r5, r3, #30
 80099de:	4606      	mov	r6, r0
 80099e0:	460c      	mov	r4, r1
 80099e2:	d507      	bpl.n	80099f4 <__smakebuf_r+0x1c>
 80099e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099e8:	6023      	str	r3, [r4, #0]
 80099ea:	6123      	str	r3, [r4, #16]
 80099ec:	2301      	movs	r3, #1
 80099ee:	6163      	str	r3, [r4, #20]
 80099f0:	b003      	add	sp, #12
 80099f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099f4:	ab01      	add	r3, sp, #4
 80099f6:	466a      	mov	r2, sp
 80099f8:	f7ff ffc8 	bl	800998c <__swhatbuf_r>
 80099fc:	9f00      	ldr	r7, [sp, #0]
 80099fe:	4605      	mov	r5, r0
 8009a00:	4639      	mov	r1, r7
 8009a02:	4630      	mov	r0, r6
 8009a04:	f7fd fbb8 	bl	8007178 <_malloc_r>
 8009a08:	b948      	cbnz	r0, 8009a1e <__smakebuf_r+0x46>
 8009a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a0e:	059a      	lsls	r2, r3, #22
 8009a10:	d4ee      	bmi.n	80099f0 <__smakebuf_r+0x18>
 8009a12:	f023 0303 	bic.w	r3, r3, #3
 8009a16:	f043 0302 	orr.w	r3, r3, #2
 8009a1a:	81a3      	strh	r3, [r4, #12]
 8009a1c:	e7e2      	b.n	80099e4 <__smakebuf_r+0xc>
 8009a1e:	89a3      	ldrh	r3, [r4, #12]
 8009a20:	6020      	str	r0, [r4, #0]
 8009a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a26:	81a3      	strh	r3, [r4, #12]
 8009a28:	9b01      	ldr	r3, [sp, #4]
 8009a2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a2e:	b15b      	cbz	r3, 8009a48 <__smakebuf_r+0x70>
 8009a30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a34:	4630      	mov	r0, r6
 8009a36:	f000 f81d 	bl	8009a74 <_isatty_r>
 8009a3a:	b128      	cbz	r0, 8009a48 <__smakebuf_r+0x70>
 8009a3c:	89a3      	ldrh	r3, [r4, #12]
 8009a3e:	f023 0303 	bic.w	r3, r3, #3
 8009a42:	f043 0301 	orr.w	r3, r3, #1
 8009a46:	81a3      	strh	r3, [r4, #12]
 8009a48:	89a3      	ldrh	r3, [r4, #12]
 8009a4a:	431d      	orrs	r5, r3
 8009a4c:	81a5      	strh	r5, [r4, #12]
 8009a4e:	e7cf      	b.n	80099f0 <__smakebuf_r+0x18>

08009a50 <_fstat_r>:
 8009a50:	b538      	push	{r3, r4, r5, lr}
 8009a52:	4d07      	ldr	r5, [pc, #28]	@ (8009a70 <_fstat_r+0x20>)
 8009a54:	2300      	movs	r3, #0
 8009a56:	4604      	mov	r4, r0
 8009a58:	4608      	mov	r0, r1
 8009a5a:	4611      	mov	r1, r2
 8009a5c:	602b      	str	r3, [r5, #0]
 8009a5e:	f7f8 f855 	bl	8001b0c <_fstat>
 8009a62:	1c43      	adds	r3, r0, #1
 8009a64:	d102      	bne.n	8009a6c <_fstat_r+0x1c>
 8009a66:	682b      	ldr	r3, [r5, #0]
 8009a68:	b103      	cbz	r3, 8009a6c <_fstat_r+0x1c>
 8009a6a:	6023      	str	r3, [r4, #0]
 8009a6c:	bd38      	pop	{r3, r4, r5, pc}
 8009a6e:	bf00      	nop
 8009a70:	200004e4 	.word	0x200004e4

08009a74 <_isatty_r>:
 8009a74:	b538      	push	{r3, r4, r5, lr}
 8009a76:	4d06      	ldr	r5, [pc, #24]	@ (8009a90 <_isatty_r+0x1c>)
 8009a78:	2300      	movs	r3, #0
 8009a7a:	4604      	mov	r4, r0
 8009a7c:	4608      	mov	r0, r1
 8009a7e:	602b      	str	r3, [r5, #0]
 8009a80:	f7f8 f854 	bl	8001b2c <_isatty>
 8009a84:	1c43      	adds	r3, r0, #1
 8009a86:	d102      	bne.n	8009a8e <_isatty_r+0x1a>
 8009a88:	682b      	ldr	r3, [r5, #0]
 8009a8a:	b103      	cbz	r3, 8009a8e <_isatty_r+0x1a>
 8009a8c:	6023      	str	r3, [r4, #0]
 8009a8e:	bd38      	pop	{r3, r4, r5, pc}
 8009a90:	200004e4 	.word	0x200004e4

08009a94 <_init>:
 8009a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a96:	bf00      	nop
 8009a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a9a:	bc08      	pop	{r3}
 8009a9c:	469e      	mov	lr, r3
 8009a9e:	4770      	bx	lr

08009aa0 <_fini>:
 8009aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aa2:	bf00      	nop
 8009aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aa6:	bc08      	pop	{r3}
 8009aa8:	469e      	mov	lr, r3
 8009aaa:	4770      	bx	lr
