Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Dec  9 07:47:11 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               30          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5002)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2901)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5002)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[24]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[26]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[28]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[30]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[20]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[22]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[23]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[24]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[25]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[26]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[28]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[30]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[31]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[20]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[22]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[23]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[24]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[25]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[26]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[27]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[28]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2901)
---------------------------------------------------
 There are 2901 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.550        0.000                      0                13018        0.033        0.000                      0                13018       11.250        0.000                       0                  5411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.550        0.000                      0                12776        0.033        0.000                      0                12776       11.250        0.000                       0                  5411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.382        0.000                      0                  242        0.545        0.000                      0                  242  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.550ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.256ns  (logic 0.599ns (11.397%)  route 4.657ns (88.603%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 27.654 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        2.155    15.949    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.150    16.099 f  design_1_i/caravel_0/inst/housekeeping/mprj_o[15]_INST_0_i_2/O
                         net (fo=1, routed)           1.309    17.408    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_io_out_hk[0]
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.348    17.756 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           0.000    17.756    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X48Y90         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.475    27.654    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X48Y90         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000    27.654    
                         clock uncertainty           -0.377    27.277    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.029    27.306    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         27.306    
                         arrival time                         -17.756    
  -------------------------------------------------------------------
                         slack                                  9.550    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.053ns  (logic 0.349ns (6.907%)  route 4.704ns (93.093%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 27.644 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        2.155    15.949    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.073 f  design_1_i/caravel_0/inst/housekeeping/mprj_o[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.356    17.429    design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_io_out_hk[0]
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.124    17.553 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           0.000    17.553    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X51Y91         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.465    27.644    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X51Y91         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000    27.644    
                         clock uncertainty           -0.377    27.267    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)        0.032    27.299    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         27.299    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             11.454ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.866ns  (logic 1.684ns (13.089%)  route 11.182ns (86.911%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 27.718 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.186    15.811    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X64Y59         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.539    27.718    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X64Y59         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[27]/C
                         clock pessimism              0.129    27.847    
                         clock uncertainty           -0.377    27.470    
    SLICE_X64Y59         FDRE (Setup_fdre_C_CE)      -0.205    27.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[27]
  -------------------------------------------------------------------
                         required time                         27.265    
                         arrival time                         -15.811    
  -------------------------------------------------------------------
                         slack                                 11.454    

Slack (MET) :             11.486ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 1.684ns (13.122%)  route 11.150ns (86.878%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 27.718 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.154    15.779    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X64Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.539    27.718    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X64Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]/C
                         clock pessimism              0.129    27.847    
                         clock uncertainty           -0.377    27.470    
    SLICE_X64Y60         FDRE (Setup_fdre_C_CE)      -0.205    27.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[24]
  -------------------------------------------------------------------
                         required time                         27.265    
                         arrival time                         -15.779    
  -------------------------------------------------------------------
                         slack                                 11.486    

Slack (MET) :             11.486ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 1.684ns (13.122%)  route 11.150ns (86.878%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 27.718 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.154    15.779    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X64Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.539    27.718    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X64Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[29]/C
                         clock pessimism              0.129    27.847    
                         clock uncertainty           -0.377    27.470    
    SLICE_X64Y60         FDRE (Setup_fdre_C_CE)      -0.205    27.265    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[29]
  -------------------------------------------------------------------
                         required time                         27.265    
                         arrival time                         -15.779    
  -------------------------------------------------------------------
                         slack                                 11.486    

Slack (MET) :             11.510ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 1.684ns (13.144%)  route 11.128ns (86.856%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 27.720 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.132    15.757    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X65Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.541    27.720    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X65Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[21]/C
                         clock pessimism              0.129    27.849    
                         clock uncertainty           -0.377    27.472    
    SLICE_X65Y55         FDRE (Setup_fdre_C_CE)      -0.205    27.267    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[21]
  -------------------------------------------------------------------
                         required time                         27.267    
                         arrival time                         -15.757    
  -------------------------------------------------------------------
                         slack                                 11.510    

Slack (MET) :             11.624ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.733ns  (logic 1.684ns (13.225%)  route 11.049ns (86.775%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 27.719 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.053    15.678    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X66Y58         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.540    27.719    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X66Y58         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]/C
                         clock pessimism              0.129    27.848    
                         clock uncertainty           -0.377    27.471    
    SLICE_X66Y58         FDRE (Setup_fdre_C_CE)      -0.169    27.302    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[25]
  -------------------------------------------------------------------
                         required time                         27.302    
                         arrival time                         -15.678    
  -------------------------------------------------------------------
                         slack                                 11.624    

Slack (MET) :             11.624ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.733ns  (logic 1.684ns (13.225%)  route 11.049ns (86.775%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 27.719 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.053    15.678    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X66Y58         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.540    27.719    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X66Y58         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]/C
                         clock pessimism              0.129    27.848    
                         clock uncertainty           -0.377    27.471    
    SLICE_X66Y58         FDRE (Setup_fdre_C_CE)      -0.169    27.302    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[28]
  -------------------------------------------------------------------
                         required time                         27.302    
                         arrival time                         -15.678    
  -------------------------------------------------------------------
                         slack                                 11.624    

Slack (MET) :             11.642ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 1.684ns (13.245%)  route 11.030ns (86.755%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 27.718 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.035    15.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X66Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.539    27.718    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X66Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]/C
                         clock pessimism              0.129    27.847    
                         clock uncertainty           -0.377    27.470    
    SLICE_X66Y60         FDRE (Setup_fdre_C_CE)      -0.169    27.301    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[26]
  -------------------------------------------------------------------
                         required time                         27.301    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                 11.642    

Slack (MET) :             11.642ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 1.684ns (13.245%)  route 11.030ns (86.755%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 27.718 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.651     2.945    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=160, routed)         2.709     6.110    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X61Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.234 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_adr_u[-1111111086]_i_1/O
                         net (fo=10, routed)          1.256     7.490    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_39
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.153     7.643 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0/O
                         net (fo=3, routed)           0.844     8.487    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_i_19__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.331     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           1.233    10.051    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11/O
                         net (fo=1, routed)           0.571    10.746    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_11_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.870 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=1, routed)           1.133    12.004    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.227    13.354    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X70Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.478 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          1.022    14.501    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X66Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.625 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.035    15.659    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_692
    SLICE_X66Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.539    27.718    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X66Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[31]/C
                         clock pessimism              0.129    27.847    
                         clock uncertainty           -0.377    27.470    
    SLICE_X66Y60         FDRE (Setup_fdre_C_CE)      -0.169    27.301    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[31]
  -------------------------------------------------------------------
                         required time                         27.301    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                 11.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.590     0.926    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.145     1.212    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.590     0.926    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.145     1.212    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.595     0.931    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X23Y44         FDRE                                         r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[13]/Q
                         net (fo=1, routed)           0.109     1.180    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[13]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.905     1.271    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.144    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.387%)  route 0.178ns (54.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.553     0.889    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[14]/Q
                         net (fo=7, routed)           0.178     1.215    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg_n_0_[14]
    SLICE_X49Y52         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.825     1.191    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X49Y52         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[14]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.016     1.172    design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.279%)  route 0.224ns (51.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.584     0.920    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X58Y47         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]/Q
                         net (fo=4, routed)           0.224     1.307    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/D[18]
    SLICE_X62Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.352 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_17
    SLICE_X62Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.849     1.215    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X62Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.121     1.306    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_PC_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.521%)  route 0.213ns (56.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.584     0.920    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X58Y47         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]/Q
                         net (fo=4, routed)           0.213     1.296    design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]
    SLICE_X58Y52         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.848     1.214    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X58Y52         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_PC_reg[18]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y52         FDRE (Hold_fdre_C_D)         0.063     1.247    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_to_execute_PC_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.937%)  route 0.304ns (62.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=10, routed)          0.304     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[40]
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.045     1.403 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[5]
    SLICE_X31Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.576     0.912    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X55Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]/Q
                         net (fo=4, routed)           0.128     1.181    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[17]
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.888     1.254    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/clock
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB18_X3Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.126    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.686%)  route 0.212ns (50.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.557     0.893    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y50         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.212     1.268    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_exr
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.313 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y49         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.830     1.196    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.595     0.931    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.202    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[3]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.905     1.271    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.144    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y12  design_1_i/caravel_0/inst/mprj/uart/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y22  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y22  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y23  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y23  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y19  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y19  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y21  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y77  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.382ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 0.580ns (5.960%)  route 9.152ns (94.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 27.888 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.918 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.953    12.871    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X56Y110        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.709    27.888    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y110        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[0]/C
                         clock pessimism              0.147    28.035    
                         clock uncertainty           -0.377    27.658    
    SLICE_X56Y110        FDCE (Recov_fdce_C_CLR)     -0.405    27.253    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[0]
  -------------------------------------------------------------------
                         required time                         27.253    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                 14.382    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 0.580ns (6.473%)  route 8.381ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 27.890 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.918 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.182    12.100    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X56Y105        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.711    27.890    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y105        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]/C
                         clock pessimism              0.147    28.037    
                         clock uncertainty           -0.377    27.660    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.405    27.255    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.255    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 0.580ns (6.473%)  route 8.381ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 27.890 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.918 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.182    12.100    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X56Y105        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.711    27.890    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y105        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]/C
                         clock pessimism              0.147    28.037    
                         clock uncertainty           -0.377    27.660    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.405    27.255    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]
  -------------------------------------------------------------------
                         required time                         27.255    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 0.580ns (6.494%)  route 8.351ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.918 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.152    12.070    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y107        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.713    27.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y107        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]/C
                         clock pessimism              0.147    28.039    
                         clock uncertainty           -0.377    27.662    
    SLICE_X61Y107        FDCE (Recov_fdce_C_CLR)     -0.405    27.257    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]
  -------------------------------------------------------------------
                         required time                         27.257    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 0.580ns (6.494%)  route 8.351ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.918 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.152    12.070    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y107        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.713    27.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y107        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]/C
                         clock pessimism              0.147    28.039    
                         clock uncertainty           -0.377    27.662    
    SLICE_X61Y107        FDCE (Recov_fdce_C_CLR)     -0.405    27.257    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]
  -------------------------------------------------------------------
                         required time                         27.257    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 0.580ns (6.494%)  route 8.351ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X56Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.918 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.152    12.070    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y107        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.713    27.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y107        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]/C
                         clock pessimism              0.147    28.039    
                         clock uncertainty           -0.377    27.662    
    SLICE_X61Y107        FDCE (Recov_fdce_C_CLR)     -0.405    27.257    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]
  -------------------------------------------------------------------
                         required time                         27.257    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.606ns (7.165%)  route 7.852ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 27.643 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X56Y89         LUT2 (Prop_lut2_I1_O)        0.150     6.944 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=167, routed)         4.653    11.597    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X39Y73         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.464    27.643    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X39Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[26]/C
                         clock pessimism              0.129    27.772    
                         clock uncertainty           -0.377    27.395    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.607    26.788    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         26.788    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.606ns (7.165%)  route 7.852ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 27.643 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X56Y89         LUT2 (Prop_lut2_I1_O)        0.150     6.944 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=167, routed)         4.653    11.597    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X39Y73         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.464    27.643    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X39Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[27]/C
                         clock pessimism              0.129    27.772    
                         clock uncertainty           -0.377    27.395    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.607    26.788    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         26.788    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.606ns (7.165%)  route 7.852ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 27.643 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X56Y89         LUT2 (Prop_lut2_I1_O)        0.150     6.944 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=167, routed)         4.653    11.597    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X39Y73         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.464    27.643    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X39Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[28]/C
                         clock pessimism              0.129    27.772    
                         clock uncertainty           -0.377    27.395    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.607    26.788    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         26.788    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.606ns (7.165%)  route 7.852ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 27.643 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           3.199     6.794    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X56Y89         LUT2 (Prop_lut2_I1_O)        0.150     6.944 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=167, routed)         4.653    11.597    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X39Y73         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.464    27.643    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X39Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[29]/C
                         clock pessimism              0.129    27.772    
                         clock uncertainty           -0.377    27.395    
    SLICE_X39Y73         FDCE (Recov_fdce_C_CLR)     -0.607    26.788    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         26.788    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                 15.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X30Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.871    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X31Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X31Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.850    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.085%)  route 0.266ns (53.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.591     0.927    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.271 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X31Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X31Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.850    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.570    





