{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685406922468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685406922468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 18:35:22 2023 " "Processing started: Mon May 29 18:35:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685406922468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406922468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406922468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685406923109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685406923109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroflag " "Found entity 1: zeroflag" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Laboratorio 3/ALU/alu/testbench.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/neflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/neflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neflag " "Found entity 1: neflag" {  } { { "Laboratorio 3/ALU/alu/neflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/neflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ " "Found entity 1: mux_" {  } { { "Laboratorio 3/ALU/alu/mux_.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/mux_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/main.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Laboratorio 3/ALU/alu/main.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/caflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/caflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 caflag " "Found entity 1: caflag" {  } { { "Laboratorio 3/ALU/alu/caflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/caflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_sumador_n " "Found entity 1: testbench_sumador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_s " "Found entity 1: testbench_s" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1bit " "Found entity 1: sumador_1bit" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador_n " "Found entity 1: tb_restador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador " "Found entity 1: tb_restador" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/restador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1bit " "Found entity 1: restador_1bit" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/xor_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_n " "Found entity 1: xor_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "Laboratorio 3/ALU/Operandos_logicos/testbench_alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/testbench_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/or_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_n " "Found entity 1: or_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406933998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406933998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/n_not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/n_not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_not_gate " "Found entity 1: n_not_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lsl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_logic " "Found entity 1: lsl_logic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lsl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_arithmetic " "Found entity 1: lsl_arithmetic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lrl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_logic " "Found entity 1: lrl_logic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lrl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_arithmetic " "Found entity 1: lrl_arithmetic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/and_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_n " "Found entity 1: and_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "D:/processor/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685406934025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/processor/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/processor/flopenr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934033 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(25) " "Verilog HDL warning at decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685406934035 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(38) " "Verilog HDL warning at decoder.sv(38): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685406934035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934038 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685406934046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut testbench_sumador_n.sv(9) " "Verilog HDL Implicit Net warning at testbench_sumador_n.sv(9): created implicit net for \"caOut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N1 sumador_1bit.sv(4) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(4): created implicit net for \"N1\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N3 sumador_1bit.sv(6) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(6): created implicit net for \"N3\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N4 sumador_1bit.sv(7) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(7): created implicit net for \"N4\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut tb_restador_n.sv(9) " "Verilog HDL Implicit Net warning at tb_restador_n.sv(9): created implicit net for \"caOut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 restador_1bit.sv(5) " "Verilog HDL Implicit Net warning at restador_1bit.sv(5): created implicit net for \"R1\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 restador_1bit.sv(8) " "Verilog HDL Implicit Net warning at restador_1bit.sv(8): created implicit net for \"R2\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 restador_1bit.sv(10) " "Verilog HDL Implicit Net warning at restador_1bit.sv(10): created implicit net for \"R3\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteRegWrite arm.sv(14) " "Verilog HDL Implicit Net warning at arm.sv(14): created implicit net for \"RegWriteRegWrite\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemToReg arm.sv(15) " "Verilog HDL Implicit Net warning at arm.sv(15): created implicit net for \"MemToReg\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685406934103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "arm.sv" "c" { Text "D:/processor/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "D:/processor/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "D:/processor/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "D:/processor/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "D:/processor/condlogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "arm.sv" "dp" { Text "D:/processor/arm.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/processor/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "D:/processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "D:/processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"datapath:dp\|register_file:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/processor/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/processor/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/processor/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934188 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fo alu.sv(5) " "Output port \"fo\" at alu.sv(5) has no driver" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685406934193 "|arm|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n datapath:dp\|alu:alu\|sumador_n:sum1 " "Elaborating entity \"sumador_n\" for hierarchy \"datapath:dp\|alu:alu\|sumador_n:sum1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "sum1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1bit datapath:dp\|alu:alu\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut " "Elaborating entity \"sumador_1bit\" for hierarchy \"datapath:dp\|alu:alu\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" "sumador\[0\].dut" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caflag datapath:dp\|alu:alu\|caflag:cf " "Elaborating entity \"caflag\" for hierarchy \"datapath:dp\|alu:alu\|caflag:cf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "cf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n datapath:dp\|alu:alu\|restador_n:res1 " "Elaborating entity \"restador_n\" for hierarchy \"datapath:dp\|alu:alu\|restador_n:res1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "res1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1bit datapath:dp\|alu:alu\|restador_n:res1\|restador_1bit:restador\[0\].dut " "Elaborating entity \"restador_1bit\" for hierarchy \"datapath:dp\|alu:alu\|restador_n:res1\|restador_1bit:restador\[0\].dut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" "restador\[0\].dut" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neflag datapath:dp\|alu:alu\|neflag:nf " "Elaborating entity \"neflag\" for hierarchy \"datapath:dp\|alu:alu\|neflag:nf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "nf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_arithmetic datapath:dp\|alu:alu\|lsl_arithmetic:lsl1 " "Elaborating entity \"lsl_arithmetic\" for hierarchy \"datapath:dp\|alu:alu\|lsl_arithmetic:lsl1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lsl1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_arithmetic datapath:dp\|alu:alu\|lrl_arithmetic:lrl1 " "Elaborating entity \"lrl_arithmetic\" for hierarchy \"datapath:dp\|alu:alu\|lrl_arithmetic:lrl1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lrl1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_n datapath:dp\|alu:alu\|and_gate_n:and1 " "Elaborating entity \"and_gate_n\" for hierarchy \"datapath:dp\|alu:alu\|and_gate_n:and1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "and1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate datapath:dp\|alu:alu\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst " "Elaborating entity \"and_gate\" for hierarchy \"datapath:dp\|alu:alu\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" "and_gen\[0\].and_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_n datapath:dp\|alu:alu\|or_gate_n:or1 " "Elaborating entity \"or_gate_n\" for hierarchy \"datapath:dp\|alu:alu\|or_gate_n:or1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "or1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate datapath:dp\|alu:alu\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst " "Elaborating entity \"or_gate\" for hierarchy \"datapath:dp\|alu:alu\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" "or_gen\[0\].or_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_n datapath:dp\|alu:alu\|xor_gate_n:xor1 " "Elaborating entity \"xor_gate_n\" for hierarchy \"datapath:dp\|alu:alu\|xor_gate_n:xor1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "xor1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate datapath:dp\|alu:alu\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst " "Elaborating entity \"xor_gate\" for hierarchy \"datapath:dp\|alu:alu\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" "xor_gen\[0\].xor_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_logic datapath:dp\|alu:alu\|lsl_logic:lsl2 " "Elaborating entity \"lsl_logic\" for hierarchy \"datapath:dp\|alu:alu\|lsl_logic:lsl2\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lsl2" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_logic datapath:dp\|alu:alu\|lrl_logic:lrl2 " "Elaborating entity \"lrl_logic\" for hierarchy \"datapath:dp\|alu:alu\|lrl_logic:lrl2\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lrl2" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_not_gate datapath:dp\|alu:alu\|n_not_gate:not1 " "Elaborating entity \"n_not_gate\" for hierarchy \"datapath:dp\|alu:alu\|n_not_gate:not1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "not1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ datapath:dp\|alu:alu\|mux_:mux1 " "Elaborating entity \"mux_\" for hierarchy \"datapath:dp\|alu:alu\|mux_:mux1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "mux1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroflag datapath:dp\|alu:alu\|zeroflag:zf " "Elaborating entity \"zeroflag\" for hierarchy \"datapath:dp\|alu:alu\|zeroflag:zf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "zf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406934603 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out zeroflag.sv(4) " "Verilog HDL Always Construct warning at zeroflag.sv(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685406934607 "|arm|datapath:dp|alu:alu|zeroflag:zf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out zeroflag.sv(4) " "Inferred latch for \"out\" at zeroflag.sv(4)" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406934608 "|arm|datapath:dp|alu:alu|zeroflag:zf"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|register_file:rf\|rf " "RAM logic \"datapath:dp\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "register_file.sv" "rf" { Text "D:/processor/register_file.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685406935183 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685406935183 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685406936427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685406937606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/processor/output_files/processor.map.smsg " "Generated suppressed messages file D:/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406940585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685406940865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685406940865 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[0\] " "No output dependent on input pin \"ReadData\[0\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[1\] " "No output dependent on input pin \"ReadData\[1\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[2\] " "No output dependent on input pin \"ReadData\[2\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[3\] " "No output dependent on input pin \"ReadData\[3\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[4\] " "No output dependent on input pin \"ReadData\[4\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[5\] " "No output dependent on input pin \"ReadData\[5\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[6\] " "No output dependent on input pin \"ReadData\[6\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[7\] " "No output dependent on input pin \"ReadData\[7\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[8\] " "No output dependent on input pin \"ReadData\[8\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[9\] " "No output dependent on input pin \"ReadData\[9\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[10\] " "No output dependent on input pin \"ReadData\[10\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[11\] " "No output dependent on input pin \"ReadData\[11\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[12\] " "No output dependent on input pin \"ReadData\[12\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[13\] " "No output dependent on input pin \"ReadData\[13\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[14\] " "No output dependent on input pin \"ReadData\[14\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[15\] " "No output dependent on input pin \"ReadData\[15\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[16\] " "No output dependent on input pin \"ReadData\[16\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[17\] " "No output dependent on input pin \"ReadData\[17\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[18\] " "No output dependent on input pin \"ReadData\[18\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[19\] " "No output dependent on input pin \"ReadData\[19\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[20\] " "No output dependent on input pin \"ReadData\[20\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[21\] " "No output dependent on input pin \"ReadData\[21\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[22\] " "No output dependent on input pin \"ReadData\[22\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[23\] " "No output dependent on input pin \"ReadData\[23\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[24\] " "No output dependent on input pin \"ReadData\[24\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[25\] " "No output dependent on input pin \"ReadData\[25\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[26\] " "No output dependent on input pin \"ReadData\[26\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[27\] " "No output dependent on input pin \"ReadData\[27\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[28\] " "No output dependent on input pin \"ReadData\[28\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[29\] " "No output dependent on input pin \"ReadData\[29\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[30\] " "No output dependent on input pin \"ReadData\[30\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[31\] " "No output dependent on input pin \"ReadData\[31\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685406941083 "|arm|ReadData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685406941083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "983 " "Implemented 983 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685406941088 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685406941088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "820 " "Implemented 820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685406941088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685406941088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685406941128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 18:35:41 2023 " "Processing ended: Mon May 29 18:35:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685406941128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685406941128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685406941128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685406941128 ""}
