Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 18 23:02:02 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_tb_timing_summary_routed.rpt -pb CPU_tb_timing_summary_routed.pb -rpx CPU_tb_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_tb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[2]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[31]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[4]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[5]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[6]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[7]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[8]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_reg[9]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_decode/num_to_rhs_reg/Q (HIGH)

 There are 1060 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[0]/Q (HIGH)

 There are 1060 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[1]/Q (HIGH)

 There are 1060 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[2]/Q (HIGH)

 There are 1060 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[3]/Q (HIGH)

 There are 1056 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_dcache/last_clock_state_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[10]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[11]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[12]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[13]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[14]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[15]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[16]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[17]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[18]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[19]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[20]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[21]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[22]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[23]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[24]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[25]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[26]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[27]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[28]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[29]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[2]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[30]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[31]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[4]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[5]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[6]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[7]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[8]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p0_reg[9]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[10]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[11]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[12]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[13]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[14]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[15]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[16]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[17]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[18]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[19]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[20]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[21]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[22]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[23]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[24]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[25]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[26]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[27]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[28]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[29]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[2]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[30]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[31]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[4]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[5]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[6]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[7]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[8]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_regs/p1_reg[9]/Q (HIGH)

 There are 1313 register/latch pins with no clock driven by root clock pin: PLL/CLKout_reg/Q (HIGH)

 There are 1311 register/latch pins with no clock driven by root clock pin: download_program_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1774 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.331        0.000                      0                  140        0.218        0.000                      0                  140        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.331        0.000                      0                  140        0.218        0.000                      0                  140        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.804%)  route 3.353ns (80.196%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.954     9.268    PLL/clear
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.448    14.789    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[28]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    14.599    PLL/divisor_reg[28]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.804%)  route 3.353ns (80.196%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.954     9.268    PLL/clear
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.448    14.789    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[29]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    14.599    PLL/divisor_reg[29]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.804%)  route 3.353ns (80.196%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.954     9.268    PLL/clear
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.448    14.789    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[30]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    14.599    PLL/divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.804%)  route 3.353ns (80.196%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.954     9.268    PLL/clear
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.448    14.789    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  PLL/divisor_reg[31]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    14.599    PLL/divisor_reg[31]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.272%)  route 3.064ns (78.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.665     8.980    PLL/clear
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.446    14.787    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[12]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X44Y40         FDRE (Setup_fdre_C_R)       -0.429    14.597    PLL/divisor_reg[12]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.272%)  route 3.064ns (78.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.665     8.980    PLL/clear
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.446    14.787    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[13]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X44Y40         FDRE (Setup_fdre_C_R)       -0.429    14.597    PLL/divisor_reg[13]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.272%)  route 3.064ns (78.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.665     8.980    PLL/clear
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.446    14.787    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[14]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X44Y40         FDRE (Setup_fdre_C_R)       -0.429    14.597    PLL/divisor_reg[14]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.272%)  route 3.064ns (78.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.665     8.980    PLL/clear
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.446    14.787    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[15]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X44Y40         FDRE (Setup_fdre_C_R)       -0.429    14.597    PLL/divisor_reg[15]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.828ns (21.283%)  route 3.062ns (78.717%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.663     8.978    PLL/clear
    SLICE_X44Y43         FDRE                                         r  PLL/divisor_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.448    14.789    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  PLL/divisor_reg[24]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.429    14.599    PLL/divisor_reg[24]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 PLL/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.828ns (21.283%)  route 3.062ns (78.717%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  PLL/divisor_reg[20]/Q
                         net (fo=2, routed)           0.971     6.514    PLL/divisor_reg[20]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  PLL/CLKout_i_7/O
                         net (fo=1, routed)           0.633     7.271    PLL/CLKout_i_7_n_10
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.395 r  PLL/CLKout_i_3/O
                         net (fo=2, routed)           0.795     8.191    PLL/CLKout_i_3_n_10
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.315 r  PLL/divisor[0]_i_1/O
                         net (fo=32, routed)          0.663     8.978    PLL/clear
    SLICE_X44Y43         FDRE                                         r  PLL/divisor_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.448    14.789    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  PLL/divisor_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.429    14.599    PLL/divisor_reg[25]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 PLL/divisor_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/CLKout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.306%)  route 0.139ns (42.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.563     1.446    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  PLL/divisor_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PLL/divisor_reg[16]/Q
                         net (fo=3, routed)           0.139     1.726    PLL/divisor_reg[16]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.771 r  PLL/CLKout_i_1/O
                         net (fo=1, routed)           0.000     1.771    PLL/CLKout_i_1_n_10
    SLICE_X45Y40         FDRE                                         r  PLL/CLKout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.833     1.960    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  PLL/CLKout_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.091     1.553    PLL/CLKout_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 instruction_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.781%)  route 0.232ns (62.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  instruction_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  instruction_index_reg[0]/Q
                         net (fo=7, routed)           0.232     1.819    instruction_index_reg[0]
    SLICE_X51Y40         FDRE                                         r  program_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.836     1.963    CLK100MHZ_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  program_in_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.070     1.555    program_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PLL/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.444    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  PLL/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  PLL/divisor_reg[2]/Q
                         net (fo=1, routed)           0.121     1.707    PLL/divisor_reg_n_10_[2]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  PLL/divisor_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.818    PLL/divisor_reg[0]_i_2_n_15
    SLICE_X44Y37         FDRE                                         r  PLL/divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.830     1.957    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  PLL/divisor_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.105     1.549    PLL/divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 PLL/divisor_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  PLL/divisor_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  PLL/divisor_reg[10]/Q
                         net (fo=2, routed)           0.133     1.719    PLL/divisor_reg[10]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  PLL/divisor_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    PLL/divisor_reg[8]_i_1_n_15
    SLICE_X44Y39         FDRE                                         r  PLL/divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.959    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  PLL/divisor_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105     1.550    PLL/divisor_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 PLL/divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.563     1.446    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PLL/divisor_reg[14]/Q
                         net (fo=2, routed)           0.133     1.720    PLL/divisor_reg[14]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  PLL/divisor_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    PLL/divisor_reg[12]_i_1_n_15
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.833     1.960    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  PLL/divisor_reg[14]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.105     1.551    PLL/divisor_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 PLL/divisor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  PLL/divisor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  PLL/divisor_reg[6]/Q
                         net (fo=2, routed)           0.134     1.720    PLL/divisor_reg[6]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  PLL/divisor_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    PLL/divisor_reg[4]_i_1_n_15
    SLICE_X44Y38         FDRE                                         r  PLL/divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.959    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  PLL/divisor_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.105     1.550    PLL/divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 PLL/divisor_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.563     1.446    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PLL/divisor_reg[22]/Q
                         net (fo=2, routed)           0.134     1.721    PLL/divisor_reg[22]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  PLL/divisor_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    PLL/divisor_reg[20]_i_1_n_15
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.833     1.960    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  PLL/divisor_reg[22]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105     1.551    PLL/divisor_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 instruction_index_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  instruction_index_reg[10]/Q
                         net (fo=2, routed)           0.134     1.722    instruction_index_reg__0[10]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  instruction_index_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    instruction_index_reg[8]_i_1_n_15
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.834     1.961    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[10]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    instruction_index_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 instruction_index_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_index_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  instruction_index_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  instruction_index_reg[22]/Q
                         net (fo=2, routed)           0.134     1.723    instruction_index_reg__0[22]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  instruction_index_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    instruction_index_reg[20]_i_1_n_15
    SLICE_X48Y42         FDRE                                         r  instruction_index_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.835     1.962    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  instruction_index_reg[22]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.105     1.553    instruction_index_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 PLL/divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/divisor_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.563     1.446    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  PLL/divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PLL/divisor_reg[18]/Q
                         net (fo=2, routed)           0.134     1.721    PLL/divisor_reg[18]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  PLL/divisor_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    PLL/divisor_reg[16]_i_1_n_15
    SLICE_X44Y41         FDRE                                         r  PLL/divisor_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.833     1.960    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  PLL/divisor_reg[18]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.105     1.551    PLL/divisor_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y39   PLL/divisor_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y39   PLL/divisor_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   PLL/divisor_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   PLL/divisor_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   PLL/divisor_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   PLL/divisor_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y41   PLL/divisor_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y41   PLL/divisor_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y41   PLL/divisor_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   PLL/divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   PLL/divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   PLL/divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   PLL/divisor_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   PLL/divisor_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   PLL/divisor_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   PLL/divisor_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   PLL/divisor_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   PLL/divisor_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   PLL/divisor_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y40   download_program_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   instruction_index_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   instruction_index_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   instruction_index_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   instruction_index_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   instruction_index_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   instruction_index_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   instruction_index_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   instruction_index_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   instruction_index_reg[24]/C



