============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 17:53:52 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_l/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 10 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  4.552903s wall, 4.421875s user + 0.187500s system = 4.609375s CPU (101.2%)

RUN-1004 : used memory is 574 MB, reserved memory is 631 MB, peak memory is 703 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file import/hdmi_top/ISP_static_awb.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  1.516717s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (95.8%)

RUN-1004 : used memory is 582 MB, reserved memory is 628 MB, peak memory is 703 MB
HDL-1007 : analyze verilog file import/read_rawdata.v
HDL-8007 ERROR: cannot find port 'switch_video' on this module in import/sd_bmp_hdmi.v(122)
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(200)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 11 feed throughs used by 10 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  1.521030s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (90.4%)

RUN-1004 : used memory is 613 MB, reserved memory is 659 MB, peak memory is 703 MB
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(201)
HDL-8007 ERROR: syntax error near 'input' in import/sd_bmp_hdmi.v(246)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in import/sd_bmp_hdmi.v(246)
HDL-8007 ERROR: ignore module module due to previous errors in import/sd_bmp_hdmi.v(24)
HDL-1007 : Verilog file 'import/sd_bmp_hdmi.v' ignored due to errors
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(201)
HDL-8007 ERROR: cannot find port 'ISP_mode' on this module in import/sd_bmp_hdmi.v(246)
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'out_de2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(230)
HDL-1007 : undeclared symbol 'out_href2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(231)
HDL-1007 : undeclared symbol 'out_vsync2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(232)
HDL-1007 : undeclared symbol 'mode', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(243)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(245)
HDL-8007 ERROR: cannot find port 'rst' on this module in import/hdmi_top/hdmi_top.v(139)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(92)
HDL-1007 : analyze verilog file al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'out_de2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(230)
HDL-1007 : undeclared symbol 'out_href2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(231)
HDL-1007 : undeclared symbol 'out_vsync2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(232)
HDL-1007 : undeclared symbol 'mode', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(243)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(245)
HDL-1007 : analyze verilog file import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze verilog file import/sd_read_photo.v
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_cmd.v' in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_ctrl.v' in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_data.v' in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file import/read_rawdata.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_interconnect.v
HDL-5007 WARNING: assignment to input 'bayer_rgb888_in' in import/hdmi_top/ISP_interconnect.v(101)
HDL-8007 ERROR: cannot find port 'rst' on this module in import/hdmi_top/hdmi_top.v(139)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(92)
HDL-1007 : analyze verilog file al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'out_de2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(230)
HDL-1007 : undeclared symbol 'out_href2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(231)
HDL-1007 : undeclared symbol 'out_vsync2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(232)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(245)
HDL-1007 : analyze verilog file import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze verilog file import/sd_read_photo.v
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_cmd.v' in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_ctrl.v' in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_data.v' in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file import/read_rawdata.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_interconnect.v
HDL-5007 WARNING: assignment to input 'bayer_rgb888_in' in import/hdmi_top/ISP_interconnect.v(101)
HDL-8007 ERROR: cannot find port 'rst' on this module in import/hdmi_top/hdmi_top.v(139)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
