Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: BoothWallaceMult16Bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BoothWallaceMult16Bit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BoothWallaceMult16Bit"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : BoothWallaceMult16Bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/BoothWallaceMult16Bit_2017701177/FullAdder.v" into library work
Parsing module <FullAdder>.
Analyzing Verilog file "/home/ise/BoothWallaceMult16Bit_2017701177/RippleCarryAdder.v" into library work
Parsing module <RippleCarryAdder>.
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/RippleCarryAdder.v" Line 33: Block identifier is required on this block
Analyzing Verilog file "/home/ise/BoothWallaceMult16Bit_2017701177/HalfAdder.v" into library work
Parsing module <HalfAdder>.
Analyzing Verilog file "/home/ise/BoothWallaceMult16Bit_2017701177/BoothSelector.v" into library work
Parsing module <BoothSelector>.
Analyzing Verilog file "/home/ise/BoothWallaceMult16Bit_2017701177/BoothEncoder.v" into library work
Parsing module <BoothEncoder>.
Analyzing Verilog file "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" into library work
Parsing module <BoothWallaceMult16Bit>.
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 83: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 91: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 99: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 107: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 115: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 123: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 131: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 139: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 147: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 155: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 163: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 171: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 179: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 187: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 195: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 203: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 211: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 254: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 265: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 276: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 289: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 302: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 318: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 342: Block identifier is required on this block

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <BoothWallaceMult16Bit>.

Elaborating module <BoothEncoder>.

Elaborating module <BoothSelector>.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 81: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 86: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <RippleCarryAdder(width=17)>.

Elaborating module <FullAdder>.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 89: Assignment to dump0 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 97: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 102: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 105: Assignment to dump1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 113: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 118: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 121: Assignment to dump2 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 129: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 134: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 137: Assignment to dump3 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 145: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 150: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 153: Assignment to dump4 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 161: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 166: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 169: Assignment to dump5 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 177: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 182: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 185: Assignment to dump6 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 193: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 198: Size mismatch in connection of port <Y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 201: Assignment to dump7 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 209: Size mismatch in connection of port <SHIFTY>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <RippleCarryAdder(width=16)>.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 216: Assignment to dump8 ignored, since the identifier is never used

Elaborating module <HalfAdder>.

Elaborating module <RippleCarryAdder(width=32)>.
WARNING:HDLCompiler:1127 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 349: Assignment to dummyF ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" Line 241: Net <WT13[12]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BoothWallaceMult16Bit>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v".
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 89: Output port <cout> of the instance <rca0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 105: Output port <cout> of the instance <rca1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 121: Output port <cout> of the instance <rca2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 137: Output port <cout> of the instance <rca3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 153: Output port <cout> of the instance <rca4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 169: Output port <cout> of the instance <rca5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 185: Output port <cout> of the instance <rca6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 201: Output port <cout> of the instance <rca7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 216: Output port <cout> of the instance <rca8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 255: Output port <Cout> of the instance <[31].FAWT00_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 266: Output port <Cout> of the instance <[31].FAWT02_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 277: Output port <Cout> of the instance <[31].FAWT04_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 290: Output port <Cout> of the instance <[31].FAWT10_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 319: Output port <Cout> of the instance <[31].FAWT20_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 343: Output port <Cout> of the instance <[31].FAWT30_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/BoothWallaceMult16Bit_2017701177/BoothWallaceMult16Bit.v" line 349: Output port <cout> of the instance <rpaF> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <WT13<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <BoothWallaceMult16Bit> synthesized.

Synthesizing Unit <BoothEncoder>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/BoothEncoder.v".
    Summary:
Unit <BoothEncoder> synthesized.

Synthesizing Unit <BoothSelector>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/BoothSelector.v".
    Summary:
Unit <BoothSelector> synthesized.

Synthesizing Unit <RippleCarryAdder_1>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/RippleCarryAdder.v".
        width = 17
    Summary:
	no macro.
Unit <RippleCarryAdder_1> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/FullAdder.v".
    Summary:
Unit <FullAdder> synthesized.

Synthesizing Unit <RippleCarryAdder_2>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/RippleCarryAdder.v".
        width = 16
    Summary:
	no macro.
Unit <RippleCarryAdder_2> synthesized.

Synthesizing Unit <HalfAdder>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/HalfAdder.v".
    Summary:
Unit <HalfAdder> synthesized.

Synthesizing Unit <RippleCarryAdder_3>.
    Related source file is "/home/ise/BoothWallaceMult16Bit_2017701177/RippleCarryAdder.v".
        width = 32
    Summary:
	no macro.
Unit <RippleCarryAdder_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 856
 1-bit xor2                                            : 856

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 856
 1-bit xor2                                            : 856

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[22].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[23].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[24].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[25].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[26].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[27].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[28].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[29].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[21].FAWT00_1>, <[30].FAWT00_1> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[27].FAWT02_0>, <[28].FAWT02_0> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[27].FAWT02_0>, <[29].FAWT02_0> of unit <FullAdder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <BoothWallaceMult16Bit>: instances <[27].FAWT02_0>, <[30].FAWT02_0> of unit <FullAdder> are equivalent, second instance is removed

Optimizing unit <BoothWallaceMult16Bit> ...

Optimizing unit <RippleCarryAdder_1> ...

Optimizing unit <RippleCarryAdder_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BoothWallaceMult16Bit, actual ratio is 37.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BoothWallaceMult16Bit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 542
#      LUT2                        : 2
#      LUT3                        : 74
#      LUT4                        : 32
#      LUT5                        : 288
#      LUT6                        : 146
# IO Buffers                       : 64
#      IBUF                        : 32
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  542  out of   2400    22%  
    Number used as Logic:               542  out of   2400    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    542
   Number with an unused Flip Flop:     542  out of    542   100%  
   Number with an unused LUT:             0  out of    542     0%  
   Number of fully used LUT-FF pairs:     0  out of    542     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    132    48%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 26.082ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 862615 / 32
-------------------------------------------------------------------------
Delay:               26.082ns (Levels of Logic = 22)
  Source:            X<1> (PAD)
  Destination:       Out<31> (PAD)

  Data Path: X<1> to Out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.222   2.004  X_1_IBUF (PP10<31>)
     LUT6:I0->O            4   0.203   1.048  rca0/[3].FA1/Cout1 (rca0/c<3>)
     LUT6:I0->O            4   0.203   1.048  rca0/[5].FA1/Cout1 (rca0/c<5>)
     LUT6:I0->O            5   0.203   1.079  rca0/[7].FA1/Cout1 (rca0/c<7>)
     LUT6:I0->O            5   0.203   1.079  rca0/[9].FA1/Cout1 (rca0/c<9>)
     LUT6:I0->O            5   0.203   0.819  rca0/[11].FA1/Cout1 (rca0/c<11>)
     LUT6:I4->O            3   0.203   0.651  rca0/[13].FA1/Mxor_S_xo<0>1 (PP10<13>)
     LUT5:I4->O            2   0.205   0.721  [13].FAWT00_1/Cout1 (WT01<14>)
     LUT6:I4->O            3   0.203   0.651  [14].FAWT10_0/Mxor_S_xo<0>1 (WT10<14>)
     LUT3:I2->O            2   0.205   0.961  [14].FAWT20_0/Mxor_S_xo<0>1 (WT20<14>)
     LUT6:I1->O            2   0.203   0.961  [14].FAWT30_0/Mxor_S_xo<0>1 (WT30<14>)
     LUT5:I0->O            3   0.203   0.755  rpaF/[14].FA1/Cout1 (rpaF/c<14>)
     LUT5:I3->O            3   0.203   0.755  rpaF/[16].FA1/Cout1 (rpaF/c<16>)
     LUT5:I3->O            3   0.203   0.755  rpaF/[18].FA1/Cout1 (rpaF/c<18>)
     LUT5:I3->O            3   0.203   0.755  rpaF/[20].FA1/Cout1 (rpaF/c<20>)
     LUT5:I3->O            3   0.203   0.755  rpaF/[22].FA1/Cout1 (rpaF/c<22>)
     LUT5:I3->O            3   0.203   0.755  rpaF/[24].FA1/Cout1 (rpaF/c<24>)
     LUT5:I3->O            3   0.203   0.755  rpaF/[26].FA1/Cout1 (rpaF/c<26>)
     LUT5:I3->O            3   0.203   0.755  rpaF/[28].FA1/Cout1 (rpaF/c<28>)
     LUT5:I3->O            1   0.203   0.580  rpaF/[30].FA1/Cout1 (rpaF/c<30>)
     LUT3:I2->O            1   0.205   0.579  rpaF/[31].FA1/Mxor_S_xo<0>1 (Out_31_OBUF)
     OBUF:I->O                 2.571          Out_31_OBUF (Out<31>)
    ----------------------------------------
    Total                     26.082ns (7.859ns logic, 18.223ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.14 secs
 
--> 


Total memory usage is 474688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   16 (   0 filtered)

