###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:43:55 2025
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U1_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U1_ClkDiv/div_clk_reg_reg/D       (v) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.083
- Setup                         0.416
+ Phase Shift                   5.000
= Required Time                 5.667
- Arrival Time                  5.613
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.054 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.078 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.205 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.317 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.442 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    0.654 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    0.844 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.069 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.267 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.358 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.641 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.807 |    1.861 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.080 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.408 |    2.462 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    2.617 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.625 |    2.679 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    2.826 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    2.926 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    3.124 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    3.317 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    3.507 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    3.728 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    4.143 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    4.325 | 
     | U1_ClkDiv/U95                     | A ^ -> Y v  | XOR2X2M    | 0.149 | 0.084 |   4.355 |    4.409 | 
     | U1_ClkDiv/U96                     | D v -> Y ^  | NOR4X2M    | 0.249 | 0.259 |   4.614 |    4.668 | 
     | U1_ClkDiv/U97                     | D ^ -> Y ^  | AND4X2M    | 0.144 | 0.266 |   4.881 |    4.935 | 
     | U1_ClkDiv/FE_RC_368_0             | B ^ -> Y v  | NAND2X2M   | 0.098 | 0.099 |   4.980 |    5.034 | 
     | U1_ClkDiv/FE_RC_372_0             | A v -> Y ^  | INVX2M     | 0.090 | 0.084 |   5.064 |    5.118 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 ^ -> Y v | OAI21X3M   | 0.088 | 0.091 |   5.155 |    5.209 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 v -> Y ^ | AOI2B1X4M  | 0.174 | 0.133 |   5.288 |    5.342 | 
     | U1_ClkDiv/FE_RC_710_0             | A ^ -> Y v  | NOR2X4M    | 0.069 | 0.075 |   5.363 |    5.417 | 
     | U1_ClkDiv/U5                      | A v -> Y ^  | INVX4M     | 0.180 | 0.126 |   5.489 |    5.543 | 
     | U1_ClkDiv/U59                     | B0 ^ -> Y v | OAI32X1M   | 0.139 | 0.125 |   5.613 |    5.667 | 
     | U1_ClkDiv/div_clk_reg_reg         | D v         | SDFFRQX2M  | 0.139 | 0.000 |   5.613 |    5.667 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.054 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.031 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.019 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.367 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.094 | 0.097 |   0.518 |    0.464 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.638 |    0.584 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.742 |    0.688 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.847 |    0.793 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.964 |    0.910 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.046 |   1.010 |    0.956 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.031 | 0.039 |   1.049 |    0.995 | 
     | DFT_UART_CLK__L8_I0       | A v -> Y ^ | INVX4M     | 0.034 | 0.034 |   1.083 |    1.029 | 
     | U1_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.034 | 0.000 |   1.083 |    1.029 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/D       (v) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.082
- Setup                         0.418
+ Phase Shift                   5.000
= Required Time                 5.664
- Arrival Time                  5.561
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.126 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.254 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.366 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.491 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    0.702 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    0.892 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.118 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.316 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.406 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.690 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.807 |    1.909 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.128 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q ^ | SDFFRHQX1M | 0.476 | 0.621 |   2.647 |    2.750 | 
     | U0_ClkDiv/U57                  | B ^ -> Y ^  | OR2X2M     | 0.298 | 0.330 |   2.977 |    3.080 | 
     | U0_ClkDiv/FE_RC_149_0          | B ^ -> Y v  | NAND2X4M   | 0.086 | 0.094 |   3.071 |    3.174 | 
     | U0_ClkDiv/FE_RC_148_0          | A v -> Y ^  | NAND2X4M   | 0.092 | 0.076 |   3.147 |    3.250 | 
     | U0_ClkDiv/FE_RC_147_0          | A ^ -> Y v  | NAND2X4M   | 0.068 | 0.061 |   3.208 |    3.310 | 
     | U0_ClkDiv/FE_RC_146_0          | A v -> Y ^  | NAND2X4M   | 0.170 | 0.115 |   3.322 |    3.425 | 
     | U0_ClkDiv/FE_RC_162_0          | A ^ -> Y v  | NAND2X4M   | 0.079 | 0.080 |   3.402 |    3.505 | 
     | U0_ClkDiv/FE_RC_161_0          | A v -> Y ^  | NAND2X4M   | 0.195 | 0.124 |   3.526 |    3.629 | 
     | U0_ClkDiv/FE_RC_436_0          | B ^ -> Y v  | NAND2BX4M  | 0.091 | 0.098 |   3.624 |    3.727 | 
     | U0_ClkDiv/FE_RC_428_0          | B v -> Y ^  | NAND3X4M   | 0.195 | 0.144 |   3.768 |    3.871 | 
     | U0_ClkDiv/FE_RC_118_0          | A ^ -> Y v  | INVX2M     | 0.074 | 0.080 |   3.848 |    3.951 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 v -> Y ^ | OAI22X4M   | 0.310 | 0.205 |   4.053 |    4.156 | 
     | U0_ClkDiv/U16                  | B ^ -> Y ^  | OR2X8M     | 0.068 | 0.162 |   4.215 |    4.318 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 ^ -> Y v | AOI21X4M   | 0.105 | 0.043 |   4.258 |    4.361 | 
     | U0_ClkDiv/U78                  | B0 v -> Y v | AO21X4M    | 0.067 | 0.212 |   4.470 |    4.573 | 
     | U0_ClkDiv/U31                  | A v -> Y v  | XOR2X2M    | 0.118 | 0.127 |   4.597 |    4.700 | 
     | U0_ClkDiv/U103                 | C v -> Y ^  | NOR4X1M    | 0.437 | 0.344 |   4.941 |    5.044 | 
     | U0_ClkDiv/U30                  | B0 ^ -> Y ^ | AO22X4M    | 0.082 | 0.241 |   5.182 |    5.285 | 
     | U0_ClkDiv/U33                  | A0 ^ -> Y v | AOI221X4M  | 0.164 | 0.085 |   5.267 |    5.370 | 
     | U0_ClkDiv/U34                  | A v -> Y ^  | INVX3M     | 0.210 | 0.171 |   5.438 |    5.541 | 
     | U0_ClkDiv/U20                  | B0 ^ -> Y v | OAI32X1M   | 0.147 | 0.123 |   5.561 |    5.664 | 
     | U0_ClkDiv/div_clk_reg_reg      | D v         | SDFFRQX2M  | 0.147 | 0.000 |   5.561 |    5.664 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.079 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.029 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.319 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.094 | 0.097 |   0.518 |    0.415 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.638 |    0.535 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.742 |    0.639 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.847 |    0.744 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.964 |    0.862 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.046 |   1.010 |    0.907 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.031 | 0.039 |   1.049 |    0.946 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^ | INVX4M     | 0.031 | 0.033 |   1.082 |    0.979 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.031 | 0.000 |   1.082 |    0.979 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.400
+ Phase Shift                   5.000
= Required Time                 6.652
- Arrival Time                  6.273
= Slack Time                    0.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.379 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.403 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.530 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.642 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.768 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    0.979 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.169 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.395 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.592 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.683 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.966 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.807 |    2.186 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.405 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.774 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    2.924 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.134 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.321 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.505 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.696 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    3.826 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    3.975 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.078 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.300 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    4.865 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.113 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.291 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.514 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.619 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    5.821 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    5.997 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.058 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.238 | 
     | U0_UART/u_rx/u_edge_bit_counter/U19             | B0 v -> Y ^ | AOI21X2M   | 0.213 | 0.155 |   6.014 |    6.393 | 
     | U0_UART/u_rx/u_edge_bit_counter/U27             | B0 ^ -> Y ^ | OA21X2M    | 0.078 | 0.171 |   6.185 |    6.564 | 
     | U0_UART/u_rx/u_edge_bit_counter/U26             | B0 ^ -> Y v | OAI32X1M   | 0.120 | 0.088 |   6.273 |    6.652 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | D v         | SDFFRQX2M  | 0.120 | 0.000 |   6.273 |    6.652 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.379 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.356 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.228 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.116 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.009 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.220 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.411 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.636 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.834 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.104 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.220 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.483 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.671 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.052 |    1.673 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 6.759
- Arrival Time                  6.286
= Slack Time                    0.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.473 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.497 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.624 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.736 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.862 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.073 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.263 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.489 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.686 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.777 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.061 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.807 |    2.280 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.499 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.868 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.018 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.228 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.415 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.599 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.790 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    3.920 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.069 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.172 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.394 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    4.959 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.207 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.385 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.608 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.713 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    5.915 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.091 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.152 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.332 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.113 | 0.097 |   5.956 |    6.429 | 
     | U0_UART/u_rx/u_edge_bit_counter/U33             | B ^ -> Y v  | NAND3X2M   | 0.199 | 0.114 |   6.069 |    6.543 | 
     | U0_UART/u_rx/u_edge_bit_counter/U32             | B1 v -> Y ^ | OAI22X1M   | 0.264 | 0.217 |   6.286 |    6.759 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | D ^         | SDFFRQX2M  | 0.264 | 0.000 |   6.286 |    6.759 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.473 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.450 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.322 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.210 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.085 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.126 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.316 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.542 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.740 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.010 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.126 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.389 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.577 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.052 |    1.579 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/par_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_parity_check/par_err_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q         (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.051
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.661
- Arrival Time                  6.161
= Slack Time                    0.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |    0.500 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.523 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.651 | 
     | scan_clk__L3_I0                         | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.762 | 
     | scan_clk__L4_I0                         | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.888 | 
     | scan_clk__L5_I0                         | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.099 | 
     | scan_clk__L6_I0                         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.289 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.515 | 
     | scan_clk__L8_I0                         | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.713 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.803 | 
     | u_ref_clk_mux/U1                        | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.087 | 
     | DFT_REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.306 | 
     | DFT_REF_CLK__L2_I1                      | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.525 | 
     | U0_RegFile/\Reg_File_reg[2][2]          | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.895 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_       | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.044 | 
     | U0_UART/u_rx/u_RX_FSM/U8                | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.255 | 
     | U0_UART/u_rx/u_RX_FSM/U68               | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.441 | 
     | U0_UART/u_rx/u_RX_FSM/U69               | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.625 | 
     | U0_UART/u_rx/u_RX_FSM/U70               | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.816 | 
     | U0_UART/u_rx/u_RX_FSM/U72               | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    3.947 | 
     | U0_UART/u_rx/u_RX_FSM/U73               | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.096 | 
     | U0_UART/u_rx/u_RX_FSM/U76               | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.198 | 
     | U0_UART/u_rx/u_RX_FSM/U61               | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.421 | 
     | U0_UART/u_rx/u_RX_FSM/U29               | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    4.986 | 
     | U0_UART/u_rx/u_RX_FSM/U18               | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.234 | 
     | U0_UART/u_rx/u_RX_FSM/U19               | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.411 | 
     | U0_UART/u_rx/u_RX_FSM/U39               | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.635 | 
     | U0_UART/u_rx/u_data_sampling/U66        | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.823 | 
     | U0_UART/u_rx/u_data_sampling/U5         | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.092 | 
     | U0_UART/u_rx/u_parity_check/U11         | A v -> Y v  | XNOR2X2M   | 0.248 | 0.221 |   5.814 |    6.313 | 
     | U0_UART/u_rx/u_parity_check/U6          | C v -> Y ^  | XOR3X1M    | 0.106 | 0.282 |   6.095 |    6.595 | 
     | U0_UART/u_rx/u_parity_check/U5          | B ^ -> Y v  | NOR2BX2M   | 0.071 | 0.065 |   6.161 |    6.660 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | D v         | SDFFRQX2M  | 0.071 | 0.000 |   6.161 |    6.661 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.500 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.476 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.349 | 
     | scan_clk__L3_I0                         | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.237 | 
     | scan_clk__L4_I0                         | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.111 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.100 | 
     | scan_clk__L6_I0                         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.290 | 
     | scan_clk__L7_I0                         | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.516 | 
     | scan_clk__L8_I0                         | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.713 | 
     | scan_clk__L9_I1                         | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.984 | 
     | scan_clk__L10_I0                        | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.099 | 
     | u_uart_RX_clk_mux/U1                    | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.362 | 
     | DFT_UART_RX_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.551 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.000 |   2.051 |    1.551 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/parity_error_reg/
CK 
Endpoint:   U0_UART/u_rx/u_parity_check/parity_error_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.051
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.661
- Arrival Time                  6.161
= Slack Time                    0.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.500 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.524 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.651 | 
     | scan_clk__L3_I0                              | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.763 | 
     | scan_clk__L4_I0                              | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.889 | 
     | scan_clk__L5_I0                              | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.100 | 
     | scan_clk__L6_I0                              | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.290 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.516 | 
     | scan_clk__L8_I0                              | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.713 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.804 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.088 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.307 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.526 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.896 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.045 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.256 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.442 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.626 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.817 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    3.947 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.097 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.199 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.421 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    4.987 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.235 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.412 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.635 | 
     | U0_UART/u_rx/u_data_sampling/U66             | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.824 | 
     | U0_UART/u_rx/u_data_sampling/U5              | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.093 | 
     | U0_UART/u_rx/u_parity_check/U11              | A v -> Y v  | XNOR2X2M   | 0.248 | 0.221 |   5.814 |    6.314 | 
     | U0_UART/u_rx/u_parity_check/U6               | C v -> Y ^  | XOR3X1M    | 0.106 | 0.282 |   6.095 |    6.596 | 
     | U0_UART/u_rx/u_parity_check/U5               | B ^ -> Y v  | NOR2BX2M   | 0.071 | 0.065 |   6.161 |    6.661 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | D v         | SDFFRQX2M  | 0.071 | 0.000 |   6.161 |    6.661 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.500 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.477 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.349 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.238 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.112 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.099 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.289 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.515 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.713 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.983 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.099 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.361 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.550 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.551 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.062
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 6.701
- Arrival Time                  6.158
= Slack Time                    0.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.543 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.567 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.694 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.806 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.932 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.143 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.333 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.559 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.756 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.847 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.131 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.350 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.569 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.138 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.285 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.726 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.905 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.179 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.816 |    4.360 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.887 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.544 | 
     | U0_RegFile/U189                   | S0 ^ -> Y v | MX4X1M     | 0.213 | 0.558 |   5.558 |    6.102 | 
     | U0_RegFile/U188                   | B v -> Y v  | MX2X2M     | 0.090 | 0.276 |   5.834 |    6.378 | 
     | U0_RegFile/U187                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.323 |   6.158 |    6.701 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   6.158 |    6.701 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.544 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.520 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.392 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.281 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.155 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.056 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.246 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.472 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.670 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.760 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.044 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.263 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.482 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.318 | 0.037 |   2.062 |    1.519 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.069
- Setup                         0.363
+ Phase Shift                   5.000
= Required Time                 6.706
- Arrival Time                  6.162
= Slack Time                    0.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.544 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.568 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.695 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.807 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.933 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.144 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.334 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.560 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.757 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.848 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.131 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.351 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.570 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.139 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.286 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.727 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.906 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.180 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.816 |    4.361 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.887 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.545 | 
     | U0_RegFile/U195                   | S0 ^ -> Y v | MX4X1M     | 0.201 | 0.547 |   5.547 |    6.092 | 
     | U0_RegFile/U194                   | B v -> Y v  | MX2X2M     | 0.096 | 0.279 |   5.826 |    6.371 | 
     | U0_RegFile/U193                   | A0 v -> Y v | AO22X1M    | 0.118 | 0.335 |   6.162 |    6.706 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.118 | 0.000 |   6.162 |    6.706 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.544 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.521 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.393 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.281 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.156 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.055 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.246 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.471 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.669 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.759 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.043 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.262 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.481 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.320 | 0.043 |   2.069 |    1.524 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.067
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 6.706
- Arrival Time                  6.159
= Slack Time                    0.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.546 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.570 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.697 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.809 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.935 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.146 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.336 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.562 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.759 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.850 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.134 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.353 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.572 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.141 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.288 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.729 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.908 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.182 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.816 |    4.363 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.890 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.547 | 
     | U0_RegFile/U192                   | S0 ^ -> Y v | MX4X1M     | 0.211 | 0.556 |   5.556 |    6.102 | 
     | U0_RegFile/U191                   | B v -> Y v  | MX2X2M     | 0.093 | 0.279 |   5.835 |    6.381 | 
     | U0_RegFile/U190                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.324 |   6.159 |    6.706 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   6.159 |    6.706 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.546 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.523 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.395 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.284 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.158 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.053 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.243 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.469 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.667 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.757 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.041 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.260 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.479 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.320 | 0.041 |   2.067 |    1.520 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.051
- Setup                         0.317
+ Phase Shift                   5.000
= Required Time                 6.734
- Arrival Time                  6.164
= Slack Time                    0.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.570 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.594 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.721 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.833 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.959 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.170 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.360 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.586 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.783 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.874 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.158 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.377 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.596 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.966 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.115 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.326 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.512 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.696 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.887 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.017 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.167 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.269 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.491 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.057 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.305 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.482 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.705 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.811 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.013 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.188 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.249 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.429 | 
     | U0_UART/u_rx/u_edge_bit_counter/U25             | A2 v -> Y ^ | OAI32X1M   | 0.417 | 0.305 |   6.164 |    6.734 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | D ^         | SDFFRQX2M  | 0.417 | 0.000 |   6.164 |    6.734 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.570 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.547 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.419 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.308 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.182 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.029 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.219 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.445 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.643 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.913 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.029 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.291 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.480 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.481 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.068
- Setup                         0.364
+ Phase Shift                   5.000
= Required Time                 6.705
- Arrival Time                  6.123
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.582 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.605 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.733 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.844 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.970 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.181 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.371 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.597 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.795 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.885 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.169 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.388 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.607 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.177 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.323 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.765 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.943 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.217 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.816 |    4.398 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.925 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.582 | 
     | U0_RegFile/U198                   | S0 ^ -> Y v | MX4X1M     | 0.165 | 0.509 |   5.510 |    6.091 | 
     | U0_RegFile/U197                   | B v -> Y v  | MX2X2M     | 0.100 | 0.272 |   5.782 |    6.364 | 
     | U0_RegFile/U196                   | A0 v -> Y v | AO22X1M    | 0.122 | 0.341 |   6.123 |    6.705 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.122 | 0.000 |   6.123 |    6.705 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.582 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.558 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.431 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.319 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.193 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.018 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.208 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.434 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.631 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.722 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.006 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.225 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.444 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.320 | 0.043 |   2.068 |    1.487 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.064
- Setup                         0.364
+ Phase Shift                   5.000
= Required Time                 6.701
- Arrival Time                  6.116
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.585 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.608 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.736 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.848 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.973 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.185 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.375 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.600 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.798 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.889 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.172 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.391 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.610 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.180 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.326 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.768 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.947 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.220 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.816 |    4.401 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.928 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.585 | 
     | U0_RegFile/U201                   | S0 ^ -> Y v | MX4X1M     | 0.171 | 0.516 |   5.516 |    6.101 | 
     | U0_RegFile/U200                   | B v -> Y v  | MX2X2M     | 0.089 | 0.262 |   5.778 |    6.363 | 
     | U0_RegFile/U199                   | A0 v -> Y v | AO22X1M    | 0.121 | 0.337 |   6.115 |    6.700 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.121 | 0.000 |   6.116 |    6.701 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.585 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.561 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.434 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.322 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.197 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.015 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.205 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.430 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.628 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.719 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.002 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.221 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.440 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.319 | 0.039 |   2.064 |    1.479 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.068
- Setup                         0.362
+ Phase Shift                   5.000
= Required Time                 6.706
- Arrival Time                  6.117
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.589 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.613 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.740 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.852 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.978 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.189 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.379 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.605 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.802 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.893 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.176 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.396 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.615 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.184 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.331 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.772 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.951 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.225 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.816 |    4.406 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.932 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.590 | 
     | U0_RegFile/U205                   | S0 ^ -> Y v | MX4X1M     | 0.186 | 0.531 |   5.532 |    6.121 | 
     | U0_RegFile/U203                   | B v -> Y v  | MX2X2M     | 0.081 | 0.257 |   5.789 |    6.378 | 
     | U0_RegFile/U202                   | A0 v -> Y v | AO22X1M    | 0.114 | 0.328 |   6.117 |    6.706 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.114 | 0.000 |   6.117 |    6.706 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.589 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.566 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.438 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.326 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.201 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.010 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.201 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.426 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.624 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.714 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.998 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.217 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.436 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.320 | 0.042 |   2.068 |    1.479 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[3] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.436
+ Phase Shift                   5.000
= Required Time                 6.618
- Arrival Time                  6.024
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.595 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.618 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.746 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.857 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.983 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.194 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.384 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.610 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.808 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.898 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.182 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.401 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.620 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.990 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.139 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.350 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.536 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.720 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.911 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.042 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.191 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.293 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.516 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.081 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.329 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.506 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.730 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.918 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.187 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.470 | 
     | U0_UART/u_rx/u_deserializer/U40          | A0 ^ -> Y v | OAI2B2X1M  | 0.162 | 0.148 |   6.024 |    6.618 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | D v         | SDFFRX1M   | 0.162 | 0.000 |   6.024 |    6.618 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.595 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.571 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.444 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.332 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.206 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.005 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.195 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.421 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.618 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.889 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.004 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.267 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.456 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.459 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.071
- Setup                         0.363
+ Phase Shift                   5.000
= Required Time                 6.709
- Arrival Time                  6.103
= Slack Time                    0.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.606 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.630 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.757 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.869 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.994 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.206 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.396 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.621 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.819 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.910 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.193 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.413 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.632 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.201 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.347 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.789 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.968 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.242 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.817 |    4.423 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.949 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.606 | 
     | U0_RegFile/U208                   | S0 ^ -> Y v | MX4X1M     | 0.161 | 0.507 |   5.507 |    6.114 | 
     | U0_RegFile/U207                   | B v -> Y v  | MX2X2M     | 0.091 | 0.261 |   5.768 |    6.375 | 
     | U0_RegFile/U206                   | A0 v -> Y v | AO22X1M    | 0.118 | 0.334 |   6.103 |    6.709 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.118 | 0.000 |   6.103 |    6.709 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.606 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.583 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.455 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.343 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.218 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.006 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.184 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.409 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.607 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.698 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.981 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.200 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.419 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.321 | 0.046 |   2.071 |    1.465 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.430
+ Phase Shift                   5.000
= Required Time                 6.622
- Arrival Time                  6.016
= Slack Time                    0.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.607 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.630 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.758 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.869 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.995 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.206 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.396 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.622 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.820 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.910 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.194 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.413 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.632 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.002 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.151 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.362 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.548 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.732 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.923 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.054 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.203 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.305 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.528 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.093 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.341 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.518 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.742 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.930 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.199 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.482 | 
     | U0_UART/u_rx/u_deserializer/U32          | A0 ^ -> Y v | OAI2B2X1M  | 0.134 | 0.140 |   6.015 |    6.622 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | D v         | SDFFRX1M   | 0.134 | 0.000 |   6.016 |    6.622 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.607 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.583 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.456 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.344 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.218 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.007 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.183 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.409 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.606 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.877 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.992 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.255 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.444 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^       | SDFFRX1M   | 0.103 | 0.001 |   2.052 |    1.445 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.053
- Setup                         0.395
+ Phase Shift                   5.000
= Required Time                 6.658
- Arrival Time                  6.049
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.608 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.632 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.759 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.871 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.997 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.208 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.398 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.624 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.821 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.912 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.196 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.415 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.634 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.004 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.153 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.364 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.550 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.734 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.925 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.056 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.205 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.307 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.530 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.095 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.343 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.520 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.744 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.849 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.051 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.226 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.287 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.467 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.113 | 0.097 |   5.956 |    6.564 | 
     | U0_UART/u_rx/u_edge_bit_counter/U28             | A1 ^ -> Y v | OAI22X1M   | 0.095 | 0.094 |   6.049 |    6.658 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | D v         | SDFFRQX2M  | 0.095 | 0.000 |   6.049 |    6.658 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.609 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.585 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.458 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.346 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.220 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.009 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.181 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.407 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.605 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.875 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.991 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.253 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.442 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.053 |    1.444 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.433
+ Phase Shift                   5.000
= Required Time                 6.621
- Arrival Time                  6.008
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.612 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.636 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.763 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.875 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.001 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.212 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.402 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.628 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.825 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.916 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.200 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.419 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.638 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.008 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.157 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.368 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.554 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.738 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.929 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.059 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.209 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.311 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.533 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.099 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.347 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.524 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.747 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.936 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.205 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.488 | 
     | U0_UART/u_rx/u_deserializer/U38          | A0 ^ -> Y v | OAI2B2X1M  | 0.150 | 0.132 |   6.008 |    6.621 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | D v         | SDFFRX1M   | 0.150 | 0.000 |   6.008 |    6.621 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.612 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.589 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.461 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.350 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.224 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.013 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.177 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.403 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.601 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.871 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.987 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.249 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.438 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.441 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.432
+ Phase Shift                   5.000
= Required Time                 6.621
- Arrival Time                  6.004
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.617 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.640 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.768 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.880 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.005 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.217 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.407 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.632 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.830 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.921 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.204 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.423 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.642 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.012 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.162 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.372 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.559 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.743 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.933 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.064 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.213 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.316 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.538 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.103 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.351 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.528 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.752 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.940 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.209 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.493 | 
     | U0_UART/u_rx/u_deserializer/U34          | A0 ^ -> Y v | OAI2B2X1M  | 0.147 | 0.128 |   6.004 |    6.621 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | D v         | SDFFRX1M   | 0.147 | 0.000 |   6.004 |    6.621 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.617 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.593 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.466 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.354 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.229 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.017 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.173 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.398 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.596 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.866 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.982 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.245 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.434 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.437 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.053
- Setup                         0.427
+ Phase Shift                   5.000
= Required Time                 6.626
- Arrival Time                  6.007
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.619 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.642 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.770 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.882 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.007 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.218 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.408 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.634 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.832 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.922 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.206 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.425 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.644 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.014 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.164 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.374 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.561 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.745 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.935 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.066 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.215 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.317 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.540 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.105 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.353 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.530 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.754 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.942 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.211 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.495 | 
     | U0_UART/u_rx/u_deserializer/U28          | A0 ^ -> Y v | OAI2B2X1M  | 0.123 | 0.131 |   6.007 |    6.626 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | D v         | SDFFRX1M   | 0.123 | 0.000 |   6.007 |    6.626 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.619 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.595 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.468 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.356 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.230 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.019 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.171 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.397 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.594 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.865 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.980 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.243 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.432 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.053 |    1.435 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.427
+ Phase Shift                   5.000
= Required Time                 6.625
- Arrival Time                  6.006
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.619 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.642 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.770 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.882 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.007 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.218 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.408 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.634 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.832 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.922 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.206 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.425 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.644 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.014 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.164 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.374 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.561 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.745 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.935 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.066 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.215 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.317 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.540 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.105 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.353 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.530 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.754 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.942 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.211 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.495 | 
     | U0_UART/u_rx/u_deserializer/U30          | A0 ^ -> Y v | OAI2B2X1M  | 0.122 | 0.130 |   6.006 |    6.625 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | D v         | SDFFRX1M   | 0.122 | 0.000 |   6.006 |    6.625 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.619 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.595 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.468 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.356 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.230 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.019 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.171 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.397 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.594 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.865 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.980 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.243 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.432 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^       | SDFFRX1M   | 0.103 | 0.002 |   2.052 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.429
+ Phase Shift                   5.000
= Required Time                 6.625
- Arrival Time                  6.004
= Slack Time                    0.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.620 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.644 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.771 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.883 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.009 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.220 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.410 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.636 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.833 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.924 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.208 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.427 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.646 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.016 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.165 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.376 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.562 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.746 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.937 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.067 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.217 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.319 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.541 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.107 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.355 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.532 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.755 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.944 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.213 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.496 | 
     | U0_UART/u_rx/u_deserializer/U36          | A0 ^ -> Y v | OAI2B2X1M  | 0.131 | 0.128 |   6.004 |    6.625 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | D v         | SDFFRX1M   | 0.131 | 0.000 |   6.004 |    6.625 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.620 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.597 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.469 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.358 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.232 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.021 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.169 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.395 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.593 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.863 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.979 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.241 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.430 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.433 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.427
+ Phase Shift                   5.000
= Required Time                 6.627
- Arrival Time                  6.004
= Slack Time                    0.623
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.623 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.646 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.774 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.886 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.011 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.222 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.412 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.638 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.836 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.926 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.210 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.429 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.648 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.018 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.168 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.378 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.565 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.749 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.939 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.070 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.219 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.321 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.544 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.109 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.357 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.534 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.758 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    5.946 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.215 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.318 | 0.284 |   5.876 |    6.499 | 
     | U0_UART/u_rx/u_deserializer/U26          | A0 ^ -> Y v | OAI2B2X1M  | 0.120 | 0.128 |   6.004 |    6.627 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | D v         | SDFFRX1M   | 0.120 | 0.000 |   6.004 |    6.627 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.623 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.599 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.472 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.360 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.234 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.023 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.167 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.393 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.590 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.861 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.976 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.239 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.428 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.431 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.069
- Setup                         0.360
+ Phase Shift                   5.000
= Required Time                 6.709
- Arrival Time                  6.081
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.628 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.652 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.779 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.891 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.017 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.228 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.418 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.644 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.841 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.932 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.216 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.435 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.654 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.223 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.136 | 0.146 |   2.741 |    3.370 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.633 | 0.442 |   3.183 |    3.811 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.362 |    3.990 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.264 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.171 | 0.181 |   3.817 |    4.445 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.803 | 0.527 |   4.343 |    4.971 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.900 | 0.657 |   5.000 |    5.629 | 
     | U0_RegFile/U186                   | S0 ^ -> Y v | MX4X1M     | 0.155 | 0.499 |   5.499 |    6.128 | 
     | U0_RegFile/U185                   | B v -> Y v  | MX2X2M     | 0.092 | 0.260 |   5.760 |    6.388 | 
     | U0_RegFile/U184                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.321 |   6.081 |    6.709 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   6.081 |    6.709 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.628 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.605 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.477 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.365 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.240 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.029 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.161 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.387 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.585 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.675 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.959 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.178 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.397 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.320 | 0.044 |   2.069 |    1.441 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.666
- Arrival Time                  6.031
= Slack Time                    0.635
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.635 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.658 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.786 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.898 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.023 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.235 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.425 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.650 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.848 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.939 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.222 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.441 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.660 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.030 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.180 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.390 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.577 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.761 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.951 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.082 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.231 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.334 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.556 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.121 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.369 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.546 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.770 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.875 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.077 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.253 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.314 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.494 | 
     | U0_UART/u_rx/u_edge_bit_counter/U34              | B v -> Y v  | AND2X2M    | 0.057 | 0.173 |   6.031 |    6.666 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | D v         | SDFFRQX2M  | 0.057 | 0.000 |   6.031 |    6.666 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.635 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.611 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.484 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.372 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.247 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.035 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.155 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.380 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.578 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.848 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.964 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.227 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.416 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.419 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.053
- Setup                         0.386
+ Phase Shift                   5.000
= Required Time                 6.667
- Arrival Time                  6.027
= Slack Time                    0.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.640 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.664 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.791 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.903 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.029 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.240 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.430 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.656 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.853 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.944 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.228 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.447 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.666 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.035 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.185 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.396 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.582 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.766 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.957 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.087 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.236 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.339 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.561 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.127 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.375 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.552 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.775 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.881 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.083 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.258 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.319 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.499 | 
     | U0_UART/u_rx/u_edge_bit_counter/U20              | B v -> Y v  | AND2X2M    | 0.052 | 0.168 |   6.027 |    6.667 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | D v         | SDFFRQX2M  | 0.052 | 0.000 |   6.027 |    6.667 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.640 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.617 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.489 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.378 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.252 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.041 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.149 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.375 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.573 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.843 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.959 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.221 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.410 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.413 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.386
+ Phase Shift                   5.000
= Required Time                 6.668
- Arrival Time                  6.026
= Slack Time                    0.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.641 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.665 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.792 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.904 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.030 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.241 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.431 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.657 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.854 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.945 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.229 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.448 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.667 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.037 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.186 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.397 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.583 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.767 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.958 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.088 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.238 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.340 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.562 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.128 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.376 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.553 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.776 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.882 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.084 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.259 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.320 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.500 | 
     | U0_UART/u_rx/u_edge_bit_counter/U35              | B v -> Y v  | AND2X2M    | 0.052 | 0.167 |   6.026 |    6.668 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | D v         | SDFFRQX2M  | 0.052 | 0.000 |   6.026 |    6.668 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.641 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.618 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.490 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.379 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.253 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.042 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.148 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.374 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.572 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.842 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.958 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.220 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.409 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.053
- Setup                         0.386
+ Phase Shift                   5.000
= Required Time                 6.667
- Arrival Time                  6.026
= Slack Time                    0.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.642 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.665 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.793 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.904 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.030 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.241 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.431 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.657 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.855 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.945 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.229 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.448 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    2.667 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.037 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.187 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.397 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.583 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.767 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.958 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.089 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.238 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.340 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.563 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.128 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.376 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.553 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.777 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.882 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.084 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.259 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.320 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.500 | 
     | U0_UART/u_rx/u_edge_bit_counter/U21              | B v -> Y v  | AND2X2M    | 0.051 | 0.167 |   6.026 |    6.667 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   6.026 |    6.667 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.642 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.618 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.491 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.379 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.253 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.042 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.148 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.374 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.571 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.842 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.957 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.220 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.409 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.386
+ Phase Shift                   5.000
= Required Time                 6.668
- Arrival Time                  6.025
= Slack Time                    0.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.643 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.666 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.794 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.905 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.031 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.242 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.432 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.658 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.856 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.946 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.230 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.449 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.668 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.038 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.187 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.398 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.584 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.768 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.959 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.090 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.239 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.341 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.564 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.129 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.377 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.554 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.778 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.883 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.085 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.260 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.321 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.501 | 
     | U0_UART/u_rx/u_edge_bit_counter/U22              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   6.025 |    6.668 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   6.025 |    6.668 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.643 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.619 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.492 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.380 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.254 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.043 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.147 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.373 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.570 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.841 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.956 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.219 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.408 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.411 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.386
+ Phase Shift                   5.000
= Required Time                 6.668
- Arrival Time                  6.025
= Slack Time                    0.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.643 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.666 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.794 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.905 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.031 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.242 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.432 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.658 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.856 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.946 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.230 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.449 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.668 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.038 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.188 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.398 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.584 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.768 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.959 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.090 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.239 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.341 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.564 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.129 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.377 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.554 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.778 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.100 | 0.105 |   5.240 |    5.883 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.286 | 0.202 |   5.442 |    6.085 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.177 | 0.175 |   5.618 |    6.260 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.134 | 0.061 |   5.679 |    6.322 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.095 | 0.180 |   5.859 |    6.501 | 
     | U0_UART/u_rx/u_edge_bit_counter/U23              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   6.025 |    6.668 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   6.025 |    6.668 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.643 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.619 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.492 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.380 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.254 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.043 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.147 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.373 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.570 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.841 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.956 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.219 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.408 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.411 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.055
- Setup                         0.400
+ Phase Shift                   5.000
= Required Time                 6.655
- Arrival Time                  5.991
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.664 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.687 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.815 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.927 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.052 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.263 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.453 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.679 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.877 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    1.967 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.251 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.470 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.689 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.059 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.209 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.419 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.606 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.790 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    3.980 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.111 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.260 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.362 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.585 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.150 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.398 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.479 | 0.374 |   5.108 |    5.772 | 
     | U0_UART/u_rx/u_RX_FSM/U30                   | AN ^ -> Y ^ | NOR3BX2M   | 0.554 | 0.438 |   5.545 |    6.209 | 
     | U0_UART/u_rx/u_RX_FSM/U22                   | A ^ -> Y v  | INVX2M     | 0.115 | 0.092 |   5.637 |    6.301 | 
     | U0_UART/u_rx/u_RX_FSM/U38                   | B1 v -> Y ^ | AOI32X1M   | 0.310 | 0.221 |   5.858 |    6.521 | 
     | U0_UART/u_rx/u_RX_FSM/U35                   | C0 ^ -> Y v | OAI211X2M  | 0.119 | 0.133 |   5.991 |    6.655 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | D v         | SDFFRQX2M  | 0.119 | 0.000 |   5.991 |    6.655 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.664 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.640 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.513 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.401 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.275 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.064 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.126 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.352 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.549 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.820 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.935 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.198 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.387 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.055 |    1.391 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK 
Endpoint:   U0_UART/u_rx/u_strt_check/strt_glitch_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.055
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.667
- Arrival Time                  5.845
= Slack Time                    0.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |    0.822 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.846 | 
     | scan_clk__L2_I1                           | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.973 | 
     | scan_clk__L3_I0                           | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.085 | 
     | scan_clk__L4_I0                           | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.211 | 
     | scan_clk__L5_I0                           | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.422 | 
     | scan_clk__L6_I0                           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.612 | 
     | scan_clk__L7_I0                           | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.838 | 
     | scan_clk__L8_I0                           | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.035 | 
     | scan_clk__L9_I0                           | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.126 | 
     | u_ref_clk_mux/U1                          | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.409 | 
     | DFT_REF_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.629 | 
     | DFT_REF_CLK__L2_I1                        | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.848 | 
     | U0_RegFile/\Reg_File_reg[2][2]            | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.217 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_         | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.367 | 
     | U0_UART/u_rx/u_RX_FSM/U8                  | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.577 | 
     | U0_UART/u_rx/u_RX_FSM/U68                 | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.764 | 
     | U0_UART/u_rx/u_RX_FSM/U69                 | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    3.948 | 
     | U0_UART/u_rx/u_RX_FSM/U70                 | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    4.139 | 
     | U0_UART/u_rx/u_RX_FSM/U72                 | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.269 | 
     | U0_UART/u_rx/u_RX_FSM/U73                 | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.418 | 
     | U0_UART/u_rx/u_RX_FSM/U76                 | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.521 | 
     | U0_UART/u_rx/u_RX_FSM/U61                 | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.743 | 
     | U0_UART/u_rx/u_RX_FSM/U29                 | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.308 | 
     | U0_UART/u_rx/u_RX_FSM/U18                 | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.556 | 
     | U0_UART/u_rx/u_RX_FSM/U19                 | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.734 | 
     | U0_UART/u_rx/u_RX_FSM/U39                 | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    5.957 | 
     | U0_UART/u_rx/u_data_sampling/U66          | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    6.145 | 
     | U0_UART/u_rx/u_data_sampling/U5           | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.415 | 
     | U0_UART/u_rx/u_strt_check/U4              | B v -> Y v  | AND2X2M    | 0.058 | 0.252 |   5.845 |    6.667 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | D v         | SDFFRQX2M  | 0.058 | 0.000 |   5.845 |    6.667 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.822 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.799 | 
     | scan_clk__L2_I1                           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.671 | 
     | scan_clk__L3_I0                           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.559 | 
     | scan_clk__L4_I0                           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.434 | 
     | scan_clk__L5_I0                           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.223 | 
     | scan_clk__L6_I0                           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.032 | 
     | scan_clk__L7_I0                           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.193 | 
     | scan_clk__L8_I0                           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.391 | 
     | scan_clk__L9_I1                           | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.661 | 
     | scan_clk__L10_I0                          | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.777 | 
     | u_uart_RX_clk_mux/U1                      | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.040 | 
     | DFT_UART_RX_CLK__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.228 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.055 |    1.232 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART/u_rx/u_data_sampling/\samples_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/\samples_reg[2] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q               (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.053
- Setup                         0.393
+ Phase Shift                   5.000
= Required Time                 6.660
- Arrival Time                  5.768
= Slack Time                    0.892
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.892 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.915 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.043 | 
     | scan_clk__L3_I0                              | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.155 | 
     | scan_clk__L4_I0                              | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.280 | 
     | scan_clk__L5_I0                              | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.492 | 
     | scan_clk__L6_I0                              | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.682 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.907 | 
     | scan_clk__L8_I0                              | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.105 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.196 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.479 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.698 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.917 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.287 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.437 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.647 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.834 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    4.018 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    4.208 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.339 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.488 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.591 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.813 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.378 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.626 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.803 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    6.027 | 
     | U0_UART/u_rx/u_data_sampling/U22             | A v -> Y ^  | INVX2M     | 0.150 | 0.158 |   5.293 |    6.185 | 
     | U0_UART/u_rx/u_data_sampling/U46             | C ^ -> Y ^  | OR3X1M     | 0.098 | 0.183 |   5.476 |    6.368 | 
     | U0_UART/u_rx/u_data_sampling/U43             | B ^ -> Y v  | NOR4X1M    | 0.128 | 0.100 |   5.575 |    6.467 | 
     | U0_UART/u_rx/u_data_sampling/U42             | S0 v -> Y v | CLKMX2X2M  | 0.085 | 0.193 |   5.768 |    6.660 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | D v         | SDFFRQX2M  | 0.085 | 0.000 |   5.768 |    6.660 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.892 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.868 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.741 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.629 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.504 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.292 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.102 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.123 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.321 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.591 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.707 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    0.970 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.159 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.162 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.055
- Setup                         0.290
+ Phase Shift                   5.000
= Required Time                 6.765
- Arrival Time                  5.834
= Slack Time                    0.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.931 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.955 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.082 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.194 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.320 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.531 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.721 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.947 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.144 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.235 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.519 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.738 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.957 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.326 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.476 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.687 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.873 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    4.057 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    4.248 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.378 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.527 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.630 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.852 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.418 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.666 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.479 | 0.374 |   5.108 |    6.039 | 
     | U0_UART/u_rx/u_RX_FSM/U30                   | AN ^ -> Y ^ | NOR3BX2M   | 0.554 | 0.438 |   5.545 |    6.477 | 
     | U0_UART/u_rx/u_RX_FSM/U21                   | C ^ -> Y v  | NAND3X2M   | 0.218 | 0.174 |   5.720 |    6.651 | 
     | U0_UART/u_rx/u_RX_FSM/U20                   | B0 v -> Y ^ | OAI211X2M  | 0.244 | 0.114 |   5.834 |    6.765 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | D ^         | SDFFRQX2M  | 0.244 | 0.000 |   5.834 |    6.765 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.931 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.908 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.780 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.669 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.543 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.332 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.142 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.084 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.282 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.552 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.668 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    0.930 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.119 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.055 |    1.124 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U1_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[7] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 6.751
- Arrival Time                  5.776
= Slack Time                    0.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.976 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.999 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.127 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.238 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.364 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.575 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.765 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.991 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.189 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.279 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.563 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.782 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    3.001 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.407 |    3.383 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    3.538 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.624 |    3.600 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    3.748 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    3.847 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    4.045 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    4.239 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    4.428 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    4.650 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    5.064 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    5.247 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.379 | 0.148 |   4.419 |    5.394 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.126 | 0.146 |   4.565 |    5.541 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.100 | 0.284 |   4.849 |    5.824 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.126 | 0.108 |   4.957 |    5.932 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.056 | 0.064 |   5.020 |    5.996 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.256 | 0.200 |   5.220 |    6.196 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.085 | 0.069 |   5.290 |    6.265 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.213 | 0.150 |   5.440 |    6.415 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.103 | 0.111 |   5.551 |    6.527 | 
     | U1_ClkDiv/U22                     | B v -> Y ^  | NOR2BXLM   | 0.308 | 0.224 |   5.775 |    6.751 | 
     | U1_ClkDiv/\counter_reg[7]         | D ^         | SDFFRQX2M  | 0.308 | 0.000 |   5.776 |    6.751 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.976 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.952 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.902 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.554 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.290 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.062 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.175 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.432 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.707 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.880 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.928 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.057 | 
     | U1_ClkDiv/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    1.059 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.055
- Setup                         0.269
+ Phase Shift                   5.000
= Required Time                 6.786
- Arrival Time                  5.810
= Slack Time                    0.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.977 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.000 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.128 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.239 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.365 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.576 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.766 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.992 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.190 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.280 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.564 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.783 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    3.002 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.372 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.521 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.732 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.918 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    4.102 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    4.293 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.424 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.573 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.675 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.898 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.463 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.711 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.479 | 0.374 |   5.108 |    6.084 | 
     | U0_UART/u_rx/u_RX_FSM/U44                   | B ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   5.307 |    6.283 | 
     | U0_UART/u_rx/u_RX_FSM/U33                   | A2 v -> Y ^ | OAI31X1M   | 0.366 | 0.319 |   5.626 |    6.602 | 
     | U0_UART/u_rx/u_RX_FSM/U32                   | B0 ^ -> Y ^ | AO21XLM    | 0.120 | 0.184 |   5.810 |    6.786 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | D ^         | SDFFRQX2M  | 0.120 | 0.000 |   5.810 |    6.786 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.977 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.953 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.826 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.714 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.588 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.377 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.187 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.039 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.236 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.507 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.622 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    0.885 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.074 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.055 |    1.078 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U1_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[4] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 6.752
- Arrival Time                  5.774
= Slack Time                    0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.978 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.001 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.129 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.241 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.366 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.577 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.767 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.993 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.191 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.281 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.565 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.784 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    3.003 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.407 |    3.385 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    3.541 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.624 |    3.602 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    3.750 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    3.850 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    4.048 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    4.241 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    4.430 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    4.652 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    5.066 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    5.249 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.379 | 0.148 |   4.419 |    5.397 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.126 | 0.146 |   4.565 |    5.543 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.100 | 0.284 |   4.849 |    5.827 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.126 | 0.108 |   4.957 |    5.934 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.056 | 0.064 |   5.020 |    5.998 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.256 | 0.200 |   5.220 |    6.198 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.085 | 0.069 |   5.290 |    6.268 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.213 | 0.150 |   5.440 |    6.418 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.103 | 0.111 |   5.551 |    6.529 | 
     | U1_ClkDiv/U25                     | B v -> Y ^  | NOR2BXLM   | 0.306 | 0.223 |   5.774 |    6.752 | 
     | U1_ClkDiv/\counter_reg[4]         | D ^         | SDFFRQX2M  | 0.306 | 0.000 |   5.774 |    6.752 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.978 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.954 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.905 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.556 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.292 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.065 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.172 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.430 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.705 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.877 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.925 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.055 | 
     | U1_ClkDiv/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    1.057 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U1_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[6] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.282
+ Phase Shift                   5.000
= Required Time                 6.753
- Arrival Time                  5.770
= Slack Time                    0.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.982 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.006 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.133 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.245 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.371 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.582 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.772 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.998 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.195 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.286 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.570 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.789 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.008 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.408 |    3.390 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    3.545 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.625 |    3.607 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    3.754 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    3.854 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    4.052 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    4.246 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    4.435 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    4.657 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    5.071 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    5.254 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.379 | 0.148 |   4.419 |    5.401 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.126 | 0.146 |   4.565 |    5.547 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.100 | 0.284 |   4.849 |    5.831 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.126 | 0.108 |   4.957 |    5.939 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.056 | 0.064 |   5.020 |    6.003 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.256 | 0.200 |   5.220 |    6.203 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.085 | 0.069 |   5.290 |    6.272 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.213 | 0.150 |   5.440 |    6.422 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.103 | 0.111 |   5.551 |    6.533 | 
     | U1_ClkDiv/U23                     | B v -> Y ^  | NOR2BXLM   | 0.299 | 0.219 |   5.770 |    6.753 | 
     | U1_ClkDiv/\counter_reg[6]         | D ^         | SDFFRQX2M  | 0.299 | 0.000 |   5.770 |    6.753 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.982 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.959 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.909 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.561 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.297 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.069 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.168 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.425 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.700 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.873 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.921 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.050 | 
     | U1_ClkDiv/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    1.052 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.324
+ Phase Shift                   5.000
= Required Time                 6.699
- Arrival Time                  5.707
= Slack Time                    0.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    0.992 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.016 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.143 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.255 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.381 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.592 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.782 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    2.008 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.205 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.296 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.580 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.799 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.018 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q ^ | SDFFRHQX1M | 0.476 | 0.621 |   2.647 |    3.639 | 
     | U0_ClkDiv/U57                  | B ^ -> Y ^  | OR2X2M     | 0.298 | 0.330 |   2.977 |    3.970 | 
     | U0_ClkDiv/FE_RC_149_0          | B ^ -> Y v  | NAND2X4M   | 0.086 | 0.094 |   3.071 |    4.064 | 
     | U0_ClkDiv/FE_RC_148_0          | A v -> Y ^  | NAND2X4M   | 0.092 | 0.076 |   3.147 |    4.139 | 
     | U0_ClkDiv/FE_RC_147_0          | A ^ -> Y v  | NAND2X4M   | 0.068 | 0.061 |   3.208 |    4.200 | 
     | U0_ClkDiv/FE_RC_146_0          | A v -> Y ^  | NAND2X4M   | 0.170 | 0.115 |   3.322 |    4.315 | 
     | U0_ClkDiv/FE_RC_162_0          | A ^ -> Y v  | NAND2X4M   | 0.079 | 0.080 |   3.402 |    4.394 | 
     | U0_ClkDiv/FE_RC_161_0          | A v -> Y ^  | NAND2X4M   | 0.195 | 0.124 |   3.526 |    4.518 | 
     | U0_ClkDiv/FE_RC_436_0          | B ^ -> Y v  | NAND2BX4M  | 0.091 | 0.098 |   3.624 |    4.617 | 
     | U0_ClkDiv/FE_RC_428_0          | B v -> Y ^  | NAND3X4M   | 0.195 | 0.144 |   3.768 |    4.761 | 
     | U0_ClkDiv/FE_RC_118_0          | A ^ -> Y v  | INVX2M     | 0.074 | 0.080 |   3.848 |    4.841 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 v -> Y ^ | OAI22X4M   | 0.310 | 0.205 |   4.053 |    5.046 | 
     | U0_ClkDiv/U16                  | B ^ -> Y ^  | OR2X8M     | 0.068 | 0.162 |   4.215 |    5.207 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 ^ -> Y v | AOI21X4M   | 0.105 | 0.043 |   4.258 |    5.251 | 
     | U0_ClkDiv/U78                  | B0 v -> Y v | AO21X4M    | 0.067 | 0.212 |   4.470 |    5.463 | 
     | U0_ClkDiv/U31                  | A v -> Y v  | XOR2X2M    | 0.118 | 0.127 |   4.597 |    5.590 | 
     | U0_ClkDiv/U103                 | C v -> Y ^  | NOR4X1M    | 0.437 | 0.344 |   4.941 |    5.934 | 
     | U0_ClkDiv/U30                  | B0 ^ -> Y ^ | AO22X4M    | 0.082 | 0.241 |   5.182 |    6.174 | 
     | U0_ClkDiv/U33                  | A0 ^ -> Y v | AOI221X4M  | 0.164 | 0.085 |   5.267 |    6.259 | 
     | U0_ClkDiv/U21                  | A2 v -> Y ^ | OAI32XLM   | 0.616 | 0.440 |   5.707 |    6.699 | 
     | U0_ClkDiv/flag_reg             | D ^         | SDFFRQX2M  | 0.616 | 0.000 |   5.707 |    6.699 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.992 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.969 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.919 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.571 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.307 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.079 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.158 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.415 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.690 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.863 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.911 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.030 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.185 | 0.001 |   2.023 |    1.031 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U1_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[1] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.246
+ Phase Shift                   5.000
= Required Time                 6.789
- Arrival Time                  5.794
= Slack Time                    0.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.995 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.018 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.146 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.258 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.383 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.594 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.785 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    2.010 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.208 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.298 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.582 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.801 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.020 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.408 |    3.402 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    3.558 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.625 |    3.619 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    3.767 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    3.867 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    4.065 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    4.258 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    4.447 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    4.669 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    5.083 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    5.266 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.379 | 0.148 |   4.419 |    5.414 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.126 | 0.146 |   4.565 |    5.560 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.100 | 0.284 |   4.849 |    5.844 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.126 | 0.108 |   4.957 |    5.951 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.056 | 0.064 |   5.020 |    6.015 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.256 | 0.200 |   5.220 |    6.215 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.085 | 0.069 |   5.290 |    6.285 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.213 | 0.150 |   5.440 |    6.435 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.103 | 0.111 |   5.551 |    6.546 | 
     | U1_ClkDiv/U10                     | B v -> Y ^  | NOR2BXLM   | 0.342 | 0.243 |   5.794 |    6.789 | 
     | U1_ClkDiv/\counter_reg[1]         | D ^         | SDFFRX4M   | 0.342 | 0.000 |   5.794 |    6.789 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.995 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.971 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.922 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.573 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.309 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.082 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.155 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.413 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.688 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.860 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.908 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.038 | 
     | U1_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M   | 0.204 | 0.002 |   2.035 |    1.040 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stop_error_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stop_error_reg/D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q          (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.281
+ Phase Shift                   5.000
= Required Time                 6.771
- Arrival Time                  5.773
= Slack Time                    0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.998 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.021 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.149 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.260 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.386 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.597 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.787 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    2.013 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.211 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.301 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.585 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.804 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    3.023 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.393 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.543 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.753 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.939 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    4.123 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    4.314 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.445 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.594 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.696 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.919 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.484 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.732 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.909 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    6.133 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    6.321 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.590 | 
     | U0_UART/u_rx/u_stop_check/U5             | B v -> Y ^  | NOR2BX2M   | 0.178 | 0.181 |   5.773 |    6.771 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | D ^         | SDFFRQX4M  | 0.178 | 0.000 |   5.773 |    6.771 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.998 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.974 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.847 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.735 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.609 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.398 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.208 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.018 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.215 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.486 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.601 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    0.864 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.053 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | CK ^       | SDFFRQX4M  | 0.103 | 0.001 |   2.052 |    1.054 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stp_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stp_err_reg/D (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q       (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.278
+ Phase Shift                   5.000
= Required Time                 6.773
- Arrival Time                  5.773
= Slack Time                    1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |    1.000 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.023 | 
     | scan_clk__L2_I1                       | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.151 | 
     | scan_clk__L3_I0                       | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.263 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.388 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.599 | 
     | scan_clk__L6_I0                       | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.790 | 
     | scan_clk__L7_I0                       | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    2.015 | 
     | scan_clk__L8_I0                       | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.213 | 
     | scan_clk__L9_I0                       | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.303 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.587 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.806 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    3.025 | 
     | U0_RegFile/\Reg_File_reg[2][2]        | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    3.395 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_     | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.545 |    3.545 | 
     | U0_UART/u_rx/u_RX_FSM/U8              | B v -> Y v  | OR2X2M     | 0.076 | 0.210 |   2.755 |    3.755 | 
     | U0_UART/u_rx/u_RX_FSM/U68             | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.942 |    3.942 | 
     | U0_UART/u_rx/u_RX_FSM/U69             | A v -> Y v  | OR2X2M     | 0.077 | 0.184 |   3.126 |    4.126 | 
     | U0_UART/u_rx/u_RX_FSM/U70             | A v -> Y v  | OR2X2M     | 0.085 | 0.191 |   3.316 |    4.316 | 
     | U0_UART/u_rx/u_RX_FSM/U72             | A v -> Y ^  | NOR2X1M    | 0.178 | 0.131 |   3.447 |    4.447 | 
     | U0_UART/u_rx/u_RX_FSM/U73             | B0 ^ -> Y ^ | AO21X1M    | 0.093 | 0.149 |   3.596 |    4.596 | 
     | U0_UART/u_rx/u_RX_FSM/U76             | A ^ -> Y ^  | XNOR2X2M   | 0.237 | 0.102 |   3.699 |    4.698 | 
     | U0_UART/u_rx/u_RX_FSM/U61             | C ^ -> Y v  | NAND4BX1M  | 0.262 | 0.222 |   3.921 |    4.921 | 
     | U0_UART/u_rx/u_RX_FSM/U29             | A v -> Y ^  | NOR4X1M    | 0.930 | 0.565 |   4.486 |    5.486 | 
     | U0_UART/u_rx/u_RX_FSM/U18             | A ^ -> Y v  | INVX2M     | 0.270 | 0.248 |   4.734 |    5.734 | 
     | U0_UART/u_rx/u_RX_FSM/U19             | B v -> Y ^  | NAND2BX2M  | 0.176 | 0.177 |   4.911 |    5.911 | 
     | U0_UART/u_rx/u_RX_FSM/U39             | A ^ -> Y v  | NAND4X2M   | 0.311 | 0.224 |   5.135 |    6.135 | 
     | U0_UART/u_rx/u_data_sampling/U66      | B v -> Y ^  | NAND3X1M   | 0.181 | 0.188 |   5.323 |    6.323 | 
     | U0_UART/u_rx/u_data_sampling/U5       | B0 ^ -> Y v | OAI31X1M   | 0.364 | 0.269 |   5.592 |    6.592 | 
     | U0_UART/u_rx/u_stop_check/U5          | B v -> Y ^  | NOR2BX2M   | 0.178 | 0.181 |   5.773 |    6.773 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | D ^         | SDFFRQX2M  | 0.178 | 0.000 |   5.773 |    6.773 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.000 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.976 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.849 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.737 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.611 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.400 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.210 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.016 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.213 | 
     | scan_clk__L9_I1                       | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    0.484 | 
     | scan_clk__L10_I0                      | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    0.599 | 
     | u_uart_RX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    0.862 | 
     | DFT_UART_RX_CLK__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.051 |    1.051 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.052 |    1.052 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][3] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.070
- Setup                         0.375
+ Phase Shift                   5.000
= Required Time                 6.695
- Arrival Time                  5.674
= Slack Time                    1.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.021 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.045 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.172 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    1.284 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    1.409 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    1.621 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    1.811 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    2.036 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    2.234 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.304 |    2.325 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.608 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.828 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.047 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.616 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.136 | 0.146 |   2.741 |    3.762 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.633 | 0.442 |   3.183 |    4.204 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.362 |    4.383 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.657 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.171 | 0.181 |   3.816 |    4.838 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.288 | 0.159 |   3.975 |    4.997 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.143 | 0.730 |   4.705 |    5.727 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.602 | 0.560 |   5.266 |    6.287 | 
     | U0_RegFile/U162                   | A1N v -> Y v | OAI2BB2X1M | 0.176 | 0.408 |   5.674 |    6.695 | 
     | U0_RegFile/\Reg_File_reg[3][3]    | D v          | SDFFRQX2M  | 0.176 | 0.000 |   5.674 |    6.695 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.021 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.998 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.870 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.758 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.633 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.421 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.231 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |   -0.006 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.192 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.283 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.566 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    0.785 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.004 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^       | SDFFRQX2M  | 0.320 | 0.045 |   2.070 |    1.049 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][5] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.070
- Setup                         0.383
+ Phase Shift                   5.000
= Required Time                 6.687
- Arrival Time                  5.652
= Slack Time                    1.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.034 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.058 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.185 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    1.297 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    1.423 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    1.634 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    1.824 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    2.050 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    2.247 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.304 |    2.338 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.622 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.841 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.060 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.629 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.136 | 0.146 |   2.741 |    3.776 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.633 | 0.442 |   3.183 |    4.217 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.362 |    4.396 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.670 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.171 | 0.181 |   3.816 |    4.851 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.288 | 0.159 |   3.975 |    5.010 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.143 | 0.730 |   4.705 |    5.740 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.602 | 0.560 |   5.266 |    6.300 | 
     | U0_RegFile/U183                   | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.386 |   5.652 |    6.687 | 
     | U0_RegFile/\Reg_File_reg[3][5]    | D v          | SDFFSQX2M  | 0.147 | 0.000 |   5.652 |    6.687 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.034 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -1.011 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.883 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.772 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.646 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.435 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.245 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |   -0.019 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.179 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.269 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.553 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    0.772 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    0.991 | 
     | U0_RegFile/\Reg_File_reg[3][5] | CK ^       | SDFFSQX2M  | 0.320 | 0.044 |   2.070 |    1.035 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U1_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[3] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.270
+ Phase Shift                   5.000
= Required Time                 6.765
- Arrival Time                  5.729
= Slack Time                    1.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.036 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.059 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.187 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.299 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.424 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.636 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.826 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    2.051 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.249 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.340 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.623 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.842 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.061 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.408 |    3.444 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    3.599 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.625 |    3.661 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    3.808 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    3.908 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    4.106 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    4.299 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    4.489 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    4.710 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    5.125 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    5.307 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.379 | 0.148 |   4.419 |    5.455 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.126 | 0.146 |   4.565 |    5.601 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.100 | 0.284 |   4.849 |    5.885 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.126 | 0.108 |   4.957 |    5.993 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.056 | 0.064 |   5.020 |    6.056 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.256 | 0.200 |   5.220 |    6.256 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.085 | 0.069 |   5.290 |    6.326 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.213 | 0.150 |   5.440 |    6.476 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.103 | 0.111 |   5.551 |    6.587 | 
     | U1_ClkDiv/U20                     | B v -> Y ^  | NOR2BXLM   | 0.228 | 0.178 |   5.729 |    6.765 | 
     | U1_ClkDiv/\counter_reg[3]         | D ^         | SDFFRQX2M  | 0.228 | 0.000 |   5.729 |    6.765 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.036 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -1.012 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.963 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.615 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.351 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.123 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.114 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.372 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.646 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.819 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.867 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    0.997 | 
     | U1_ClkDiv/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    0.999 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][6] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.070
- Setup                         0.370
+ Phase Shift                   5.000
= Required Time                 6.699
- Arrival Time                  5.659
= Slack Time                    1.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.040 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.064 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.191 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    1.303 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    1.429 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    1.640 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    1.830 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    2.056 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    2.253 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.304 |    2.344 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.627 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.847 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.066 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.635 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.136 | 0.146 |   2.741 |    3.782 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.633 | 0.442 |   3.183 |    4.223 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.362 |    4.402 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.389 | 0.274 |   3.635 |    4.676 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.171 | 0.181 |   3.816 |    4.857 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.288 | 0.159 |   3.975 |    5.016 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.143 | 0.730 |   4.705 |    5.746 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.602 | 0.560 |   5.266 |    6.306 | 
     | U0_RegFile/U164                   | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.393 |   5.659 |    6.699 | 
     | U0_RegFile/\Reg_File_reg[3][6]    | D v          | SDFFRQX2M  | 0.156 | 0.000 |   5.659 |    6.699 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.040 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -1.017 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.889 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.777 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.652 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.441 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.250 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |   -0.025 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.173 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.263 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.547 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    0.766 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    0.985 | 
     | U0_RegFile/\Reg_File_reg[3][6] | CK ^       | SDFFRQX2M  | 0.320 | 0.044 |   2.070 |    1.030 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][2] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.243
+ Phase Shift                   5.000
= Required Time                 6.780
- Arrival Time                  5.727
= Slack Time                    1.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                |             |             |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |             | 0.000 |       |   0.000 |    1.054 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    1.077 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M      | 0.062 | 0.127 |   0.151 |    1.205 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM      | 0.156 | 0.112 |   0.263 |    1.317 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM      | 0.142 | 0.126 |   0.388 |    1.442 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM      | 0.294 | 0.211 |   0.600 |    1.653 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM      | 0.204 | 0.190 |   0.790 |    1.844 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM      | 0.287 | 0.226 |   1.015 |    2.069 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM      | 0.218 | 0.198 |   1.213 |    2.267 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M      | 0.084 | 0.091 |   1.304 |    2.357 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    2.641 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    2.860 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    3.079 | 
     | U0_RegFile/\Reg_File_reg[3][2] | CK ^ -> Q ^ | SDFFRHQX2M  | 0.479 | 0.610 |   2.636 |    3.689 | 
     | U0_ClkDiv/U41                  | A ^ -> Y v  | INVX2M      | 0.209 | 0.217 |   2.853 |    3.906 | 
     | U0_ClkDiv/FE_RC_168_0          | B v -> Y ^  | NAND2X2M    | 0.133 | 0.141 |   2.994 |    4.047 | 
     | U0_ClkDiv/FE_RC_167_0          | B0 ^ -> Y v | OAI2B1X4M   | 0.071 | 0.070 |   3.064 |    4.118 | 
     | U0_ClkDiv/FE_RC_166_0          | A v -> Y ^  | CLKNAND2X2M | 0.094 | 0.074 |   3.138 |    4.192 | 
     | U0_ClkDiv/FE_RC_163_0          | B ^ -> Y v  | NAND2X3M    | 0.092 | 0.088 |   3.226 |    4.280 | 
     | U0_ClkDiv/U35                  | A v -> Y v  | OR2X6M      | 0.062 | 0.163 |   3.389 |    4.443 | 
     | U0_ClkDiv/U70                  | A v -> Y v  | OR2X2M      | 0.100 | 0.201 |   3.590 |    4.644 | 
     | U0_ClkDiv/U72                  | A v -> Y v  | OR2X6M      | 0.067 | 0.172 |   3.762 |    4.816 | 
     | U0_ClkDiv/U74                  | A v -> Y v  | OR2X12M     | 0.049 | 0.140 |   3.902 |    4.956 | 
     | U0_ClkDiv/U76                  | A v -> Y v  | OR2X6M      | 0.061 | 0.153 |   4.055 |    5.109 | 
     | U0_ClkDiv/U16                  | A v -> Y v  | OR2X8M      | 0.068 | 0.177 |   4.233 |    5.287 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^ | AOI21X4M    | 0.184 | 0.134 |   4.367 |    5.421 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^ | AO21X4M     | 0.064 | 0.133 |   4.501 |    5.554 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^  | XOR2X2M     | 0.280 | 0.105 |   4.606 |    5.660 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v  | NOR4X1M     | 0.129 | 0.143 |   4.749 |    5.803 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v | AO22X4M     | 0.079 | 0.282 |   5.031 |    6.085 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^ | AOI221X4M   | 0.423 | 0.305 |   5.336 |    6.389 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v  | INVX3M      | 0.158 | 0.156 |   5.491 |    6.545 | 
     | U0_ClkDiv/U9                   | B v -> Y ^  | NOR2BXLM    | 0.309 | 0.235 |   5.727 |    6.780 | 
     | U0_ClkDiv/\counter_reg[5]      | D ^         | SDFFRX4M    | 0.309 | 0.000 |   5.727 |    6.780 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.054 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -1.030 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.981 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.632 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.368 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.141 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.096 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.354 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.629 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.801 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.849 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    0.969 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    0.970 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U1_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[2] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.266
+ Phase Shift                   5.000
= Required Time                 6.769
- Arrival Time                  5.715
= Slack Time                    1.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.054 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.077 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.205 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.317 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.442 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.654 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.844 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    2.069 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.267 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.358 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.641 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.860 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    3.079 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.407 |    3.461 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    3.617 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.624 |    3.678 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    3.826 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    3.926 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    4.124 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    4.317 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    4.507 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    4.728 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    5.143 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    5.325 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.379 | 0.148 |   4.419 |    5.473 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.126 | 0.146 |   4.565 |    5.619 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.100 | 0.284 |   4.849 |    5.903 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.126 | 0.108 |   4.957 |    6.011 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.056 | 0.064 |   5.020 |    6.074 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.256 | 0.200 |   5.220 |    6.274 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.085 | 0.069 |   5.290 |    6.344 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.213 | 0.150 |   5.440 |    6.494 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.103 | 0.111 |   5.551 |    6.605 | 
     | U1_ClkDiv/U16                     | B v -> Y ^  | NOR2BXLM   | 0.203 | 0.164 |   5.715 |    6.769 | 
     | U1_ClkDiv/\counter_reg[2]         | D ^         | SDFFRQX2M  | 0.203 | 0.000 |   5.715 |    6.769 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.054 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -1.030 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.981 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.633 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.369 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.141 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.096 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.354 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.628 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.801 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.849 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    0.979 | 
     | U1_ClkDiv/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    0.981 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][4] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.069
- Setup                         0.366
+ Phase Shift                   5.000
= Required Time                 6.703
- Arrival Time                  5.643
= Slack Time                    1.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.060 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.024 |    1.083 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.211 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    1.323 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    1.448 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    1.660 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    1.850 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    2.075 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    2.273 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.304 |    2.364 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.647 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.807 |    2.866 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.026 |    3.085 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.271 | 0.569 |   2.595 |    3.655 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.136 | 0.146 |   2.741 |    3.801 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.633 | 0.442 |   3.183 |    4.243 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.362 |    4.422 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.389 | 0.274 |   3.636 |    4.695 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.171 | 0.181 |   3.817 |    4.876 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.288 | 0.159 |   3.976 |    5.035 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.143 | 0.730 |   4.705 |    5.765 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.602 | 0.560 |   5.266 |    6.326 | 
     | U0_RegFile/U163                   | A1N v -> Y v | OAI2BB2X1M | 0.135 | 0.378 |   5.643 |    6.703 | 
     | U0_RegFile/\Reg_File_reg[3][4]    | D v          | SDFFRQX2M  | 0.135 | 0.000 |   5.643 |    6.703 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.060 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -1.036 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.909 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.797 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.672 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.460 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.270 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |   -0.045 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.153 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.084 | 0.091 |   1.304 |    0.244 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.527 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    0.746 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.281 | 0.219 |   2.025 |    0.965 | 
     | U0_RegFile/\Reg_File_reg[3][4] | CK ^       | SDFFRQX2M  | 0.320 | 0.044 |   2.069 |    1.009 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 6.772
- Arrival Time                  5.707
= Slack Time                    1.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.064 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    1.088 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    1.215 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    1.327 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    1.453 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    1.664 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.854 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    2.080 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    2.277 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.304 |    2.368 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    2.652 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.871 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    3.090 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.104 | 0.382 |   2.407 |    3.472 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.158 | 0.155 |   2.563 |    3.627 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.051 | 0.062 |   2.624 |    3.689 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.222 | 0.148 |   2.772 |    3.837 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.093 | 0.100 |   2.872 |    3.936 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.088 | 0.198 |   3.070 |    4.134 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.085 | 0.194 |   3.263 |    4.328 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.081 | 0.189 |   3.453 |    4.517 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.119 | 0.222 |   3.674 |    4.739 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.587 | 0.414 |   4.089 |    5.153 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.084 | 0.183 |   4.271 |    5.336 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.379 | 0.148 |   4.419 |    5.483 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.126 | 0.146 |   4.565 |    5.630 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.100 | 0.284 |   4.849 |    5.913 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.126 | 0.108 |   4.957 |    6.021 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.056 | 0.064 |   5.020 |    6.085 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.256 | 0.200 |   5.220 |    6.285 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.085 | 0.069 |   5.290 |    6.354 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.213 | 0.150 |   5.440 |    6.504 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.103 | 0.111 |   5.551 |    6.616 | 
     | U1_ClkDiv/U60                     | B1 v -> Y ^ | OAI32X1M   | 0.468 | 0.156 |   5.707 |    6.772 | 
     | U1_ClkDiv/flag_reg                | D ^         | SDFFRX4M   | 0.468 | 0.000 |   5.707 |    6.772 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.064 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -1.041 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.991 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |   -0.643 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |   -0.379 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |   -0.151 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.086 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    0.343 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    0.618 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    0.791 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    0.839 | 
     | DFT_UART_CLK__L8_I3 | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    0.968 | 
     | U1_ClkDiv/flag_reg  | CK ^       | SDFFRX4M   | 0.204 | 0.002 |   2.035 |    0.970 | 
     +------------------------------------------------------------------------------------+ 

