// Seed: 1743698968
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire id_6
);
  int [-1 'b0 : 1 'b0] id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri id_8,
    input uwire id_9,
    input supply0 id_10,
    output wire id_11,
    input wor id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    output tri id_16,
    input wire id_17,
    output supply1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply1 id_21
);
  assign id_5 = 1;
  wire id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_19,
      id_10,
      id_4,
      id_0,
      id_13
  );
  assign modCall_1.id_5 = 0;
  always @(1 or -1);
endmodule
