# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6.mpf
# Loading project lab6
# Compile of cpu_tb.v was successful.
vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 14:03:29 on Aug 16,2020
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.vDFFE
# Loading work.InstructionDecoder
# Loading work.Mux3H
# Loading work.control
# Loading work.vDFF
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.Mux8
# Loading work.ALU
# Loading work.AddSub
# Loading work.Adder1
# Loading work.shifter
# Loading work.Mux4b
# Loading work.Mux2a
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG7/out
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG6/out
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG5/out
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG4/out
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG3/out
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG2/out
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG1/out
add wave -position end  sim:/cpu_tb/DUT/DP/REGFILE/REG0/out
add wave -position end sim:/cpu_tb/DUT/FSM/STATE/*
add wave -position 0  sim:/cpu_tb/DUT/InstructionReg/en
run -all
# **PASSED ALL TESTS**
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu_tb.v(375)
#    Time: 1275 ps  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu_tb.v line 375
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_wave.do
# End time: 14:07:25 on Aug 16,2020, Elapsed time: 0:03:56
# Errors: 0, Warnings: 0
