Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 25 16:38:18 2023
| Host         : DESKTOP-AVPI1T7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KittCarPWM_control_sets_placed.rpt
| Design       : KittCarPWM
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             170 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           11 |
| Yes          | No                    | Yes                    |             130 |           31 |
| Yes          | Yes                   | No                     |              80 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | KittCar_inst/leds_reg         | reset_IBUF                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | led_temp_array[0][15]_i_2_n_0 |                               |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | led_temp_array[0][15]_i_2_n_0 | PWM_GEN[4].PWM_inst/PWM_reg_0 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | led_temp_array[0][15]_i_2_n_0 | PWM_GEN[0].PWM_inst/PWM_reg_0 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | led_temp_array[0][15]_i_2_n_0 | PWM_GEN[1].PWM_inst/PWM_reg_0 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | led_temp_array[0][15]_i_2_n_0 | PWM_GEN[2].PWM_inst/PWM_reg_0 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | led_temp_array[0][15]_i_2_n_0 | PWM_GEN[3].PWM_inst/PWM_reg_0 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | KittCar_inst/delta_counter1   | reset_IBUF                    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | sel                           | reset_IBUF                    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | led_array_slv[4]              | reset_IBUF                    |               17 |             80 |         4.71 |
|  clk_IBUF_BUFG |                               | reset_IBUF                    |               51 |            170 |         3.33 |
+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


