// Seed: 1254437871
`timescale 1ps / 1ps
module module_0 #(
    parameter id_5 = 32'd76
) (
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4,
    output logic _id_5,
    output id_6
);
  assign id_4 = 1 ? id_4 : 1'b0;
  generate
    if (1 == 1) begin
      defparam id_7.id_8 = id_1[1'b0 : id_5];
      assign id_8 = id_7;
    end
  endgenerate
endmodule
