This repository is a collection of VHDL and Verilog open-source IP cores taken from opencores.org.

The repository accounts for approximately 1050 projects. There is a branch for each open-source IP. Since the whole repo is well above 3GB of data, you should check out only the branch that you might interested in. 

A list of all projects is available at this link.
