#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Jan 23 20:04:12 2016
# Process ID: 3100
# Current directory: D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1/system_wrapper.vdi
# Journal file: D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_1/system_rst_processing_system7_0_50M_1_board.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_1/system_rst_processing_system7_0_50M_1_board.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Parsing XDC File [d:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_1/system_rst_processing_system7_0_50M_1.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [d:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_1/system_rst_processing_system7_0_50M_1.xdc] for cell 'system_i/rst_processing_system7_0_50M'
Parsing XDC File [D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 472.145 ; gain = 283.992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 492.992 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 176d070c6

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2008d7f2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 953.469 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 50 cells.
Phase 2 Constant Propagation | Checksum: 253151d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.469 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 638 unconnected nets.
INFO: [Opt 31-11] Eliminated 336 unconnected cells.
Phase 3 Sweep | Checksum: 1ef5c0c90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 953.469 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 953.469 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ef5c0c90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 953.469 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ef5c0c90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 953.469 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 953.469 ; gain = 481.324
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 953.469 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 953.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 953.469 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: ba6be143

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 953.469 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: ba6be143

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: ba6be143

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f51a601b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 115f2ad89

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1b974cd82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 1.2.1 Place Init Design | Checksum: 232343e4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 1.2 Build Placer Netlist Model | Checksum: 232343e4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 232343e4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 1.3 Constrain Clocks/Macros | Checksum: 232343e4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 1 Placer Initialization | Checksum: 232343e4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c93220ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c93220ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 158e4b57e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dfa668ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: dfa668ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: cb6c701f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: cb6c701f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 106550dc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 106550dc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 106550dc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 106550dc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 3.7 Small Shape Detail Placement | Checksum: 106550dc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b71fd01e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 3 Detail Placement | Checksum: b71fd01e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 112596003

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 112596003

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 112596003

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 161e6ff5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 161e6ff5f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 161e6ff5f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.279. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 18e8003bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 4.1.3 Post Placement Optimization | Checksum: 18e8003bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 4.1 Post Commit Optimization | Checksum: 18e8003bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 18e8003bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18e8003bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 18e8003bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 4.4 Placer Reporting | Checksum: 18e8003bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 187f88a41

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 982.227 ; gain = 28.758
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 187f88a41

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 982.227 ; gain = 28.758
Ending Placer Task | Checksum: e5834914

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 982.227 ; gain = 28.758
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 982.227 ; gain = 28.758
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 982.227 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 982.227 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 982.227 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 982.227 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d492f3c ConstDB: 0 ShapeSum: d83a19d8 RouteDB: 0

Phase 1 Build RT Design
