
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519178    0.002033    4.710630 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070554    0.600314    0.521168    5.231799 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.600355    0.002784    5.234583 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.234583   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000940   20.318020 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031854    0.099419    0.235262   20.553282 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099419    0.000359   20.553640 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453642   clock uncertainty
                                  0.000000   20.453642   clock reconvergence pessimism
                                  0.168188   20.621828   library recovery time
                                             20.621828   data required time
---------------------------------------------------------------------------------------------
                                             20.621828   data required time
                                             -5.234583   data arrival time
---------------------------------------------------------------------------------------------
                                             15.387246   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000462    4.383051 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036716    0.334500    0.265524    4.648575 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.334500    0.000272    4.648847 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004256    0.406797    0.290604    4.939451 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.406797    0.000046    4.939497 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.939497   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103870    0.000528   20.557148 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457148   clock uncertainty
                                  0.000000   20.457148   clock reconvergence pessimism
                                 -0.353455   20.103691   library setup time
                                             20.103691   data required time
---------------------------------------------------------------------------------------------
                                             20.103691   data required time
                                             -4.939497   data arrival time
---------------------------------------------------------------------------------------------
                                             15.164196   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
