-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:48:07 EST 2021                        

Solution Settings: fir.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          58      50         51           65  0          
    Design Total:                      58      50         51           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          6           5 
    mgc_add(4,0,2,1,4)                     4.000     0.000      4.000 1.551          2           1 
    mgc_add(4,0,2,1,5)                     4.000     0.000      4.000 1.605          1           1 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          6           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           5 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           9 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0          12 
    mgc_and(1,5)                           0.969     0.000      0.969 1.279          0          10 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(4,2)                           1.417     0.000      1.417 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           4 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           3 
    mgc_mux(16,4,16)                      82.034     0.000     82.034 2.461          6           0 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           1 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           4 
    mgc_mux1hot(1,3)                       0.883     0.000      0.883 1.485          0           1 
    mgc_mux1hot(16,5)                     27.673     0.000     27.673 1.844          0           3 
    mgc_mux1hot(16,6)                     34.449     0.000     34.449 1.972          0           1 
    mgc_mux1hot(16,7)                     41.225     0.000     41.225 2.081          0           2 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           2 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           2 
    mgc_mux1hot(5,5)                       8.648     0.000      8.648 1.844          0           1 
    mgc_nand(1,5)                          0.969     0.000      0.969 1.279          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           8 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           6 
    mgc_nor(1,4)                           0.764     0.000      0.764 1.268          0           1 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           8 
    mgc_nor(1,6)                           1.174     0.000      1.174 1.487          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          37 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           7 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           7 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          6           6 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           7 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(4,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      1760.860     4.000    521.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    960.1          2632.6          1760.9        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            960.1 (100%)   2632.6 (100%)   1760.9 (100%) 
      MUX:               492.2  (51%)    559.1  (21%)    321.1  (18%) 
      FUNC:              455.5  (47%)   2005.5  (76%)   1360.0  (77%) 
      LOGIC:              12.4   (1%)     68.1   (3%)     79.8   (5%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-2:mul.itm                               30         Y           Y      MAC-2:mul.itm                                         
                                                                              MAC-4:mul.itm                                         
                                                                              MAC:acc#4.itm                                         
    MAC-5:mul.itm                               30         Y           Y      MAC-5:mul.itm                                         
                                                                              MAC:acc#3.itm                                         
                                                                              MAC:acc.itm                                           
    acc(32:3)#1.sva                             30         Y           Y      acc(32:3)#1.sva                                       
                                                                              acc(32:3)#3.sva                                       
    MAC:mux#10.itm                              16         Y           Y      MAC:mux#10.itm                                        
                                                                              MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
    MAC:mux#7.itm                               16         Y           Y      MAC:mux#7.itm                                         
    MAC:mux#8.itm                               16         Y           Y      MAC:mux#8.itm                                         
    MAC:mux#9.itm                               16         Y           Y      MAC:mux#9.itm                                         
    MAC:mux.itm                                 16         Y           Y      MAC:mux.itm                                           
                                                                              MAC:slc(regs:rsci.qa_d)(31-16)#2.itm                  
    MAC:slc(regs:rsci.qa_d)(15-0)#1.itm         16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                   
                                                                              MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
                                                                              MAC:slc(regs:rsci.qa_d)(15-0).itm                     
                                                                              MAC:mux#6.itm                                         
    out1:rsci.idat                              16         Y           Y      out1:rsci.idat                                        
    regs:acc.itm                                 5         Y           Y      regs:acc.itm                                          
                                                                              regs:vinit.ndx(4:0).sva                               
                                                                              rptr(4:0).sva                                         
    wptr(4:0)#1.sva                              5                            wptr(4:0)#1.sva                                       
                                                                              wptr(4:0).lpi#2.dfm                                   
                                                                              wptr(4:0)#3.lpi#2.dfm                                 
                                                                              MAC:MAC:or#5.itm                                      
    wptr(4:0)#4.sva#1                            5                            wptr(4:0)#4.sva#1                                     
                                                                              wptr(4:0)#5.lpi#2.dfm                                 
    MAC:i(4:1).sva                               4         Y           Y      MAC:i(4:1).sva                                        
                                                                              MAC:slc(MAC-6:MAC:acc.itm                             
    MAC:MAC:nor#10.itm                           1                            MAC:MAC:nor#10.itm                                    
                                                                              MAC:MAC:nor#7.itm                                     
                                                                              nand.itm                                              
    reg(MAC:slc(MAC-2:MAC:acc.psp).ftd           1         Y           Y      reg(MAC:slc(MAC-2:MAC:acc.psp).ftd                    
    reg(out1:rsc.triosy:obj.ld).cse              1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                            1                            regs:regs:nor.itm                                     
                                                                                                                                    
    Total:                                     225            212         212 (Total Gating Ratio: 0.94, CG Opt Gating Ratio: 0.94) 
    
  Timing Report
    Critical Path
      Max Delay:  10.08498
      Slack:      -0.08497999999999983
      
      Path                                   Startpoint                      Endpoint                  Delay   Slack   
      -------------------------------------- ------------------------------- ------------------------- ------- -------
      1                                      fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 10.0850 -0.0850 
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)            mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                       0.0000  0.0000  
        fir:core/MAC-6:else:acc              mgc_addc_5_0_1_1_5                                        1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                    0.0000  1.6417  
        fir:core/MAC:MAC:or                  mgc_or_5_2                                                1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                               0.0000  2.9096  
        fir:core/regs:mux                    mgc_mux_5_1_2                                             1.3121  4.2217  
        fir:core/regs:mux.itm                                                                          0.0000  4.2217  
        fir:core/MAC-2:else:acc:rg           mgc_addc_5_0_1_1_5                                        1.6417  5.8633  
        fir:core/z.out#1                                                                               0.0000  5.8633  
        fir:core/MAC:MAC:or#1                mgc_or_5_2                                                1.2679  7.1312  
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                           0.0000  7.1312  
        fir:core/MAC-3:else:acc              mgc_addc_5_0_1_1_5                                        1.6417  8.7729  
        fir:core/MAC-3:else:acc.itm                                                                    0.0000  8.7729  
        fir:core/wptr:mux                    mgc_mux_5_1_2                                             1.3121  10.0850 
        fir:core/wptr:mux.itm                                                                          0.0000  10.0850 
        fir:core/reg(wptr(4:0)#4)            mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  10.0850 
                                                                                                                       
      2                                      fir:core/reg(MAC:mux)           fir:core/reg(MAC-2:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/reg(MAC:mux)                mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux.itm                                                                           0.0000  0.0000  
        fir:core/MAC:mux#14                  mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#14.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#4                                                                               0.0000  5.9121  
        fir:core/MAC:acc#4                   mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#4.itm                                                                         0.0000  8.4605  
        fir:core/MAC:mux1h#18                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#18.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-2:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      3                                      fir:core/reg(MAC:mux#10)        fir:core/reg(MAC-5:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#10)             mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#10.itm                                                                        0.0000  0.0000  
        fir:core/MAC:mux                     mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                         0.0000  1.3121  
        fir:core/MAC-1:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#3                                                                               0.0000  5.9121  
        fir:core/MAC:acc                     mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc.itm                                                                           0.0000  8.4605  
        fir:core/MAC:mux1h#19                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#19.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-5:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      4                                      fir:core/fir:core_core:fsm:inst fir:core/reg(MAC-2:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/fir:core_core:fsm:inst      fir:core_core:fsm                                         0.0000  0.0000  
        fir:core/fsm_output                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(9)#12                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(9)#12.itm                                                             0.0000  0.0000  
        fir:core/MAC:mux#14                  mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#14.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#4                                                                               0.0000  5.9121  
        fir:core/MAC:acc#4                   mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#4.itm                                                                         0.0000  8.4605  
        fir:core/MAC:mux1h#18                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#18.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-2:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      5                                      fir:core/reg(MAC:mux#10)        fir:core/reg(MAC-2:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#10)             mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#10.itm                                                                        0.0000  0.0000  
        fir:core/MAC:mux#14                  mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#14.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#4                                                                               0.0000  5.9121  
        fir:core/MAC:acc#4                   mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#4.itm                                                                         0.0000  8.4605  
        fir:core/MAC:mux1h#18                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#18.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-2:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      6                                      fir:core/reg(MAC:mux)           fir:core/reg(MAC-5:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/reg(MAC:mux)                mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux.itm                                                                           0.0000  0.0000  
        fir:core/MAC:mux                     mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                         0.0000  1.3121  
        fir:core/MAC-1:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#3                                                                               0.0000  5.9121  
        fir:core/MAC:acc                     mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc.itm                                                                           0.0000  8.4605  
        fir:core/MAC:mux1h#19                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#19.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-5:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      7                                      fir:core/fir:core_core:fsm:inst fir:core/reg(MAC-5:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/fir:core_core:fsm:inst      fir:core_core:fsm                                         0.0000  0.0000  
        fir:core/fsm_output                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(7)#10                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(7)#10.itm                                                             0.0000  0.0000  
        fir:core/MAC:mux                     mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                         0.0000  1.3121  
        fir:core/MAC-1:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#3                                                                               0.0000  5.9121  
        fir:core/MAC:acc                     mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc.itm                                                                           0.0000  8.4605  
        fir:core/MAC:mux1h#19                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#19.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-5:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      8                                      fir:core/reg(MAC:mux#9)         fir:core/reg(MAC-2:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#9)              mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#9.itm                                                                         0.0000  0.0000  
        fir:core/MAC:mux#15                  mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#15.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#4                                                                               0.0000  5.9121  
        fir:core/MAC:acc#4                   mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#4.itm                                                                         0.0000  8.4605  
        fir:core/MAC:mux1h#18                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#18.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-2:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      9                                      fir:core/reg(MAC:mux#7)         fir:core/reg(MAC-2:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#7)              mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#7.itm                                                                         0.0000  0.0000  
        fir:core/MAC:mux#15                  mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#15.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#4                                                                               0.0000  5.9121  
        fir:core/MAC:acc#4                   mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#4.itm                                                                         0.0000  8.4605  
        fir:core/MAC:mux1h#18                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#18.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-2:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      10                                     fir:core/fir:core_core:fsm:inst fir:core/reg(MAC-2:mul)   9.9453  0.0547  
                                                                                                                       
        Instance                             Component                                                 Delta   Delay   
        --------                             ---------                                                 -----   -----   
        fir:core/fir:core_core:fsm:inst      fir:core_core:fsm                                         0.0000  0.0000  
        fir:core/fsm_output                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(9)#11                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(9)#11.itm                                                             0.0000  0.0000  
        fir:core/MAC:mux#15                  mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#15.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg                mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#4                                                                               0.0000  5.9121  
        fir:core/MAC:acc#4                   mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc#4.itm                                                                         0.0000  8.4605  
        fir:core/MAC:mux1h#18                mgc_mux1hot_30_3                                          1.4848  9.9453  
        fir:core/MAC:mux1h#18.itm                                                                      0.0000  9.9453  
        fir:core/reg(MAC-2:mul)              mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.9453  
                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                                  Slack (Delay) Messages                
      --------------------------------------------- --------------------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                                8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3)#3.sva#1)(29-14).itm                7.4516  2.5484                         
      fir:core/reg(regs:acc)                        and.itm                                              1.5456  8.4544                         
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                                  8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                     regs:mux1h#3.itm                                     1.0246  8.9754                         
      fir:core/reg(acc(32:3)#1)                     acc:acc:and.itm                                      2.3121  7.6879                         
      fir:core/reg(MAC:i(4:1))                      MAC:i:MAC:i:and.itm                                  2.6113  7.3887                         
      fir:core/reg(wptr(4:0)#4)                     wptr:mux.itm                                        -0.0850 10.0850 (clock period exceeded) 
      fir:core/reg(MAC:mux)                         MAC:mux1h#2.itm                                      5.3723  4.6277                         
      fir:core/reg(MAC:mux#8)                       MAC:MAC:mux1h#2.itm                                  1.0505  8.9495                         
      fir:core/reg(MAC:mux#9)                       MAC:MAC:mux1h#1.itm                                  4.0043  5.9957                         
      fir:core/reg(MAC:mux#7)                       MAC:MAC:mux1h.itm                                    1.0505  8.9495                         
      fir:core/reg(MAC:mux#10)                      MAC:mux1h#11.itm                                     3.8760  6.1240                         
      fir:core/reg(MAC:MAC:nor#10)                  MAC:mux1h#14.itm                                     0.1161  9.8839                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#1) MAC:MAC:MAC:mux1h.itm                                4.1044  5.8956                         
      fir:core/reg(MAC-2:mul)                       MAC:mux1h#18.itm                                     0.0547  9.9453                         
      fir:core/reg(MAC-5:mul)                       MAC:mux1h#19.itm                                     0.0547  9.9453                         
      fir:core/reg(MAC:slc(MAC-2:MAC:acc.psp)       MAC:slc(MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0)(4).itm  8.3953  1.6047                         
      fir                                           coeffs:rsc.triosy.lz                                10.0000  0.0000                         
      fir                                           in1:rsc.triosy.lz                                   10.0000  0.0000                         
      fir                                           out1:rsc.dat                                        10.0000  0.0000                         
      fir                                           out1:rsc.triosy.lz                                  10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     7 
    -                    4     1 
    -                   30     5 
    and                          
    -                    5     1 
    -                    4     1 
    -                   30     1 
    -                   16     1 
    -                    1    36 
    mul                          
    -                   30     4 
    mux                          
    -                    5     4 
    -                   30     1 
    -                   16     3 
    mux1h                        
    -                    5     3 
    -                   30     2 
    -                   16     6 
    -                    1     1 
    nand                         
    -                    1     1 
    nor                          
    -                    1    24 
    not                          
    -                    1    37 
    or                           
    -                    5     6 
    -                    1    15 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     3 
    -                    4     1 
    -                   30     3 
    -                   16     7 
    -                    1     4 
    write_port                   
    -                    0     1 
    
  End of Report
