Fitter report for traffic_led
Mon Jul 04 19:18:13 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 04 19:18:13 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; traffic_led                                ;
; Top-level Entity Name              ; traffic_led                                ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE6F17C8                                ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 781 / 6,272 ( 12 % )                       ;
;     Total combinational functions  ; 767 / 6,272 ( 12 % )                       ;
;     Dedicated logic registers      ; 124 / 6,272 ( 2 % )                        ;
; Total registers                    ; 124                                        ;
; Total pins                         ; 46 / 180 ( 26 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; bit[0]     ; Missing drive strength and slew rate ;
; bit[1]     ; Missing drive strength and slew rate ;
; bit[2]     ; Missing drive strength and slew rate ;
; bit[3]     ; Missing drive strength and slew rate ;
; bit[4]     ; Missing drive strength and slew rate ;
; bit[5]     ; Missing drive strength and slew rate ;
; bit[6]     ; Missing drive strength and slew rate ;
; bit[7]     ; Missing drive strength and slew rate ;
; segment[0] ; Missing drive strength and slew rate ;
; segment[1] ; Missing drive strength and slew rate ;
; segment[2] ; Missing drive strength and slew rate ;
; segment[3] ; Missing drive strength and slew rate ;
; segment[4] ; Missing drive strength and slew rate ;
; segment[5] ; Missing drive strength and slew rate ;
; segment[6] ; Missing drive strength and slew rate ;
; segment[7] ; Missing drive strength and slew rate ;
; led[0]     ; Missing drive strength and slew rate ;
; led[1]     ; Missing drive strength and slew rate ;
; led[2]     ; Missing drive strength and slew rate ;
; led[3]     ; Missing drive strength and slew rate ;
; led[4]     ; Missing drive strength and slew rate ;
; led[5]     ; Missing drive strength and slew rate ;
; led[6]     ; Missing drive strength and slew rate ;
; led[7]     ; Missing drive strength and slew rate ;
; led[8]     ; Missing drive strength and slew rate ;
; led[9]     ; Missing drive strength and slew rate ;
; led[10]    ; Missing drive strength and slew rate ;
; led[11]    ; Missing drive strength and slew rate ;
; led[12]    ; Missing drive strength and slew rate ;
; led[13]    ; Missing drive strength and slew rate ;
; led[14]    ; Missing drive strength and slew rate ;
; led[15]    ; Missing drive strength and slew rate ;
; led[16]    ; Missing drive strength and slew rate ;
; led[17]    ; Missing drive strength and slew rate ;
; led[18]    ; Missing drive strength and slew rate ;
; led[19]    ; Missing drive strength and slew rate ;
; led[20]    ; Missing drive strength and slew rate ;
; led[21]    ; Missing drive strength and slew rate ;
; led[22]    ; Missing drive strength and slew rate ;
; led[23]    ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 995 ) ; 0.00 % ( 0 / 995 )         ; 0.00 % ( 0 / 995 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 995 ) ; 0.00 % ( 0 / 995 )         ; 0.00 % ( 0 / 995 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 985 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/trafficled/output_files/traffic_led.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 781 / 6,272 ( 12 % ) ;
;     -- Combinational with no register       ; 657                  ;
;     -- Register only                        ; 14                   ;
;     -- Combinational with a register        ; 110                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 196                  ;
;     -- 3 input functions                    ; 199                  ;
;     -- <=2 input functions                  ; 372                  ;
;     -- Register only                        ; 14                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 536                  ;
;     -- arithmetic mode                      ; 231                  ;
;                                             ;                      ;
; Total registers*                            ; 124 / 7,124 ( 2 % )  ;
;     -- Dedicated logic registers            ; 124 / 6,272 ( 2 % )  ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 58 / 392 ( 15 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 46 / 180 ( 26 % )    ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )      ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 2                    ;
; M9Ks                                        ; 0 / 30 ( 0 % )       ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ;
; PLLs                                        ; 0 / 2 ( 0 % )        ;
; Global clocks                               ; 2 / 10 ( 20 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%         ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 3%         ;
; Maximum fan-out                             ; 124                  ;
; Highest non-global fan-out                  ; 124                  ;
; Total fan-out                               ; 2559                 ;
; Average fan-out                             ; 2.55                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 781 / 6272 ( 12 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 657                 ; 0                              ;
;     -- Register only                        ; 14                  ; 0                              ;
;     -- Combinational with a register        ; 110                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 196                 ; 0                              ;
;     -- 3 input functions                    ; 199                 ; 0                              ;
;     -- <=2 input functions                  ; 372                 ; 0                              ;
;     -- Register only                        ; 14                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 536                 ; 0                              ;
;     -- arithmetic mode                      ; 231                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 124                 ; 0                              ;
;     -- Dedicated logic registers            ; 124 / 6272 ( 2 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 58 / 392 ( 15 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 46                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2554                ; 5                              ;
;     -- Registered Connections               ; 600                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 6                   ; 0                              ;
;     -- Output Ports                         ; 40                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; key[0]    ; J14   ; 5        ; 34           ; 10           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; key[1]    ; E16   ; 6        ; 34           ; 12           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[2]    ; M16   ; 5        ; 34           ; 12           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[3]    ; M15   ; 5        ; 34           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 89                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; N13   ; 5        ; 34           ; 2            ; 21           ; 124                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; bit[0]     ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit[1]     ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit[2]     ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit[3]     ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit[4]     ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit[5]     ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit[6]     ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; bit[7]     ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[0]     ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[10]    ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[11]    ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[12]    ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[13]    ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[14]    ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[15]    ; G16   ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[16]    ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[17]    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[18]    ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[19]    ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[1]     ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[20]    ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[21]    ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[22]    ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[23]    ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2]     ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[3]     ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[4]     ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[5]     ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[6]     ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[7]     ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[8]     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led[9]     ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; segment[0] ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[1] ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[2] ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[3] ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[4] ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[5] ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[6] ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[7] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; led[1]                  ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; led[19]                 ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; led[15]                 ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; led[4]                  ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 15 / 27 ( 56 % ) ; 2.5V          ; --           ;
; 5        ; 23 / 25 ( 92 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 14 ( 36 % )  ; 2.5V          ; --           ;
; 7        ; 3 / 26 ( 12 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; led[21]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; led[23]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; key[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; led[22]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; led[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; led[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; led[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; led[9]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; led[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; led[8]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; key[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; led[19]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; led[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; led[17]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; led[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; led[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; led[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; bit[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; led[14]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; led[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; led[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; led[18]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; bit[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; bit[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; key[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; bit[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; bit[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; segment[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; led[10]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; segment[6]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; segment[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; bit[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; bit[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; segment[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; segment[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; bit[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; led[16]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; led[20]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; segment[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; segment[7]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; led[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; led[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; segment[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |traffic_led                                ; 781 (0)     ; 124 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 46   ; 0            ; 657 (0)      ; 14 (0)            ; 110 (0)          ; |traffic_led                                                                                                                                  ; work         ;
;    |bit_seg_module:u1_bit_seg_module|       ; 551 (60)    ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 512 (21)     ; 0 (0)             ; 39 (39)          ; |traffic_led|bit_seg_module:u1_bit_seg_module                                                                                                 ; work         ;
;       |lpm_divide:Div0|                     ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_sim:auto_generated|    ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider|   ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_s6f:divider|      ; 81 (81)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; work         ;
;       |lpm_divide:Div1|                     ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_sim:auto_generated|    ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider|   ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_s6f:divider|      ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; work         ;
;       |lpm_divide:Div2|                     ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_sim:auto_generated|    ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider|   ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_s6f:divider|      ; 81 (81)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; work         ;
;       |lpm_divide:Mod0|                     ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_vam:auto_generated|    ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider|   ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_s6f:divider|      ; 83 (83)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; work         ;
;       |lpm_divide:Mod1|                     ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_vam:auto_generated|    ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider|   ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_s6f:divider|      ; 83 (83)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; work         ;
;       |lpm_divide:Mod2|                     ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_vam:auto_generated|    ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider|   ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_s6f:divider|      ; 83 (83)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 0 (0)            ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; work         ;
;    |led_module:u2_led_module|               ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 9 (9)             ; 15 (15)          ; |traffic_led|led_module:u2_led_module                                                                                                         ; work         ;
;    |state_trans_model:u0_state_trans_model| ; 200 (200)   ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (139)    ; 5 (5)             ; 56 (56)          ; |traffic_led|state_trans_model:u0_state_trans_model                                                                                           ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; key[3]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; bit[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[18]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[19]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[20]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[21]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[22]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[23]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; key[0]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; key[1]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[2]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                          ;
+-----------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------+-------------------+---------+
; key[3]                                                    ;                   ;         ;
; sys_clk                                                   ;                   ;         ;
; sys_rst_n                                                 ;                   ;         ;
;      - bit_seg_module:u1_bit_seg_module|segment[0]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|segment[1]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|segment[2]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|segment[3]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|segment[4]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|segment[5]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|segment[6]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|segment[7]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_state[0]    ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_state[1]    ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_state[2]    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[0]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[1]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[3]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[4]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[6]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[7]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[9]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[10]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[12]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[13]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[15]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[16]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[18]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[19]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[21]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[22]                   ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[0]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[1]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[2]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[3]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[4]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[5]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[6]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[7]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[8]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[9]        ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[10]       ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[11]       ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[12]       ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[13]       ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[14]       ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|count_s[15]       ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[0]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[1]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[2]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[3]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[4]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[5]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[6]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[7]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[8]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[9]  ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[10] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[11] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[12] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[13] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[14] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[15] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[16] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[17] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[18] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[19] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[20] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[21] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[22] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[23] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|t_count[24] ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|num[0]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|num[1]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|num[2]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|num[3]            ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[2]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[0]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[4]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[3]   ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[0]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[1]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[2]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[3]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[4]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[5]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[6]            ; 1                 ; 6       ;
;      - bit_seg_module:u1_bit_seg_module|bit[7]            ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[2]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[5]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[8]                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[11]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[14]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[17]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[20]                   ; 1                 ; 6       ;
;      - led_module:u2_led_module|led[23]                   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|state[1]    ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|state[0]    ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|state[2]    ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[7]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[6]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[5]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[4]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[3]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[2]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[1]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|e_time[0]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[8]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[7]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[6]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[5]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[4]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[3]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|s_time[1]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[8]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[7]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[6]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[5]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[2]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[1]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|n_time[0]   ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|time_cnt[5] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|time_cnt[4] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|time_cnt[3] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|time_cnt[2] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|time_cnt[1] ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|clk_t       ; 1                 ; 6       ;
;      - state_trans_model:u0_state_trans_model|time_cnt[0] ; 1                 ; 6       ;
; key[0]                                                    ;                   ;         ;
;      - led_module:u2_led_module|led~16                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led~17                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led~20                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led~23                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led~24                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led~31                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led~32                    ; 1                 ; 6       ;
;      - led_module:u2_led_module|led~33                    ; 1                 ; 6       ;
; key[1]                                                    ;                   ;         ;
; key[2]                                                    ;                   ;         ;
+-----------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                              ;
+----------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                               ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; bit_seg_module:u1_bit_seg_module|LessThan0~2       ; LCCOMB_X22_Y7_N26 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; bit_seg_module:u1_bit_seg_module|count_state[1]    ; FF_X22_Y7_N3      ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; led_module:u2_led_module|Decoder0~1                ; LCCOMB_X22_Y9_N20 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; state_trans_model:u0_state_trans_model|LessThan0~8 ; LCCOMB_X24_Y14_N6 ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_trans_model:u0_state_trans_model|clk_t       ; FF_X25_Y12_N3     ; 35      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; state_trans_model:u0_state_trans_model|state[0]    ; FF_X30_Y10_N29    ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys_clk                                            ; PIN_E1            ; 89      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                          ; PIN_N13           ; 124     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                         ;
+----------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                         ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; state_trans_model:u0_state_trans_model|clk_t ; FF_X25_Y12_N3 ; 35      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sys_clk                                      ; PIN_E1        ; 89      ; 19                                   ; Global Clock         ; GCLK2            ; --                        ;
+----------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sys_rst_n~input                                                                                                                                            ; 124     ;
; state_trans_model:u0_state_trans_model|LessThan1~0                                                                                                         ; 51      ;
; state_trans_model:u0_state_trans_model|state[1]                                                                                                            ; 48      ;
; state_trans_model:u0_state_trans_model|state[2]                                                                                                            ; 45      ;
; state_trans_model:u0_state_trans_model|state[0]                                                                                                            ; 36      ;
; state_trans_model:u0_state_trans_model|LessThan0~8                                                                                                         ; 26      ;
; bit_seg_module:u1_bit_seg_module|count_state[0]                                                                                                            ; 23      ;
; bit_seg_module:u1_bit_seg_module|LessThan0~2                                                                                                               ; 16      ;
; state_trans_model:u0_state_trans_model|time_cnt[4]                                                                                                         ; 16      ;
; state_trans_model:u0_state_trans_model|time_cnt[5]                                                                                                         ; 16      ;
; state_trans_model:u0_state_trans_model|time_cnt[0]                                                                                                         ; 15      ;
; state_trans_model:u0_state_trans_model|time_cnt[2]                                                                                                         ; 15      ;
; bit_seg_module:u1_bit_seg_module|count_state[2]                                                                                                            ; 15      ;
; state_trans_model:u0_state_trans_model|time_cnt[1]                                                                                                         ; 14      ;
; bit_seg_module:u1_bit_seg_module|count_state[1]                                                                                                            ; 14      ;
; state_trans_model:u0_state_trans_model|n_time[0]~10                                                                                                        ; 12      ;
; state_trans_model:u0_state_trans_model|time_cnt[3]                                                                                                         ; 12      ;
; state_trans_model:u0_state_trans_model|e_time[7]                                                                                                           ; 12      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[5]~8 ; 11      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[5]~8 ; 11      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[5]~8 ; 11      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[5]~8 ; 11      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[5]~8 ; 11      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[5]~8 ; 11      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[5]~8 ; 10      ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[5]~8 ; 10      ;
; state_trans_model:u0_state_trans_model|n_time[0]~9                                                                                                         ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[4]~6 ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[5]~8 ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[4]~6 ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[5]~8 ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[4]~6 ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[5]~8 ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[4]~6 ; 9       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[5]~8 ; 9       ;
; key[0]~input                                                                                                                                               ; 8       ;
; state_trans_model:u0_state_trans_model|n_time[5]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|n_time[6]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|n_time[8]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|s_time[3]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|s_time[4]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|s_time[5]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|s_time[6]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|s_time[8]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|e_time[3]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|e_time[4]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|e_time[5]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|e_time[6]                                                                                                           ; 8       ;
; led_module:u2_led_module|Decoder0~2                                                                                                                        ; 8       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[5]~8 ; 8       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[5]~8 ; 8       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[4]~6 ; 8       ;
; state_trans_model:u0_state_trans_model|n_time[3]                                                                                                           ; 8       ;
; state_trans_model:u0_state_trans_model|n_time[4]                                                                                                           ; 8       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[4]~6 ; 8       ;
; state_trans_model:u0_state_trans_model|n_time~6                                                                                                            ; 7       ;
; bit_seg_module:u1_bit_seg_module|num[3]                                                                                                                    ; 7       ;
; bit_seg_module:u1_bit_seg_module|num[2]                                                                                                                    ; 7       ;
; bit_seg_module:u1_bit_seg_module|num[1]                                                                                                                    ; 7       ;
; bit_seg_module:u1_bit_seg_module|num[0]                                                                                                                    ; 7       ;
; key[1]~input                                                                                                                                               ; 6       ;
; state_trans_model:u0_state_trans_model|n_time[3]~12                                                                                                        ; 6       ;
; state_trans_model:u0_state_trans_model|Add26~0                                                                                                             ; 6       ;
; state_trans_model:u0_state_trans_model|n_time[2]                                                                                                           ; 6       ;
; state_trans_model:u0_state_trans_model|n_time[7]                                                                                                           ; 6       ;
; state_trans_model:u0_state_trans_model|s_time[7]                                                                                                           ; 6       ;
; state_trans_model:u0_state_trans_model|e_time[2]                                                                                                           ; 6       ;
; led_module:u2_led_module|led~17                                                                                                                            ; 6       ;
; led_module:u2_led_module|led~16                                                                                                                            ; 6       ;
; state_trans_model:u0_state_trans_model|s_time[2]                                                                                                           ; 6       ;
; key[2]~input                                                                                                                                               ; 5       ;
; state_trans_model:u0_state_trans_model|n_time~7                                                                                                            ; 5       ;
; state_trans_model:u0_state_trans_model|n_time~2                                                                                                            ; 5       ;
; state_trans_model:u0_state_trans_model|Add16~0                                                                                                             ; 5       ;
; state_trans_model:u0_state_trans_model|n_time[1]                                                                                                           ; 5       ;
; state_trans_model:u0_state_trans_model|s_time[1]                                                                                                           ; 5       ;
; state_trans_model:u0_state_trans_model|e_time[1]                                                                                                           ; 5       ;
; state_trans_model:u0_state_trans_model|Mux14~1                                                                                                             ; 4       ;
; state_trans_model:u0_state_trans_model|e_time[3]~3                                                                                                         ; 4       ;
; state_trans_model:u0_state_trans_model|Mux13~0                                                                                                             ; 4       ;
; state_trans_model:u0_state_trans_model|Add26~1                                                                                                             ; 4       ;
; led_module:u2_led_module|led~26                                                                                                                            ; 4       ;
; led_module:u2_led_module|Decoder0~1                                                                                                                        ; 4       ;
; led_module:u2_led_module|led~20                                                                                                                            ; 4       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[5]~8 ; 4       ;
; state_trans_model:u0_state_trans_model|s_time[8]~7                                                                                                         ; 3       ;
; state_trans_model:u0_state_trans_model|Mux9~1                                                                                                              ; 3       ;
; state_trans_model:u0_state_trans_model|Mux16~1                                                                                                             ; 3       ;
; state_trans_model:u0_state_trans_model|Mux14~0                                                                                                             ; 3       ;
; state_trans_model:u0_state_trans_model|Add26~2                                                                                                             ; 3       ;
; state_trans_model:u0_state_trans_model|Mux13~1                                                                                                             ; 3       ;
; state_trans_model:u0_state_trans_model|Mux12~1                                                                                                             ; 3       ;
; state_trans_model:u0_state_trans_model|e_time[5]~1                                                                                                         ; 3       ;
; state_trans_model:u0_state_trans_model|e_time[5]~0                                                                                                         ; 3       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~56           ; 3       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~56           ; 3       ;
; bit_seg_module:u1_bit_seg_module|Equal0~5                                                                                                                  ; 3       ;
; state_trans_model:u0_state_trans_model|Add17~14                                                                                                            ; 3       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[5]~8 ; 3       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[5]~8 ; 3       ;
; bit_seg_module:u1_bit_seg_module|count_s[15]                                                                                                               ; 3       ;
; bit_seg_module:u1_bit_seg_module|count_s[6]                                                                                                                ; 3       ;
; bit_seg_module:u1_bit_seg_module|count_s[14]                                                                                                               ; 3       ;
; bit_seg_module:u1_bit_seg_module|count_s[13]                                                                                                               ; 3       ;
; bit_seg_module:u1_bit_seg_module|count_s[5]                                                                                                                ; 3       ;
; bit_seg_module:u1_bit_seg_module|count_s[8]                                                                                                                ; 3       ;
; bit_seg_module:u1_bit_seg_module|count_s[7]                                                                                                                ; 3       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~104          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~103          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~102          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~101          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~100          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~104          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~103          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~102          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~101          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~100          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~104          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~103          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~102          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~101          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~100          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~101          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~100          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~99           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~98           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~101          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~100          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~99           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~98           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~100          ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~99           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~98           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~97           ; 2       ;
; led_module:u2_led_module|led~33                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~32                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~31                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~30                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~29                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~28                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~27                                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|Mux17~3                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Mux16~3                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|n_time~13                                                                                                           ; 2       ;
; state_trans_model:u0_state_trans_model|n_time~11                                                                                                           ; 2       ;
; state_trans_model:u0_state_trans_model|Mux12~3                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Mux9~6                                                                                                              ; 2       ;
; state_trans_model:u0_state_trans_model|Mux9~5                                                                                                              ; 2       ;
; state_trans_model:u0_state_trans_model|s_time[8]~6                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|Mux27~0                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Mux9~3                                                                                                              ; 2       ;
; state_trans_model:u0_state_trans_model|Mux17~0                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|n_time~8                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|Mux16~0                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Mux15~2                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|n_time~5                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|Mux23~0                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|n_time~4                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|n_time~3                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|e_time[5]~2                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|Mux12~0                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Mux20~0                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Mux9~0                                                                                                              ; 2       ;
; state_trans_model:u0_state_trans_model|Add16~2                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add16~1                                                                                                             ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~92           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~91           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~90           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~56           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~92           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~91           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~56           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~91           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~90           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~89           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~56           ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~56           ; 2       ;
; bit_seg_module:u1_bit_seg_module|Equal0~3                                                                                                                  ; 2       ;
; bit_seg_module:u1_bit_seg_module|Equal0~1                                                                                                                  ; 2       ;
; bit_seg_module:u1_bit_seg_module|Equal0~0                                                                                                                  ; 2       ;
; led_module:u2_led_module|led~25                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~23                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~22                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~21                                                                                                                            ; 2       ;
; led_module:u2_led_module|Decoder0~0                                                                                                                        ; 2       ;
; led_module:u2_led_module|led~19                                                                                                                            ; 2       ;
; led_module:u2_led_module|led~18                                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[24]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[23]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[21]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[20]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[22]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[19]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[18]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[17]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[16]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[15]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[10]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[9]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[8]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[7]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[6]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[5]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[4]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[3]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[2]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[1]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[0]                                                                                                          ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[14]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[13]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[12]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|t_count[11]                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|s_time[2]~0                                                                                                         ; 2       ;
; state_trans_model:u0_state_trans_model|Add12~12                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|Add12~10                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|Add12~8                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add12~6                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add12~4                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add12~2                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add12~0                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add23~14                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|Add25~10                                                                                                            ; 2       ;
; state_trans_model:u0_state_trans_model|Add25~2                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add17~8                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add17~6                                                                                                             ; 2       ;
; state_trans_model:u0_state_trans_model|Add17~4                                                                                                             ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~2 ; 2       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~0 ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[2]                                                                                                                ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[1]                                                                                                                ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[0]                                                                                                                ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[4]                                                                                                                ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[3]                                                                                                                ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[12]                                                                                                               ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[11]                                                                                                               ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[10]                                                                                                               ; 2       ;
; bit_seg_module:u1_bit_seg_module|count_s[9]                                                                                                                ; 2       ;
; bit_seg_module:u1_bit_seg_module|segment[7]~feeder                                                                                                         ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~99           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~99           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~99           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~102          ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~97           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~102          ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~97           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~101          ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~96           ; 1       ;
; state_trans_model:u0_state_trans_model|Mux31~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux26~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|state[2]~2                                                                                                          ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux0~7                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~98           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~97           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~96           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~95           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~98           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~97           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~96           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~95           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~98           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~97           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~96           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~95           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~96           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~95           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~94           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~93           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~96           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~95           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~94           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~93           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~95           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~94           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~93           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~92           ; 1       ;
; state_trans_model:u0_state_trans_model|e_time~6                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|clk_t~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~7                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~6                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~5                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~4                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~3                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~2                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~1                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|LessThan0~0                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|Mux17~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux17~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux17~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux17~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux16~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux16~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~10                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~9                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux14~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux14~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux13~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux13~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux12~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux12~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux11~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux11~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux10~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux9~9                                                                                                              ; 1       ;
; state_trans_model:u0_state_trans_model|Mux9~8                                                                                                              ; 1       ;
; state_trans_model:u0_state_trans_model|Mux9~7                                                                                                              ; 1       ;
; state_trans_model:u0_state_trans_model|Mux34~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux34~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux16~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~8                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~7                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~6                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux32~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux32~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux32~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|e_time~5                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Mux32~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux31~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux31~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|e_time~4                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Mux31~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux30~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux30~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux12~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add26~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux29~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux29~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux9~4                                                                                                              ; 1       ;
; state_trans_model:u0_state_trans_model|Mux28~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux27~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux9~2                                                                                                              ; 1       ;
; state_trans_model:u0_state_trans_model|Mux26~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux26~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux25~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux25~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux24~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux24~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux15~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux23~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux23~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux23~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux22~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux22~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux22~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux22~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux21~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux21~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux20~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux20~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux18~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Mux18~0                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|LessThan0~1                                                                                                               ; 1       ;
; bit_seg_module:u1_bit_seg_module|LessThan0~0                                                                                                               ; 1       ;
; state_trans_model:u0_state_trans_model|Mux2~0                                                                                                              ; 1       ;
; state_trans_model:u0_state_trans_model|clk_t                                                                                                               ; 1       ;
; state_trans_model:u0_state_trans_model|Mux1~0                                                                                                              ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux0~6                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux0~5                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux0~4                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux0~3                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux0~2                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[48]~94           ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux1~1                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[47]~94           ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux1~0                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[47]~94           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[47]~93           ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux2~1                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[46]~93           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~89           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~88           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~87           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~86           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~85           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~84           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~83           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~82           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~81           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~80           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~79           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~78           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~77           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~76           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~75           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~74           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~73           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~72           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~71           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~70           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~69           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~68           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~67           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~66           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~65           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~64           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~63           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~62           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~61           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~60           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~59           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~58           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[18]~57           ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux2~0                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[46]~93           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~90           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~89           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~88           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~87           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~86           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~85           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~84           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~83           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~82           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~81           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~80           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~79           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~78           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~77           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~76           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~75           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~74           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~73           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~72           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~71           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~70           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~69           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~68           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~67           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~66           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~65           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~64           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~63           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~62           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~61           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~60           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~59           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~58           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[18]~57           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[46]~92           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~88           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~87           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~86           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~85           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~84           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~83           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~82           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~81           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~80           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~79           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~78           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~77           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~76           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~75           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~74           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~73           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~72           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~71           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~70           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~69           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~68           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~67           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~66           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~65           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~64           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~63           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~62           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~61           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~60           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~59           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~58           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[18]~57           ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux3~1                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|Mux3~0                                                                                                                    ; 1       ;
; state_trans_model:u0_state_trans_model|n_time[0]                                                                                                           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~92           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~91           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~90           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~89           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~88           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~87           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~86           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~85           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~84           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~83           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~82           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~81           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~80           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~79           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~78           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~77           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~76           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~75           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~74           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~73           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~72           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~71           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~70           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~69           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~68           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~67           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~66           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~65           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~64           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~63           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~62           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~61           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~60           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~59           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~58           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[18]~57           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~92           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~91           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~90           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~89           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~88           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~87           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~86           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~85           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~84           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~83           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~82           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~81           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~80           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~79           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~78           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~77           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~76           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~75           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~74           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~73           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~72           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~71           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~70           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~69           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~68           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~67           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~66           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~65           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~64           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~63           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~62           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~61           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~60           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~59           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~58           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[18]~57           ; 1       ;
; state_trans_model:u0_state_trans_model|e_time[0]                                                                                                           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~91           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[40]~90           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~89           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[41]~88           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[42]~87           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[43]~86           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~85           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[35]~84           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~83           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[36]~82           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[37]~81           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[38]~80           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~79           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[30]~78           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~77           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[31]~76           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[32]~75           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[33]~74           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~73           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[25]~72           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~71           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[26]~70           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[27]~69           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[28]~68           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~67           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[20]~66           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~65           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[21]~64           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[22]~63           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[23]~62           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~61           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[15]~60           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[16]~59           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[17]~58           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|StageOut[18]~57           ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_state[1]~2                                                                                                          ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_state[2]~1                                                                                                          ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_state[0]~0                                                                                                          ; 1       ;
; bit_seg_module:u1_bit_seg_module|Equal0~4                                                                                                                  ; 1       ;
; bit_seg_module:u1_bit_seg_module|Equal0~2                                                                                                                  ; 1       ;
; led_module:u2_led_module|led~24                                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|WideOr0~0                                                                                                                 ; 1       ;
; bit_seg_module:u1_bit_seg_module|WideOr1~0                                                                                                                 ; 1       ;
; bit_seg_module:u1_bit_seg_module|WideOr2~0                                                                                                                 ; 1       ;
; bit_seg_module:u1_bit_seg_module|WideOr3~0                                                                                                                 ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder1~0                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment~1                                                                                                                 ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment~0                                                                                                                 ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~7                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~6                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~5                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~4                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~3                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~2                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~1                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|Decoder0~0                                                                                                                ; 1       ;
; led_module:u2_led_module|led[23]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[22]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[21]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[20]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[19]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[18]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[17]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[16]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[15]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[14]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[13]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[12]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[11]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[10]                                                                                                                           ; 1       ;
; led_module:u2_led_module|led[9]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[8]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[7]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[6]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[5]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[4]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[3]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[2]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[1]                                                                                                                            ; 1       ;
; led_module:u2_led_module|led[0]                                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[7]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[6]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[5]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[4]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[3]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[2]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[1]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|segment[0]                                                                                                                ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[7]                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[6]                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[5]                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[4]                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[3]                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[2]                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[1]                                                                                                                    ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[0]                                                                                                                    ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[24]~73                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[23]~72                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[23]~71                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[22]~70                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[22]~69                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[21]~68                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[21]~67                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[20]~66                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[20]~65                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[19]~64                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[19]~63                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[18]~62                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[18]~61                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[17]~60                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[17]~59                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[16]~58                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[16]~57                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[15]~56                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[15]~55                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[14]~54                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[14]~53                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[13]~52                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[13]~51                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[12]~50                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[12]~49                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[11]~48                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[11]~47                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[10]~46                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[10]~45                                                                                                      ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[9]~44                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[9]~43                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[8]~42                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[8]~41                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[7]~40                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[7]~39                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[6]~38                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[6]~37                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[5]~36                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[5]~35                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[4]~34                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[4]~33                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[3]~32                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[3]~31                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[2]~30                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[2]~29                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[1]~28                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[1]~27                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[0]~26                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|t_count[0]~25                                                                                                       ; 1       ;
; state_trans_model:u0_state_trans_model|s_time[0]~1                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|n_time[3]~1                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|n_time[4]~0                                                                                                         ; 1       ;
; state_trans_model:u0_state_trans_model|Add12~11                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add12~9                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add12~7                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add12~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add12~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add12~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~13                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~12                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~11                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~10                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~9                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~8                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~7                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~6                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add23~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~10                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~9                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~8                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~7                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~6                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add22~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~9                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~8                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~7                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~6                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~4                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add25~0                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~13                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~12                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~11                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~10                                                                                                            ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~9                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~7                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~5                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~3                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~2                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~1                                                                                                             ; 1       ;
; state_trans_model:u0_state_trans_model|Add17~0                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[15]~46                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[14]~45                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[14]~44                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[13]~43                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[13]~42                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[12]~41                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[12]~40                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[11]~39                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[11]~38                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[10]~37                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[10]~36                                                                                                            ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[9]~35                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[9]~34                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[8]~33                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[8]~32                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[7]~31                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[7]~30                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[6]~29                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[6]~28                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[5]~27                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[5]~26                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[4]~25                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[4]~24                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[3]~23                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[3]~22                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[2]~21                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[2]~20                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[1]~19                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[1]~18                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[0]~17                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|count_s[0]~16                                                                                                             ; 1       ;
; bit_seg_module:u1_bit_seg_module|num[3]~3                                                                                                                  ; 1       ;
; bit_seg_module:u1_bit_seg_module|num[2]~2                                                                                                                  ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[2]~2 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[1]~0 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~2 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~0 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[2]~2 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[1]~0 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~0 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|num[1]~1                                                                                                                  ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[2]~2 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[1]~0 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~2 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~0 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[1]~1 ; 1       ;
; state_trans_model:u0_state_trans_model|s_time[0]                                                                                                           ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[5]~8 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[2]~2 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[1]~0 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[4]~7 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~5 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[3]~4 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[2]~3 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[1]~1 ; 1       ;
; bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[4]~7 ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 765 / 32,401 ( 2 % )   ;
; C16 interconnects     ; 10 / 1,326 ( < 1 % )   ;
; C4 interconnects      ; 309 / 21,816 ( 1 % )   ;
; Direct links          ; 216 / 32,401 ( < 1 % ) ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 467 / 10,320 ( 5 % )   ;
; R24 interconnects     ; 12 / 1,289 ( < 1 % )   ;
; R4 interconnects      ; 385 / 28,186 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.47) ; Number of LABs  (Total = 58) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 3                            ;
; 12                                          ; 2                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 5                            ;
; 16                                          ; 35                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.84) ; Number of LABs  (Total = 58) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 14                           ;
; 1 Clock                            ; 19                           ;
; 1 Clock enable                     ; 8                            ;
; 1 Sync. clear                      ; 3                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.76) ; Number of LABs  (Total = 58) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 7                            ;
; 15                                           ; 18                           ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 4                            ;
; 19                                           ; 3                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.28) ; Number of LABs  (Total = 58) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 3                            ;
; 3                                               ; 3                            ;
; 4                                               ; 4                            ;
; 5                                               ; 4                            ;
; 6                                               ; 5                            ;
; 7                                               ; 11                           ;
; 8                                               ; 11                           ;
; 9                                               ; 2                            ;
; 10                                              ; 3                            ;
; 11                                              ; 2                            ;
; 12                                              ; 3                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
; 17                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.40) ; Number of LABs  (Total = 58) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 4                            ;
; 3                                            ; 2                            ;
; 4                                            ; 3                            ;
; 5                                            ; 2                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 3                            ;
; 9                                            ; 1                            ;
; 10                                           ; 5                            ;
; 11                                           ; 10                           ;
; 12                                           ; 2                            ;
; 13                                           ; 4                            ;
; 14                                           ; 0                            ;
; 15                                           ; 6                            ;
; 16                                           ; 3                            ;
; 17                                           ; 4                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 22           ; 0            ; 22           ; 0            ; 0            ; 46        ; 22           ; 0            ; 46        ; 46        ; 0            ; 40           ; 0            ; 0            ; 6            ; 0            ; 40           ; 6            ; 0            ; 0            ; 0            ; 40           ; 0            ; 0            ; 0            ; 0            ; 0            ; 46        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 24           ; 46           ; 24           ; 46           ; 46           ; 0         ; 24           ; 46           ; 0         ; 0         ; 46           ; 6            ; 46           ; 46           ; 40           ; 46           ; 6            ; 40           ; 46           ; 46           ; 46           ; 6            ; 46           ; 46           ; 46           ; 46           ; 46           ; 0         ; 46           ; 46           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; key[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[21]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[22]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[23]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 2.1               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                      ;
+-------------------------------------------------+----------------------------------------------+-------------------+
; Source Register                                 ; Destination Register                         ; Delay Added in ns ;
+-------------------------------------------------+----------------------------------------------+-------------------+
; state_trans_model:u0_state_trans_model|clk_t    ; state_trans_model:u0_state_trans_model|clk_t ; 2.131             ;
; state_trans_model:u0_state_trans_model|state[2] ; led_module:u2_led_module|led[22]             ; 0.031             ;
+-------------------------------------------------+----------------------------------------------+-------------------+
Note: This table only shows the top 2 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE6F17C8 for design "traffic_led"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 24 pins of 46 total pins
    Info (169086): Pin bit[6] not assigned to an exact location on the device
    Info (169086): Pin bit[7] not assigned to an exact location on the device
    Info (169086): Pin led[0] not assigned to an exact location on the device
    Info (169086): Pin led[1] not assigned to an exact location on the device
    Info (169086): Pin led[2] not assigned to an exact location on the device
    Info (169086): Pin led[3] not assigned to an exact location on the device
    Info (169086): Pin led[4] not assigned to an exact location on the device
    Info (169086): Pin led[5] not assigned to an exact location on the device
    Info (169086): Pin led[6] not assigned to an exact location on the device
    Info (169086): Pin led[7] not assigned to an exact location on the device
    Info (169086): Pin led[8] not assigned to an exact location on the device
    Info (169086): Pin led[9] not assigned to an exact location on the device
    Info (169086): Pin led[10] not assigned to an exact location on the device
    Info (169086): Pin led[11] not assigned to an exact location on the device
    Info (169086): Pin led[12] not assigned to an exact location on the device
    Info (169086): Pin led[13] not assigned to an exact location on the device
    Info (169086): Pin led[14] not assigned to an exact location on the device
    Info (169086): Pin led[15] not assigned to an exact location on the device
    Info (169086): Pin led[16] not assigned to an exact location on the device
    Info (169086): Pin led[17] not assigned to an exact location on the device
    Info (169086): Pin led[18] not assigned to an exact location on the device
    Info (169086): Pin led[19] not assigned to an exact location on the device
    Info (169086): Pin led[20] not assigned to an exact location on the device
    Info (169086): Pin key[0] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'traffic_led.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node state_trans_model:u0_state_trans_model|clk_t 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node state_trans_model:u0_state_trans_model|clk_t~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 1 input, 23 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.50 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/trafficled/output_files/traffic_led.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4963 megabytes
    Info: Processing ended: Mon Jul 04 19:18:13 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/trafficled/output_files/traffic_led.fit.smsg.


