

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9'
================================================================
* Date:           Wed Jan  3 23:38:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.377 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1602|     1602|  16.020 us|  16.020 us|  1602|  1602|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_692_8_VITIS_LOOP_693_9  |     1600|     1600|         1|          1|          1|  1600|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.37>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1"   --->   Operation 5 'alloca' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten23"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %i_13"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i11 %indvar_flatten23" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 11 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.88ns)   --->   "%icmp_ln692 = icmp_eq  i11 %indvar_flatten23_load, i11 1600" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 13 'icmp' 'icmp_ln692' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%add_ln692_1 = add i11 %indvar_flatten23_load, i11 1" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 14 'add' 'add_ln692_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln692 = br i1 %icmp_ln692, void %.preheader7, void %.preheader6.preheader.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 15 'br' 'br_ln692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [DynMap/DynMap_4HLS.cpp:693]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_13_load = load i7 %i_13" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 17 'load' 'i_13_load' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.31ns)   --->   "%add_ln692 = add i7 %i_13_load, i7 1" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 18 'add' 'add_ln692' <Predicate = (!icmp_ln692)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_692_8_VITIS_LOOP_693_9_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1600, i64 1600, i64 1600"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%icmp_ln693 = icmp_eq  i5 %j_load, i5 16" [DynMap/DynMap_4HLS.cpp:693]   --->   Operation 21 'icmp' 'icmp_ln693' <Predicate = (!icmp_ln692)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns)   --->   "%select_ln692 = select i1 %icmp_ln693, i5 0, i5 %j_load" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 22 'select' 'select_ln692' <Predicate = (!icmp_ln692)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%select_ln692_1 = select i1 %icmp_ln693, i7 %add_ln692, i7 %i_13_load" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 23 'select' 'select_ln692_1' <Predicate = (!icmp_ln692)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln692_1, i4 0" [DynMap/DynMap_4HLS.cpp:694]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln694 = zext i5 %select_ln692" [DynMap/DynMap_4HLS.cpp:694]   --->   Operation 26 'zext' 'zext_ln694' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.48ns)   --->   "%add_ln694 = add i11 %tmp_s, i11 %zext_ln694" [DynMap/DynMap_4HLS.cpp:694]   --->   Operation 27 'add' 'add_ln694' <Predicate = (!icmp_ln692)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln694_1 = zext i11 %add_ln694" [DynMap/DynMap_4HLS.cpp:694]   --->   Operation 28 'zext' 'zext_ln694_1' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%placement_dynamic_occupy_addr = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %zext_ln694_1" [DynMap/DynMap_4HLS.cpp:694]   --->   Operation 29 'getelementptr' 'placement_dynamic_occupy_addr' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_57" [DynMap/DynMap_4HLS.cpp:693]   --->   Operation 30 'specloopname' 'specloopname_ln693' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.77ns)   --->   "%store_ln694 = store i1 0, i11 %placement_dynamic_occupy_addr" [DynMap/DynMap_4HLS.cpp:694]   --->   Operation 31 'store' 'store_ln694' <Predicate = (!icmp_ln692)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%add_ln693 = add i5 %select_ln692, i5 1" [DynMap/DynMap_4HLS.cpp:693]   --->   Operation 32 'add' 'add_ln693' <Predicate = (!icmp_ln692)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln692 = store i11 %add_ln692_1, i11 %indvar_flatten23" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 33 'store' 'store_ln692' <Predicate = (!icmp_ln692)> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln692 = store i7 %select_ln692_1, i7 %i_13" [DynMap/DynMap_4HLS.cpp:692]   --->   Operation 34 'store' 'store_ln692' <Predicate = (!icmp_ln692)> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln693 = store i5 %add_ln693, i5 %j" [DynMap/DynMap_4HLS.cpp:693]   --->   Operation 35 'store' 'store_ln693' <Predicate = (!icmp_ln692)> <Delay = 1.29>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln692)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i_13_load', DynMap/DynMap_4HLS.cpp:692) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln692', DynMap/DynMap_4HLS.cpp:692) [18]  (1.32 ns)
	'select' operation ('select_ln692_1', DynMap/DynMap_4HLS.cpp:692) [23]  (0.808 ns)
	'add' operation ('add_ln694', DynMap/DynMap_4HLS.cpp:694) [27]  (1.48 ns)
	'getelementptr' operation ('placement_dynamic_occupy_addr', DynMap/DynMap_4HLS.cpp:694) [29]  (0 ns)
	'store' operation ('store_ln694', DynMap/DynMap_4HLS.cpp:694) of constant 0 on array 'placement_dynamic_occupy' [31]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
