

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Nov 10 23:51:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Folded_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.629 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      200|      200|  2.000 us|  2.000 us|  196|  196|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |      198|      198|         5|          1|          1|   195|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      87|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|     114|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     1|     114|     164|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+----------------+
    |             Instance            |            Module            |   Expression   |
    +---------------------------------+------------------------------+----------------+
    |am_addmul_16s_16s_14s_31_4_1_U1  |am_addmul_16s_16s_14s_31_4_1  |  (i0 + i1) * i2|
    +---------------------------------+------------------------------+----------------+

    * Memory: 
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |b_FIR_U  |FIR_HLS_Pipeline_VITIS_LOOP_26_1_b_FIR_ROM_AUTO_1R  |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                    |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |FIR_accu32_1_fu_166_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_fu_112_p2      |         +|   0|  0|  15|           8|           1|
    |sub_ln27_fu_128_p2      |         -|   0|  0|  16|           8|           9|
    |icmp_ln26_fu_106_p2     |      icmp|   0|  0|  15|           8|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  87|          57|          51|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |FIR_accu32_fu_40         |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    8|         16|
    |i_fu_44                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |FIR_accu32_fu_40                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   8|   0|    8|          0|
    |icmp_ln26_reg_205                 |   1|   0|    1|          0|
    |icmp_ln26_reg_205                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 114|  32|   51|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|FIR_accu32_out         |  out|   32|      ap_vld|                    FIR_accu32_out|       pointer|
|FIR_accu32_out_ap_vld  |  out|    1|      ap_vld|                    FIR_accu32_out|       pointer|
|H_filter_FIR_address0  |  out|    9|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_ce0       |  out|    1|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_q0        |   in|   16|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_address1  |  out|    9|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_ce1       |  out|    1|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_q1        |   in|   16|   ap_memory|                      H_filter_FIR|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

