/*******************************************************************************
 *
 *                Copyright (C), NXP Semiconductors
 *
 *                   (C) NXP Semiconductors
 *     All rights are reserved. Reproduction in whole or in part is
 *    prohibited without the written consent of the copyright owner.
 * NXP reserves the right to make changes without notice at any time.
 * NXP makes no warranty, expressed, implied or statutory, including but
 * not limited to any implied warranty of merchantability or fitness for any
 * particular purpose, or that the use will not infringe any third party patent,
 * copyright or trademark. NXP must not be liable for any loss or damage
 *                        arising from its use.
 *
 * *//** \file
 *
 * $Author: Purnank H G (ing05193) $
 * $Revision: 13872 $ (v04.13.00)
 * $Date: 2015-07-16 14:29:05 +0530 (Thu, 16 Jul 2015) $
 *
 *******************************************************************************/
#ifndef PN7462AU_IP_CTIP_H_INCLUDED_RORW
#define PN7462AU_IP_CTIP_H_INCLUDED_RORW

#define CT_SSR_REG_R (0UL)
#define CT_SSR_REG_W (0UL)
#define CT_PDRx_LSB_REG_R (0UL)
#define CT_PDRx_LSB_REG_W (0UL)
#define CT_PDRx_MSB_REG_R (0UL)
#define CT_PDRx_MSB_REG_W (0UL)
#define CT_FCR_REG_R (0UL)
#define CT_FCR_REG_W (0UL)
#define CT_GTRx_REG_R (0UL)
#define CT_GTRx_REG_W (0UL)
#define CT_UCR1x_REG_R (0UL)
#define CT_UCR1x_REG_W (0UL)
#define CT_UCR2x_REG_R (0UL)
#define CT_UCR2x_REG_W (0UL)
#define CT_CCRx_REG_R (0UL)
#define CT_CCRx_REG_W (0UL)
#define CT_PCR_REG_R (0UL)
#define CT_PCR_REG_W (0UL)
#define CT_ECR_REG_R (0UL)
#define CT_ECR_REG_W (0UL)
#define CT_MCLR_LSB_REG_R (0UL)
#define CT_MCLR_LSB_REG_W (0UL)
#define CT_MCLR_MSB_REG_R (0UL)
#define CT_MCLR_MSB_REG_W (0UL)
#define CT_MCHR_LSB_REG_R (0UL)
#define CT_MCHR_LSB_REG_W (0UL)
#define CT_MCHR_MSB_REG_R (0UL)
#define CT_MCHR_MSB_REG_W (0UL)
#define CT_SRR_REG_R (0UL)
#define CT_SRR_REG_W (0UL)
#define CT_UTR_URR_REG_adr1_R (0UL)
#define CT_UTR_URR_REG_adr1_W (0UL)
#define CT_UTR_URR_REG_adr2_R (0UL)
#define CT_UTR_URR_REG_adr2_W (0UL)
#define CT_UTR_URR_REG_adr3_R (0UL)
#define CT_UTR_URR_REG_adr3_W (0UL)
#define CT_UTR_URR_REG_adr4_R (0UL)
#define CT_UTR_URR_REG_adr4_W (0UL)
#define CT_TOR1_REG_WO (0UL)
#define CT_TOR1_REG_W (0UL)
#define CT_TOR2_REG_WO (0UL)
#define CT_TOR2_REG_W (0UL)
#define CT_TOR3_REG_WO (0UL)
#define CT_TOR3_REG_W (0UL)
#define CT_TOC_REG_R (0UL)
#define CT_TOC_REG_W (0UL)
#define CT_FSR_REG_R (0UL)
#define CT_MSR_REG_R (0UL)
#define CT_USR1_REG_R (0UL)
#define CT_USR2_REG_R (0UL)
#define CT_TBSEL_REG_R (0UL)
#define CT_TBSEL_REG_W (0UL)
#define CT_TBVAL_REG_R (0UL)
#define CT_TST1_REF_R (0UL)
#define CT_TST1_REF_W (0UL)

#endif /* PN7462AU_IP_CTIP_H_INCLUDED_RORW */
