-- testbench ----------------------------------------------------
Library ieee;
Use ieee.std_logic_1164.all;

Entity tb_template is                 -- keine / leere Schnittstelle
End tb_template;

Architecture behave of tb_template is
Component kombinatorik
	Port( x, y, z : IN  std_logic;
			f, g : OUT std_logic);
End Component;

Signal s_x : std_logic;         -- Input  Stimuli -Signale
Signal s_y : std_logic; -- :='1';
Signal s_z : std_logic;					  
Signal s_f : std_logic;		     -- Output 
Signal s_g : std_logic;		     -- Output

Begin
	dut: kombinatorik            -- Instantiieren des Device Under Test
	Port Map ( x => s_x, y => s_y, z => s_z, f => s_f, g => s_g );
		
	Process
	Begin
		s_x <= '0'; s_y <= '0'; s_z <= '0';
		Wait for 10 ns;
		s_x <= '0'; s_y <= '0'; s_z <= '1';
		Wait for 10 ns;
		s_x <= '0'; s_y <= '1'; s_z <= '0';
		Wait for 10 ns;
		s_x <= '0'; s_y <= '1'; s_z <= '1'; 
		Wait for 10 ns;
		s_x <= '1'; s_y <= '0'; s_z <= '0'; 
		Wait for 10 ns;
		s_x <= '1'; s_y <= '0'; s_z <= '1'; 
		Wait for 10 ns;
		s_x <= '1'; s_y <= '1'; s_z <= '0'; 
		Wait for 10 ns;
		s_x <= '1'; s_y <= '1'; s_z <= '1'; 

		Wait;
	End Process;
		
End behave;