
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[RFC,v2,26/31] KVM: arm64: Emulate TLBI ALLE1(IS) - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [RFC,v2,26/31] KVM: arm64: Emulate TLBI ALLE1(IS)</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=174677">Jintack Lim</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Oct. 3, 2017, 3:11 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1507000273-3735-24-git-send-email-jintack.lim@linaro.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9981517/mbox/"
   >mbox</a>
|
   <a href="/patch/9981517/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9981517/">/patch/9981517/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	837E660384 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 Oct 2017 03:15:40 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 76B302887F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 Oct 2017 03:15:40 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 6B91428882; Tue,  3 Oct 2017 03:15:40 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.5 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,RCVD_IN_DNSWL_HI,RCVD_IN_SORBS_SPAM
	autolearn=unavailable version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 09D4A2887F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 Oct 2017 03:15:40 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751546AbdJCDOe (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 2 Oct 2017 23:14:34 -0400
Received: from mail-it0-f41.google.com ([209.85.214.41]:45095 &quot;EHLO
	mail-it0-f41.google.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751495AbdJCDMI (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 2 Oct 2017 23:12:08 -0400
Received: by mail-it0-f41.google.com with SMTP id x15so9996227itb.0
	for &lt;linux-kernel@vger.kernel.org&gt;;
	Mon, 02 Oct 2017 20:12:08 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=GwIjgmGyYytntsQMjHz3GfddpVQgMG9v/6siaXcoTCM=;
	b=CzoltiCdDm/aeN0Vvl9lBSUUwW9Oqtk3oEWMIbeLXEXPDchlaZ+nHJ4ao4HLaN+pJQ
	HmTKQZL1OX+4RMSCn8KtSk7xU+1aJTH/QjDm8TH7RCVE4DJt4Xgq9dRLWTCSQcH3SGGR
	IvqOf0c5SFBwiWybpJYS4YXgJrA9xwEU6sAZk=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
	:references;
	bh=GwIjgmGyYytntsQMjHz3GfddpVQgMG9v/6siaXcoTCM=;
	b=m5gpjSxbOvYCYqjQzNTTSmX+LEXehcKEx/q3tKAhqfi34be9PYLxNNpuS0VwaZQuRK
	5a4fTNQv3QE0GblwrP/RvUFK85LCzcTrST6sLafLoD1pL6seFvkfAAWbQ8tBA4Y6ftsF
	SoaOGnPj/mUyXjF0asMWLGYK/N6kfmj246FcBKcB+cJVpFcVOEBX+r0siyzisivAu88i
	lHTERHszW0FDTNHTqz/eRgjqHTqdnJwUvOumBeItipR1iQgRpZNa7UgkUfLU4zjTrDA8
	5DW5OdiCVXNHeF7za37OyL3QUThFFRrz8jRFGwTEne+EgO+/fU5xLdQPVJjXynVlthio
	ohcA==
X-Gm-Message-State: AHPjjUiithu0BWiXPAVI+v39J9bgQxYpy9jTjIABVN5tTgG0lo+/uVa0
	3Wd+272/foZfowZbFU19NYqbrQ==
X-Google-Smtp-Source: AOwi7QChTBR5scZ6ObkIGr5hmPRlHv8iySR1OZE7/9RR155JVLk2bQhY3K3S5V0DMDYejP7WNGisow==
X-Received: by 10.36.83.20 with SMTP id n20mr23810404itb.120.1507000327823; 
	Mon, 02 Oct 2017 20:12:07 -0700 (PDT)
Received: from node.jintackl-qv28633.kvmarm-pg0.wisc.cloudlab.us
	(c220g1-031126.wisc.cloudlab.us. [128.104.222.76])
	by smtp.gmail.com with ESMTPSA id
	h84sm5367193iod.72.2017.10.02.20.12.06
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);
	Mon, 02 Oct 2017 20:12:07 -0700 (PDT)
From: Jintack Lim &lt;jintack.lim@linaro.org&gt;
To: christoffer.dall@linaro.org, marc.zyngier@arm.com,
	kvmarm@lists.cs.columbia.edu
Cc: jintack@cs.columbia.edu, pbonzini@redhat.com, rkrcmar@redhat.com,
	catalin.marinas@arm.com, will.deacon@arm.com,
	linux@armlinux.org.uk, mark.rutland@arm.com,
	linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org,
	linux-kernel@vger.kernel.org, Jintack Lim &lt;jintack.lim@linaro.org&gt;
Subject: [RFC PATCH v2 26/31] KVM: arm64: Emulate TLBI ALLE1(IS)
Date: Mon,  2 Oct 2017 22:11:08 -0500
Message-Id: &lt;1507000273-3735-24-git-send-email-jintack.lim@linaro.org&gt;
X-Mailer: git-send-email 1.9.1
In-Reply-To: &lt;1507000273-3735-1-git-send-email-jintack.lim@linaro.org&gt;
References: &lt;1507000273-3735-1-git-send-email-jintack.lim@linaro.org&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=174677">Jintack Lim</a> - Oct. 3, 2017, 3:11 a.m.</div>
<pre class="content">
TLBI ALLE1(IS) instruction invalidates all EL1&amp;0 regime stage 1 and 2
TLB entries (on all PEs in the same Inner Shareable domain). To emulate
these instructions, we first need to clear all the mappings in the
shadow page tables since executing those instructions implies the change
of mappings in the stage 2 page tables maintained by the guest
hypervisor.  We then need to invalidate all EL1&amp;0 regime stage 1 and 2
TLB entries of all VMIDs, which are assigned by the host hypervisor, for
this VM.
<span class="signed-off-by">
Signed-off-by: Jintack Lim &lt;jintack.lim@linaro.org&gt;</span>
---
 arch/arm64/kvm/sys_regs.c | 29 +++++++++++++++++++++++++++--
 1 file changed, 27 insertions(+), 2 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c</span>
<span class="p_header">index a1ae8fb..5a82de9 100644</span>
<span class="p_header">--- a/arch/arm64/kvm/sys_regs.c</span>
<span class="p_header">+++ b/arch/arm64/kvm/sys_regs.c</span>
<span class="p_chunk">@@ -1795,6 +1795,31 @@</span> <span class="p_context"> static bool handle_vae2(struct kvm_vcpu *vcpu, struct sys_reg_params *p,</span>
 	return true;
 }
 
<span class="p_add">+static bool handle_alle1is(struct kvm_vcpu *vcpu, struct sys_reg_params *p,</span>
<span class="p_add">+			   const struct sys_reg_desc *r)</span>
<span class="p_add">+{</span>
<span class="p_add">+	struct kvm_s2_mmu *mmu = &amp;vcpu-&gt;kvm-&gt;arch.mmu;</span>
<span class="p_add">+	u64 vttbr = kvm_get_vttbr(&amp;mmu-&gt;vmid, mmu);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (vcpu-&gt;kvm-&gt;arch.mmu.vmid.vmid_gen) {</span>
<span class="p_add">+		/*</span>
<span class="p_add">+		 * Invalidate the stage 1 and 2 TLB entries for the host OS</span>
<span class="p_add">+		 * in a VM only if there is one.</span>
<span class="p_add">+		 */</span>
<span class="p_add">+		kvm_call_hyp(__kvm_tlb_flush_vmid, vttbr);</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	spin_lock(&amp;vcpu-&gt;kvm-&gt;mmu_lock);</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Clear all mappings in the shadow page tables and invalidate the stage</span>
<span class="p_add">+	 * 1 and 2 TLB entries via kvm_tlb_flush_vmid_ipa().</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	kvm_nested_s2_clear(vcpu-&gt;kvm);</span>
<span class="p_add">+	spin_unlock(&amp;vcpu-&gt;kvm-&gt;mmu_lock);</span>
<span class="p_add">+</span>
<span class="p_add">+	return true;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 /*
  * AT instruction emulation
  *
<span class="p_chunk">@@ -1880,14 +1905,14 @@</span> <span class="p_context"> static bool handle_vae2(struct kvm_vcpu *vcpu, struct sys_reg_params *p,</span>
 	SYS_INSN_TO_DESC(TLBI_IPAS2LE1IS, NULL, NULL),
 	SYS_INSN_TO_DESC(TLBI_ALLE2IS, handle_alle2is, NULL),
 	SYS_INSN_TO_DESC(TLBI_VAE2IS, handle_vae2, NULL),
<span class="p_del">-	SYS_INSN_TO_DESC(TLBI_ALLE1IS, NULL, NULL),</span>
<span class="p_add">+	SYS_INSN_TO_DESC(TLBI_ALLE1IS, handle_alle1is, NULL),</span>
 	SYS_INSN_TO_DESC(TLBI_VALE2IS, handle_vae2, NULL),
 	SYS_INSN_TO_DESC(TLBI_VMALLS12E1IS, NULL, NULL),
 	SYS_INSN_TO_DESC(TLBI_IPAS2E1, NULL, NULL),
 	SYS_INSN_TO_DESC(TLBI_IPAS2LE1, NULL, NULL),
 	SYS_INSN_TO_DESC(TLBI_ALLE2, handle_alle2, NULL),
 	SYS_INSN_TO_DESC(TLBI_VAE2, handle_vae2, NULL),
<span class="p_del">-	SYS_INSN_TO_DESC(TLBI_ALLE1, NULL, NULL),</span>
<span class="p_add">+	SYS_INSN_TO_DESC(TLBI_ALLE1, handle_alle1is, NULL),</span>
 	SYS_INSN_TO_DESC(TLBI_VALE2, handle_vae2, NULL),
 	SYS_INSN_TO_DESC(TLBI_VMALLS12E1, NULL, NULL),
 };

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



