// Seed: 35314246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_9;
  assign module_1.id_6 = 0;
  assign id_1 = id_9;
  assign id_9 = 1'b0;
  generate
    wire id_10;
    ;
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd37,
    parameter id_5 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic _id_5, id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_6,
      id_3,
      id_3,
      id_6,
      id_2,
      id_2
  );
  localparam id_7 = 1;
  wire [id_5 : id_4] id_8;
endmodule
