

================================================================
== Vitis HLS Report for 'vector_add'
================================================================
* Date:           Mon Mar  8 19:44:21 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        vector_add
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        3|        3|         2|          1|          1|     3|       yes|
        |- VITIS_LOOP_16_2  |        3|        3|         1|          1|          1|     3|       yes|
        |- VITIS_LOOP_21_3  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
  Pipeline-1 : II = 1, D = 1, States = { 11 }
  Pipeline-2 : II = 1, D = 2, States = { 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_a_2 = alloca i32 1"   --->   Operation 20 'alloca' 'tmp_a_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_a_2_1 = alloca i32 1"   --->   Operation 21 'alloca' 'tmp_a_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_a_2_2 = alloca i32 1"   --->   Operation 22 'alloca' 'tmp_a_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_b_2 = alloca i32 1"   --->   Operation 23 'alloca' 'tmp_b_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_b_2_1 = alloca i32 1"   --->   Operation 24 'alloca' 'tmp_b_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_b_2_2 = alloca i32 1"   --->   Operation 25 'alloca' 'tmp_b_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 27 [7/7] (7.30ns)   --->   "%empty_14 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 27 'readreq' 'empty_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 28 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 29 [6/7] (7.30ns)   --->   "%empty_14 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 29 'readreq' 'empty_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [5/7] (7.30ns)   --->   "%empty_14 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 31 'readreq' 'empty_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 32 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 33 [4/7] (7.30ns)   --->   "%empty_14 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 33 'readreq' 'empty_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 35 [3/7] (7.30ns)   --->   "%empty_14 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 35 'readreq' 'empty_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 36 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 37 [2/7] (7.30ns)   --->   "%empty_14 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 37 'readreq' 'empty_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 38 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 50, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 50, void @empty_10, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 50, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_4, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 47 [1/7] (7.30ns)   --->   "%empty_14 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b, i32 3" [vector_add/vector_add.cpp:10]   --->   Operation 47 'readreq' 'empty_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [vector_add/vector_add.cpp:10]   --->   Operation 48 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 1.56>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%i = phi i2 0, void, i2 %add_ln10, void %.split6615" [vector_add/vector_add.cpp:12]   --->   Operation 49 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.56ns)   --->   "%add_ln10 = add i2 %i, i2 1" [vector_add/vector_add.cpp:10]   --->   Operation 50 'add' 'add_ln10' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln10 = icmp_eq  i2 %i, i2 3" [vector_add/vector_add.cpp:10]   --->   Operation 52 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 53 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split6, void %.preheader.preheader" [vector_add/vector_add.cpp:10]   --->   Operation 54 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (1.13ns)   --->   "%switch_ln12 = switch i2 %i, void %branch2, i2 0, void %.split6..split6615_crit_edge, i2 1, void %branch1" [vector_add/vector_add.cpp:12]   --->   Operation 55 'switch' 'switch_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [vector_add/vector_add.cpp:10]   --->   Operation 57 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (7.30ns)   --->   "%tmp_a_0 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %a" [vector_add/vector_add.cpp:12]   --->   Operation 58 'read' 'tmp_a_0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 59 [1/1] (7.30ns)   --->   "%tmp_b_0 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %b" [vector_add/vector_add.cpp:13]   --->   Operation 59 'read' 'tmp_b_0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln13 = store i32 %tmp_b_0, i32 %tmp_b_2_1" [vector_add/vector_add.cpp:13]   --->   Operation 60 'store' 'store_ln13' <Predicate = (i == 1)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %tmp_a_0, i32 %tmp_a_2_1" [vector_add/vector_add.cpp:12]   --->   Operation 61 'store' 'store_ln12' <Predicate = (i == 1)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split6615"   --->   Operation 62 'br' 'br_ln0' <Predicate = (i == 1)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %tmp_b_0, i32 %tmp_b_2" [vector_add/vector_add.cpp:12]   --->   Operation 63 'store' 'store_ln12' <Predicate = (i == 0)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %tmp_a_0, i32 %tmp_a_2" [vector_add/vector_add.cpp:12]   --->   Operation 64 'store' 'store_ln12' <Predicate = (i == 0)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split6615" [vector_add/vector_add.cpp:12]   --->   Operation 65 'br' 'br_ln12' <Predicate = (i == 0)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln13 = store i32 %tmp_b_0, i32 %tmp_b_2_2" [vector_add/vector_add.cpp:13]   --->   Operation 66 'store' 'store_ln13' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %tmp_a_0, i32 %tmp_a_2_2" [vector_add/vector_add.cpp:12]   --->   Operation 67 'store' 'store_ln12' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split6615"   --->   Operation 68 'br' 'br_ln0' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.58>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_c_2 = alloca i32 1"   --->   Operation 69 'alloca' 'tmp_c_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_c_2_1 = alloca i32 1"   --->   Operation 70 'alloca' 'tmp_c_2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_c_2_2 = alloca i32 1"   --->   Operation 71 'alloca' 'tmp_c_2_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 11 <SV = 9> <Delay = 4.25>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%i_1 = phi i2 %add_ln16, void %.split423, i2 0, void %.preheader.preheader" [vector_add/vector_add.cpp:18]   --->   Operation 73 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (1.56ns)   --->   "%add_ln16 = add i2 %i_1, i2 1" [vector_add/vector_add.cpp:16]   --->   Operation 74 'add' 'add_ln16' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln16 = icmp_eq  i2 %i_1, i2 3" [vector_add/vector_add.cpp:16]   --->   Operation 76 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 77 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split4, void" [vector_add/vector_add.cpp:16]   --->   Operation 78 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_a_2_load = load i32 %tmp_a_2" [vector_add/vector_add.cpp:18]   --->   Operation 79 'load' 'tmp_a_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_a_2_1_load = load i32 %tmp_a_2_1" [vector_add/vector_add.cpp:18]   --->   Operation 80 'load' 'tmp_a_2_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_a_2_2_load = load i32 %tmp_a_2_2" [vector_add/vector_add.cpp:18]   --->   Operation 81 'load' 'tmp_a_2_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_b_2_load = load i32 %tmp_b_2" [vector_add/vector_add.cpp:18]   --->   Operation 82 'load' 'tmp_b_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_b_2_1_load = load i32 %tmp_b_2_1" [vector_add/vector_add.cpp:18]   --->   Operation 83 'load' 'tmp_b_2_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_b_2_2_load = load i32 %tmp_b_2_2" [vector_add/vector_add.cpp:18]   --->   Operation 84 'load' 'tmp_b_2_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [vector_add/vector_add.cpp:16]   --->   Operation 85 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (1.70ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %tmp_a_2_load, i32 %tmp_a_2_1_load, i32 %tmp_a_2_2_load, i2 %i_1" [vector_add/vector_add.cpp:18]   --->   Operation 86 'mux' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (1.70ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %tmp_b_2_load, i32 %tmp_b_2_1_load, i32 %tmp_b_2_2_load, i2 %i_1" [vector_add/vector_add.cpp:18]   --->   Operation 87 'mux' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (2.55ns)   --->   "%tmp_c_0 = add i32 %tmp_1, i32 %tmp" [vector_add/vector_add.cpp:18]   --->   Operation 88 'add' 'tmp_c_0' <Predicate = (!icmp_ln16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (1.13ns)   --->   "%switch_ln18 = switch i2 %i_1, void %branch8, i2 0, void %.split4..split423_crit_edge, i2 1, void %branch7" [vector_add/vector_add.cpp:18]   --->   Operation 89 'switch' 'switch_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.13>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln18 = store i32 %tmp_c_0, i32 %tmp_c_2_1" [vector_add/vector_add.cpp:18]   --->   Operation 90 'store' 'store_ln18' <Predicate = (!icmp_ln16 & i_1 == 1)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split423" [vector_add/vector_add.cpp:18]   --->   Operation 91 'br' 'br_ln18' <Predicate = (!icmp_ln16 & i_1 == 1)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln18 = store i32 %tmp_c_0, i32 %tmp_c_2" [vector_add/vector_add.cpp:18]   --->   Operation 92 'store' 'store_ln18' <Predicate = (!icmp_ln16 & i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split423" [vector_add/vector_add.cpp:18]   --->   Operation 93 'br' 'br_ln18' <Predicate = (!icmp_ln16 & i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln18 = store i32 %tmp_c_0, i32 %tmp_c_2_2" [vector_add/vector_add.cpp:18]   --->   Operation 94 'store' 'store_ln18' <Predicate = (!icmp_ln16 & i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split423" [vector_add/vector_add.cpp:18]   --->   Operation 95 'br' 'br_ln18' <Predicate = (!icmp_ln16 & i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 97 [1/1] (7.30ns)   --->   "%empty_17 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %c, i32 3" [vector_add/vector_add.cpp:21]   --->   Operation 97 'writereq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln21 = br void" [vector_add/vector_add.cpp:21]   --->   Operation 98 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>

State 13 <SV = 11> <Delay = 1.70>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%i_2 = phi i2 %add_ln21, void %.split, i2 0, void" [vector_add/vector_add.cpp:23]   --->   Operation 99 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %i_2, i2 1" [vector_add/vector_add.cpp:21]   --->   Operation 100 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i_2, i2 3" [vector_add/vector_add.cpp:21]   --->   Operation 102 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 103 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void" [vector_add/vector_add.cpp:21]   --->   Operation 104 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_c_2_load = load i32 %tmp_c_2" [vector_add/vector_add.cpp:23]   --->   Operation 105 'load' 'tmp_c_2_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_c_2_1_load = load i32 %tmp_c_2_1" [vector_add/vector_add.cpp:23]   --->   Operation 106 'load' 'tmp_c_2_1_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_c_2_2_load = load i32 %tmp_c_2_2" [vector_add/vector_add.cpp:23]   --->   Operation 107 'load' 'tmp_c_2_2_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (1.70ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %tmp_c_2_load, i32 %tmp_c_2_1_load, i32 %tmp_c_2_2_load, i2 %i_2" [vector_add/vector_add.cpp:23]   --->   Operation 108 'mux' 'tmp_2' <Predicate = (!icmp_ln21)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [vector_add/vector_add.cpp:21]   --->   Operation 109 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (7.30ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %c, i32 %tmp_2, i4 15" [vector_add/vector_add.cpp:23]   --->   Operation 110 'write' 'write_ln23' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 112 [5/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c" [vector_add/vector_add.cpp:25]   --->   Operation 112 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 113 [4/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c" [vector_add/vector_add.cpp:25]   --->   Operation 113 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 114 [3/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c" [vector_add/vector_add.cpp:25]   --->   Operation 114 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 115 [2/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c" [vector_add/vector_add.cpp:25]   --->   Operation 115 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 116 [1/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c" [vector_add/vector_add.cpp:25]   --->   Operation 116 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [vector_add/vector_add.cpp:25]   --->   Operation 117 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_a_2           (alloca           ) [ 00111111111100000000]
tmp_a_2_1         (alloca           ) [ 00111111111100000000]
tmp_a_2_2         (alloca           ) [ 00111111111100000000]
tmp_b_2           (alloca           ) [ 00111111111100000000]
tmp_b_2_1         (alloca           ) [ 00111111111100000000]
tmp_b_2_2         (alloca           ) [ 00111111111100000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
empty             (readreq          ) [ 00000000000000000000]
empty_14          (readreq          ) [ 00000000000000000000]
br_ln10           (br               ) [ 00000001110000000000]
i                 (phi              ) [ 00000000110000000000]
add_ln10          (add              ) [ 00000001110000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000]
icmp_ln10         (icmp             ) [ 00000000110000000000]
empty_15          (speclooptripcount) [ 00000000000000000000]
br_ln10           (br               ) [ 00000000000000000000]
switch_ln12       (switch           ) [ 00000000000000000000]
br_ln0            (br               ) [ 00000001110000000000]
specloopname_ln10 (specloopname     ) [ 00000000000000000000]
tmp_a_0           (read             ) [ 00000000000000000000]
tmp_b_0           (read             ) [ 00000000000000000000]
store_ln13        (store            ) [ 00000000000000000000]
store_ln12        (store            ) [ 00000000000000000000]
br_ln0            (br               ) [ 00000000000000000000]
store_ln12        (store            ) [ 00000000000000000000]
store_ln12        (store            ) [ 00000000000000000000]
br_ln12           (br               ) [ 00000000000000000000]
store_ln13        (store            ) [ 00000000000000000000]
store_ln12        (store            ) [ 00000000000000000000]
br_ln0            (br               ) [ 00000000000000000000]
tmp_c_2           (alloca           ) [ 00000000000111100000]
tmp_c_2_1         (alloca           ) [ 00000000000111100000]
tmp_c_2_2         (alloca           ) [ 00000000000111100000]
br_ln0            (br               ) [ 00000000001100000000]
i_1               (phi              ) [ 00000000000100000000]
add_ln16          (add              ) [ 00000000001100000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000]
icmp_ln16         (icmp             ) [ 00000000000100000000]
empty_16          (speclooptripcount) [ 00000000000000000000]
br_ln16           (br               ) [ 00000000000000000000]
tmp_a_2_load      (load             ) [ 00000000000000000000]
tmp_a_2_1_load    (load             ) [ 00000000000000000000]
tmp_a_2_2_load    (load             ) [ 00000000000000000000]
tmp_b_2_load      (load             ) [ 00000000000000000000]
tmp_b_2_1_load    (load             ) [ 00000000000000000000]
tmp_b_2_2_load    (load             ) [ 00000000000000000000]
specloopname_ln16 (specloopname     ) [ 00000000000000000000]
tmp               (mux              ) [ 00000000000000000000]
tmp_1             (mux              ) [ 00000000000000000000]
tmp_c_0           (add              ) [ 00000000000000000000]
switch_ln18       (switch           ) [ 00000000000000000000]
store_ln18        (store            ) [ 00000000000000000000]
br_ln18           (br               ) [ 00000000000000000000]
store_ln18        (store            ) [ 00000000000000000000]
br_ln18           (br               ) [ 00000000000000000000]
store_ln18        (store            ) [ 00000000000000000000]
br_ln18           (br               ) [ 00000000000000000000]
br_ln0            (br               ) [ 00000000001100000000]
empty_17          (writereq         ) [ 00000000000000000000]
br_ln21           (br               ) [ 00000000000011100000]
i_2               (phi              ) [ 00000000000001000000]
add_ln21          (add              ) [ 00000000000011100000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000]
icmp_ln21         (icmp             ) [ 00000000000001100000]
empty_18          (speclooptripcount) [ 00000000000000000000]
br_ln21           (br               ) [ 00000000000000000000]
tmp_c_2_load      (load             ) [ 00000000000000000000]
tmp_c_2_1_load    (load             ) [ 00000000000000000000]
tmp_c_2_2_load    (load             ) [ 00000000000000000000]
tmp_2             (mux              ) [ 00000000000001100000]
specloopname_ln21 (specloopname     ) [ 00000000000000000000]
write_ln23        (write            ) [ 00000000000000000000]
br_ln0            (br               ) [ 00000000000011100000]
empty_19          (writeresp        ) [ 00000000000000000000]
ret_ln25          (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_a_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_a_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_a_2_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_a_2_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_a_2_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_a_2_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_b_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_b_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_b_2_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_b_2_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_b_2_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_b_2_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_c_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_c_2/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_c_2_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_c_2_1/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_c_2_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_c_2_2/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_a_0_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a_0/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_b_0_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_b_0/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_17/12 empty_19/15 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln23_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/14 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_2_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln10_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln13_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="8"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln12_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="8"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln12_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="8"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln12_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="8"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln13_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="8"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln12_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="8"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln16_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln16_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_a_2_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="9"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_a_2_load/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_a_2_1_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="9"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_a_2_1_load/11 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_a_2_2_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="9"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_a_2_2_load/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_b_2_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="9"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_b_2_load/11 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_b_2_1_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="9"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_b_2_1_load/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_b_2_2_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="9"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_b_2_2_load/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="32" slack="0"/>
<pin id="271" dir="0" index="4" bw="2" slack="0"/>
<pin id="272" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="32" slack="0"/>
<pin id="283" dir="0" index="4" bw="2" slack="0"/>
<pin id="284" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_c_0_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_c_0/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln18_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln18_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln18_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/11 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln21_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/13 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln21_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/13 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_c_2_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="3"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_c_2_load/13 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_c_2_1_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="3"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_c_2_1_load/13 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_c_2_2_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="3"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_c_2_2_load/13 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="0" index="3" bw="32" slack="0"/>
<pin id="337" dir="0" index="4" bw="2" slack="0"/>
<pin id="338" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_a_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="8"/>
<pin id="346" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_a_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_a_2_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="8"/>
<pin id="352" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_a_2_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_a_2_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="8"/>
<pin id="358" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_a_2_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_b_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="8"/>
<pin id="364" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_b_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_b_2_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="8"/>
<pin id="370" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_b_2_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_b_2_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="8"/>
<pin id="376" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_b_2_2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln10_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln10_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_c_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_c_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_c_2_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_c_2_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_c_2_2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_c_2_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln16_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="415" class="1005" name="add_ln21_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln21_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="164" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="164" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="136" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="130" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="136" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="130" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="136" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="130" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="176" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="176" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="248" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="251" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="254" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="277"><net_src comp="176" pin="4"/><net_sink comp="266" pin=4"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="257" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="260" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="263" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="289"><net_src comp="176" pin="4"/><net_sink comp="278" pin=4"/></net>

<net id="294"><net_src comp="278" pin="5"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="266" pin="5"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="290" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="290" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="187" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="187" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="323" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="326" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="329" pin="1"/><net_sink comp="332" pin=3"/></net>

<net id="343"><net_src comp="187" pin="4"/><net_sink comp="332" pin=4"/></net>

<net id="347"><net_src comp="78" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="353"><net_src comp="82" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="359"><net_src comp="86" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="365"><net_src comp="90" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="371"><net_src comp="94" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="377"><net_src comp="98" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="383"><net_src comp="194" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="388"><net_src comp="200" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="102" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="398"><net_src comp="106" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="404"><net_src comp="110" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="410"><net_src comp="236" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="418"><net_src comp="311" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="423"><net_src comp="317" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="332" pin="5"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {12 14 15 16 17 18 19 }
 - Input state : 
	Port: vector_add : a | {1 2 3 4 5 6 7 9 }
	Port: vector_add : b | {1 2 3 4 5 6 7 9 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		add_ln10 : 1
		icmp_ln10 : 1
		br_ln10 : 2
		switch_ln12 : 1
	State 9
	State 10
	State 11
		add_ln16 : 1
		icmp_ln16 : 1
		br_ln16 : 2
		tmp : 1
		tmp_1 : 1
		tmp_c_0 : 2
		switch_ln18 : 1
		store_ln18 : 3
		store_ln18 : 3
		store_ln18 : 3
	State 12
	State 13
		add_ln21 : 1
		icmp_ln21 : 1
		br_ln21 : 2
		tmp_2 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln10_fu_194     |    0    |    10   |
|    add   |     add_ln16_fu_236     |    0    |    10   |
|          |      tmp_c_0_fu_290     |    0    |    39   |
|          |     add_ln21_fu_311     |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_266       |    0    |    14   |
|    mux   |       tmp_1_fu_278      |    0    |    14   |
|          |       tmp_2_fu_332      |    0    |    14   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln10_fu_200    |    0    |    8    |
|   icmp   |     icmp_ln16_fu_242    |    0    |    8    |
|          |     icmp_ln21_fu_317    |    0    |    8    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_114   |    0    |    0    |
|          |    grp_readreq_fu_122   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |   tmp_a_0_read_fu_130   |    0    |    0    |
|          |   tmp_b_0_read_fu_136   |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_142  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln23_write_fu_150 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   135   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln10_reg_380|    2   |
| add_ln16_reg_407|    2   |
| add_ln21_reg_415|    2   |
|   i_1_reg_172   |    2   |
|   i_2_reg_183   |    2   |
|    i_reg_160    |    2   |
|icmp_ln10_reg_385|    1   |
|icmp_ln21_reg_420|    1   |
|  tmp_2_reg_424  |   32   |
|tmp_a_2_1_reg_350|   32   |
|tmp_a_2_2_reg_356|   32   |
| tmp_a_2_reg_344 |   32   |
|tmp_b_2_1_reg_368|   32   |
|tmp_b_2_2_reg_374|   32   |
| tmp_b_2_reg_362 |   32   |
|tmp_c_2_1_reg_395|   32   |
|tmp_c_2_2_reg_401|   32   |
| tmp_c_2_reg_389 |   32   |
+-----------------+--------+
|      Total      |   334  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
|       i_reg_160      |  p0  |   2  |   2  |    4   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    6   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   135  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   334  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   334  |   144  |
+-----------+--------+--------+--------+
