C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/src/zero_insertion.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/src/zero_insertion.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity zero_insertion
-- Compiling architecture zero_insertion_arch of zero_insertion

} {} {}}
