# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../4bit binary upcounter.srcs/sources_1/new/4bit binary up counter.vhd" \
"../../../../4bit binary upcounter.srcs/sim_1/new/bin4counter_tb.vhd" \

# Do not sort compile order
nosort
