u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|mov|eax|const_0|	|ret|	|CONS|<Bool|__le__|Extract|31|0|reg_rsi|const_2|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|edx|1|	|jle|const_1|	|mov|eax|const_0|	|ret|	|CONS|<Bool|__gt__|Extract|31|0|reg_rsi|const_2|>	|<Bool|__le__|Extract|31|0|reg_rsi|const_5|>	|<Bool|SLE|Extract|31|0|reg_rdx|const_3|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|edx|1|	|jle|const_1|	|mov|eax|2|	|jmp|const_8|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|sil|const_11|	|or|edx|const_7|	|mov|byte|ptr|rdi|sil|	|mov|byte|ptr|rdi|+|1|dl|	|ret|	|CONS|<Bool|Not|__eq__|Extract|31|7|reg_rsi|const_6|>	|<Bool|__eq__|Extract|31|11|reg_rsi|const_6|>	|<Bool|Not|SLE|Extract|31|0|reg_rdx|const_3|>	|<Bool|__eq__|reg_rdi|const_10|>	|<Bool|__le__|__add__|reg_rdi|const_3|const_6|>	|<Bool|__eq__|__add__|reg_rdi|const_3|const_6|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|esi|const_15|	|ja|const_12|	|lea|eax|rsi|-|const_16|	|cmp|eax|const_5|	|jbe|const_13|	|mov|eax|const_14|	|ret|	|CONS|<Bool|__gt__|Extract|31|0|reg_rsi|const_2|>	|<Bool|__gt__|Extract|31|0|reg_rsi|const_5|>	|<Bool|__le__|Extract|31|0|reg_rsi|const_15|>	|<Bool|__le__|Extract|31|0|__add__|reg_rsi|const_17|const_5|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|esi|const_15|	|ja|const_12|	|cmp|esi|const_18|	|ja|const_13|	|mov|eax|const_14|	|ret|	|CONS|<Bool|__gt__|Extract|31|0|reg_rsi|const_2|>	|<Bool|__gt__|Extract|31|0|reg_rsi|const_5|>	|<Bool|__gt__|Extract|31|0|reg_rsi|const_15|>	|<Bool|__gt__|Extract|31|0|reg_rsi|const_18|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|esi|const_15|	|ja|const_12|	|lea|eax|rsi|-|const_16|	|cmp|eax|const_5|	|jbe|const_13|	|cmp|edx|2|	|jle|const_1|	|mov|eax|const_0|	|ret|	|CONS|<Bool|__gt__|Extract|31|0|reg_rsi|const_2|>	|<Bool|__gt__|Extract|31|0|reg_rsi|const_5|>	|<Bool|__le__|Extract|31|0|reg_rsi|const_15|>	|<Bool|__gt__|Extract|31|0|__add__|reg_rsi|const_17|const_5|>	|<Bool|SLE|Extract|31|0|reg_rdx|const_19|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|esi|const_15|	|ja|const_12|	|cmp|esi|const_18|	|ja|const_13|	|cmp|edx|3|	|jle|const_1|	|mov|eax|const_0|	|ret|	|CONS|<Bool|__gt__|Extract|31|0|reg_rsi|const_2|>	|<Bool|__gt__|Extract|31|0|reg_rsi|const_5|>	|<Bool|__gt__|Extract|31|0|reg_rsi|const_15|>	|<Bool|__le__|Extract|31|0|reg_rsi|const_18|>	|<Bool|SLE|Extract|31|0|reg_rdx|const_20|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|esi|const_15|	|ja|const_12|	|lea|eax|rsi|-|const_16|	|cmp|eax|const_5|	|jbe|const_13|	|cmp|edx|2|	|jle|const_1|	|mov|eax|3|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|esi|const_22|	|or|edx|const_7|	|mov|byte|ptr|rdi|+|2|dl|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|sil|const_11|	|or|edx|const_7|	|mov|byte|ptr|rdi|sil|	|mov|byte|ptr|rdi|+|1|dl|	|ret|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|esi|const_22|	|or|edx|const_7|	|mov|byte|ptr|rdi|+|2|dl|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|sil|const_11|	|or|edx|const_7|	|mov|byte|ptr|rdi|sil|	|mov|byte|ptr|rdi|+|1|dl|	|ret|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|sil|const_11|	|or|edx|const_7|	|mov|byte|ptr|rdi|sil|	|mov|byte|ptr|rdi|+|1|dl|	|ret|	|CONS|<Bool|Not|__eq__|Extract|31|11|reg_rsi|const_6|>	|<Bool|__eq__|Extract|31|16|reg_rsi|const_6|>	|<Bool|Not|__eq__|Extract|31|11|__add__|const_23|Extract|31|0|reg_rsi|const_6|>	|<Bool|Not|SLE|Extract|31|0|reg_rdx|const_19|>	|<Bool|__eq__|reg_rdi|const_24|>	|<Bool|__le__|__add__|reg_rdi|const_3|const_21|>	|<Bool|__eq__|__add__|reg_rdi|const_3|const_21|>	,DUM
u8|uctomb|aux DUM,cmp|esi|const_2|	|jbe|const_1|	|cmp|esi|const_5|	|jbe|const_4|	|cmp|esi|const_15|	|ja|const_12|	|cmp|esi|const_18|	|ja|const_13|	|cmp|edx|3|	|jle|const_1|	|mov|eax|esi|	|shr|esi|6|	|and|eax|const_9|	|or|esi|const_25|	|or|eax|const_7|	|mov|byte|ptr|rdi|+|3|al|	|mov|eax|4|	|jmp|const_26|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|esi|const_22|	|or|edx|const_7|	|mov|byte|ptr|rdi|+|2|dl|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|sil|const_11|	|or|edx|const_7|	|mov|byte|ptr|rdi|sil|	|mov|byte|ptr|rdi|+|1|dl|	|ret|	|mov|edx|esi|	|shr|esi|6|	|and|edx|const_9|	|or|sil|const_11|	|or|edx|const_7|	|mov|byte|ptr|rdi|sil|	|mov|byte|ptr|rdi|+|1|dl|	|ret|	|CONS|<Bool|Not|__eq__|Extract|31|16|reg_rsi|const_6|>	|<Bool|__eq__|Extract|31|21|reg_rsi|const_6|>	|<Bool|ULE|Extract|20|0|reg_rsi|const_18|>	|<Bool|Not|SLE|Extract|31|0|reg_rdx|const_20|>	|<Bool|__eq__|reg_rdi|const_27|>	|<Bool|__le__|__add__|reg_rdi|const_3|const_24|>	|<Bool|__eq__|__add__|reg_rdi|const_3|const_24|>	,DUM
