Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\16.1\mi3\mi3.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\16.1\mi3\mi3 --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading mi3/mi3.qsys
Progress: Reading input file
Progress: Adding a [altera_avalon_pio 16.1]
Progress: Parameterizing module a
Progress: Adding b [altera_avalon_pio 16.1]
Progress: Parameterizing module b
Progress: Adding botao [altera_avalon_pio 16.1]
Progress: Parameterizing module botao
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding dips [altera_avalon_pio 16.1]
Progress: Parameterizing module dips
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding produto [altera_avalon_pio 16.1]
Progress: Parameterizing module produto
Progress: Adding quociente [altera_avalon_pio 16.1]
Progress: Parameterizing module quociente
Progress: Adding resto [altera_avalon_pio 16.1]
Progress: Parameterizing module resto
Progress: Adding uart_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mi3.dips: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: mi3.produto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi3.quociente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi3.resto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mi3.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\16.1\mi3\mi3.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\16.1\mi3\mi3\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading mi3/mi3.qsys
Progress: Reading input file
Progress: Adding a [altera_avalon_pio 16.1]
Progress: Parameterizing module a
Progress: Adding b [altera_avalon_pio 16.1]
Progress: Parameterizing module b
Progress: Adding botao [altera_avalon_pio 16.1]
Progress: Parameterizing module botao
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding dips [altera_avalon_pio 16.1]
Progress: Parameterizing module dips
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding produto [altera_avalon_pio 16.1]
Progress: Parameterizing module produto
Progress: Adding quociente [altera_avalon_pio 16.1]
Progress: Parameterizing module quociente
Progress: Adding resto [altera_avalon_pio 16.1]
Progress: Parameterizing module resto
Progress: Adding uart_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mi3.dips: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: mi3.produto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi3.quociente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi3.resto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mi3.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: mi3: Generating mi3 "mi3" for QUARTUS_SYNTH
Info: a: Starting RTL generation for module 'mi3_a'
Info: a:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_a --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0030_a_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0030_a_gen//mi3_a_component_configuration.pl  --do_build_sim=0  ]
Info: a: Done RTL generation for module 'mi3_a'
Info: a: "mi3" instantiated altera_avalon_pio "a"
Info: botao: Starting RTL generation for module 'mi3_botao'
Info: botao:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_botao --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0031_botao_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0031_botao_gen//mi3_botao_component_configuration.pl  --do_build_sim=0  ]
Info: botao: Done RTL generation for module 'mi3_botao'
Info: botao: "mi3" instantiated altera_avalon_pio "botao"
Info: dips: Starting RTL generation for module 'mi3_dips'
Info: dips:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_dips --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0032_dips_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0032_dips_gen//mi3_dips_component_configuration.pl  --do_build_sim=0  ]
Info: dips: Done RTL generation for module 'mi3_dips'
Info: dips: "mi3" instantiated altera_avalon_pio "dips"
Info: jtag_uart_0: Starting RTL generation for module 'mi3_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mi3_jtag_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0033_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0033_jtag_uart_0_gen//mi3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'mi3_jtag_uart_0'
Info: jtag_uart_0: "mi3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "mi3" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'mi3_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mi3_onchip_memory2_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0034_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0034_onchip_memory2_0_gen//mi3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'mi3_onchip_memory2_0'
Info: onchip_memory2_0: "mi3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: produto: Starting RTL generation for module 'mi3_produto'
Info: produto:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_produto --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0035_produto_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0035_produto_gen//mi3_produto_component_configuration.pl  --do_build_sim=0  ]
Info: produto: Done RTL generation for module 'mi3_produto'
Info: produto: "mi3" instantiated altera_avalon_pio "produto"
Info: uart_0: Starting RTL generation for module 'mi3_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mi3_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0036_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0036_uart_0_gen//mi3_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'mi3_uart_0'
Info: uart_0: "mi3" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mi3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "mi3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "mi3" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'mi3_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mi3_nios2_gen2_0_cpu --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0039_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3452731596218551130.dir/0039_cpu_gen//mi3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.11.30 02:52:48 (*) Starting Nios II generation
Info: cpu: # 2017.11.30 02:52:48 (*)   Checking for plaintext license.
Info: cpu: # 2017.11.30 02:52:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2017.11.30 02:52:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.11.30 02:52:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.11.30 02:52:51 (*)   Plaintext license not found.
Info: cpu: # 2017.11.30 02:52:51 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.11.30 02:52:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2017.11.30 02:52:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.11.30 02:52:54 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.11.30 02:52:54 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.11.30 02:52:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.11.30 02:52:54 (*)   Creating all objects for CPU
Info: cpu: # 2017.11.30 02:52:54 (*)     Testbench
Info: cpu: # 2017.11.30 02:52:55 (*)     Instruction decoding
Info: cpu: # 2017.11.30 02:52:55 (*)       Instruction fields
Info: cpu: # 2017.11.30 02:52:55 (*)       Instruction decodes
Info: cpu: # 2017.11.30 02:52:58 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.11.30 02:52:58 (*)       Instruction controls
Info: cpu: # 2017.11.30 02:52:59 (*)     Pipeline frontend
Info: cpu: # 2017.11.30 02:52:59 (*)     Pipeline backend
Info: cpu: # 2017.11.30 02:53:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.11.30 02:53:20 (*)   Creating encrypted RTL
Info: cpu: # 2017.11.30 02:53:23 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'mi3_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: mi3: Done "mi3" with 33 modules, 52 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
