****** production report begin ******
  Started at: 20241210 083719
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******


INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf
RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.0998994 	V

vcs_pll             	:	0.0499697 	V
vcs_pm_1            	:	0.0500859 	V
vcs_pm_2            	:	0.0500782 	V
vdd_io_clk          	:	0.0498792 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0499002  	V
vcsio_ts            	:	0.049927  	V
vcsio_vs_1          	:	0.0499223  	V
vcsio_vs_2          	:	0.05008  	V
vddio_io_clk        	:	0.0498058  	V
vddio_pll           	:	0.0498836  	V
vddio_rx            	:	0.0499088  	V
vddio_tx            	:	0.0499707  	V
vdd_mux             	:	0.0500795 	V

vss_mux             	:	-0.000118808 	V
vcsio_ef_1          	:	-9.4403e-05 	V
vcsio_ef_2          	:	-1.8219e-05 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 0.757848 	A
Current - vddio_tx 	:	 0.0736026 	mA
Current - vddio_rx 	:	 0.246578 	mA
Current - vdd_mux 	:	 0.0388334 	mA
Current - vss_mux 	:	 0.0767103 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0165062  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0216966  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0229252  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.000891426  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.00857382  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : 0.00638185  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.00215676  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.0164151  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0199598  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.000635764  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : -0.00452724  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.0775906  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.0736026  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 523.229	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.759485  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.759275  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.759376  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.759433  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.759485  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.759397  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.294239  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.759479  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.759593  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.295063  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.29374  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.759332  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.759632  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.759469  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.29374  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.759061  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.759291  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.296886  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.75917  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.295361  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.29507  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.294125  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.759335  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.759288  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.291261  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.294665  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.294691  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.29317  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.759209  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.75917  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.293626  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.759439  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.7594  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.759509  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.759466  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.759377  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.759381  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.759515  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.759458  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.293603  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.293804  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.759308  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.759701  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.759352  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.759389  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.759278  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.759458  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.759392  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.759362  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.294398  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.293367  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.293233  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.294137  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.292999  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.759588  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.759571  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.292237  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.29319  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.293448  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.294055  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.294421  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.759349  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.759497  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.759352  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.759179  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.759288  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.293354  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.294314  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.754664  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.759625  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.759463  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.291033  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.759497  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.295812  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.759371  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.759473  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.759245  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.293934  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.295591  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.295577  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.294336  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.292822  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.759514  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.759345  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.75942  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.75917  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.759437  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.759285  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.75938  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.759645  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.759268  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.295057  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.759645  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.759362  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.759059  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.293688  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.293879  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.29312  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.759392  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.75937  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.759498  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.294056  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.293397  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.759622  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.759352  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.293036  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.293724  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.759515  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.759383  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.294801  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.759063  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.759314  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.759218  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.759332  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.759177  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.294537  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.759632  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.294658  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.759328  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.759157  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.294943  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.759477  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.759352  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.759285  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.759455  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.759288  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.759456  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.759344  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.292993  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.29381  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.293556  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.759622  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.759295  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.29339  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.759389  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.759612  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.294194  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.759236  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.759179  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.293319  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.293335  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.294883  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.29423  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.759473  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.759188  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.759433  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.293991  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.296979  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.759388  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.759365  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.297  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.294195  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.759371  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.759363  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.75961  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.75961  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.29512  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.294524  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.759209  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.759348  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.759627  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.295384  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.759422  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.293505  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.759221  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.295797  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.29367  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.75938  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.759434  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.293006  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.294038  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.75957  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.759457  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.759303  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.759417  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.759474  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.759363  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.759455  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.759455  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.75931  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.294649  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.29494  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.294719  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.292891  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.759268  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.759342  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.759424  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.759395  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.759494  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.75927  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.759449  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.759401  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.29382  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.293903  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.759478  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.759466  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.759534  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.759179  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.759352  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.759611  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.2942  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.293397  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.759275  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.759349  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.759295  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.759446  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.293474  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.293056  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.293595  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.698787  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.759705  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.295591  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.759407  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.759446  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.751846  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.751753  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.751839  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.752031  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.751867  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.752097  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.269517  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.751941  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.751998  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.270104  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.269134  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.751924  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.751919  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.751948  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.269696  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.751428  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.751734  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.269071  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.751869  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.269776  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.267703  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.269973  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.751792  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.751862  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.271007  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.269762  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.269336  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.271178  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.751848  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.751777  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.270236  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.751479  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.75172  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.751762  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.751792  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.751535  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.75152  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.751504  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.751526  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.270247  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.269212  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.7514  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.751933  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.751884  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.751607  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.751542  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.75139  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.751713  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.751582  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.270224  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.269996  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.269561  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.269788  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.270407  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.751933  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.751661  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.269761  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.270337  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.270016  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.269579  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.269462  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.751628  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.751434  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.751735  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.751493  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.751504  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.269819  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.268715  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.748149  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.751477  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.751685  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.270508  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.751548  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.268442  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.751789  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.751895  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.751725  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.269913  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.268783  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.268085  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.270118  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.269574  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.752019  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.751748  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.752075  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.751755  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.752075  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.751479  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.751983  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.751912  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.751479  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.269917  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.75199  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.751618  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.751491  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.270414  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.270167  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.27055  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.75177  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.751735  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.751561  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.269647  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.26917  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.752011  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.751656  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.270703  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.269932  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.751504  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.751412  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.269579  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.75162  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.751867  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.751718  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.751867  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.751691  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.269753  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.751884  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.269177  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.751997  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.751369  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.270552  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.75204  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.751735  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.751593  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.751441  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.751712  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.751614  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.751426  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.271287  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.270487  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.269617  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.751876  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.75177  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.271033  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.751586  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.751525  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.270707  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.751515  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.751436  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.269135  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.269794  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.269845  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.269452  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.751839  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.751668  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.751917  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.270425  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.268329  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.751775  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.75177  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.270316  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.269924  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.751945  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.751883  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.751919  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.752133  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.269184  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.269574  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.751677  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.752019  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.752133  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.269069  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.751848  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.270208  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.751884  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.269868  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.269688  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.751869  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.751627  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.27078  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.269591  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.75182  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.75157  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.751478  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.751649  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.751819  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.751883  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.751463  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.751669  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.751369  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.269853  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.270024  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.270373  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.270593  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.751457  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.751571  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.751778  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.751706  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.751534  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.751548  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.751827  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.751512  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.269572  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.270832  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.751685  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.751827  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.75142  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.751344  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.751507  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.751491  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.269568  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.270593  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.75155  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.75155  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.75177  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.751436  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.270045  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.271211  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.268737  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.751306  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.751477  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.27088  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.751911  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.751721  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.757786 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.757786 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.757387 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.757672 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.757672 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.757672 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.757786 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.757558 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.757842 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.757842 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.757672 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.757615 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.757786 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.757786 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.757672 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.757786 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.757842 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.757444 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.757729 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.757615 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.757899 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.757786 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.757842 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.757729 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200037 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.757768 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.757427 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.757768 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.757768 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.757654 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.757825 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.757825 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.757768 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.757768 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.757882 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.757654 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.757654 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.757711 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.757711 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.757597 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.757711 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.757654 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.757825 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.757825 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.757768 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.757654 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.757939 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.757597 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.757711 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.757825 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.757654 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.757825 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.757654 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.75754 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.75754 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.757654 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.199862 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.757999 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.758055 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.758112 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.757999 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.757999 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.757999 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.757999 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.757714 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.757543 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.757999 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.758055 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.757885 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.757999 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.757942 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.758055 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200319 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.757959 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.758016 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.757902 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.757959 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.757959 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.757902 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.757902 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.757902 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.200266 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.757521 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.757578 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.757578 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.757862 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.757862 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.757805 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.199986 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.757617 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.757845 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.757902 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.757902 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.757902 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.297313 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.757617 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.757617 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.757674 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200039 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.757617 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.757617 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.757617 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.757845 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.757959 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.757674 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.757788 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.75756 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.757731 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.757674 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.200039 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.757578 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.757578 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.757692 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.757919 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.757578 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.757862 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.757919 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.757635 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.757748 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.757805 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.757635 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200385 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.29446 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.293094 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.294061 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.294289 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.295029 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.293663 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.294688 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.293834 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.294745 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.295997 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.295371 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.294289 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.295428 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.295485 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.294631 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.296624 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.293492 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.294916 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.294175 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.294745 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.294175 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.294346 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.295257 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.295599 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.294403 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.294346 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.294346 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.293663 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.294802 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.294745 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.294232 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200228 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.294025 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.295847 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.295163 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.294765 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.294822 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.294651 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.295961 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.295961 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.295562 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.295676 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.294366 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.295277 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.293455 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.295904 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.293512 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.293797 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.29374 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.29505 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.294252 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.295904 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.294537 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.295448 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.294252 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.294139 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.293911 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.29448 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.295562 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.294651 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.294594 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.293797 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.296075 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.200014 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.294182 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.296573 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.295662 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.294182 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.294125 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.293897 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.295036 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.29367 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.296118 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.295719 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.295606 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.294694 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.296061 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.295435 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.296061 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.297086 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.296232 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.294467 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.296118 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.295947 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.293727 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.296118 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.295378 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.295606 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.295492 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.294694 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.294638 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.295947 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.294694 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.295264 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.295606 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.200062 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.294813 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.294756 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.294187 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.293277 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.294415 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.295098 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.294699 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.293561 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.295155 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.29561 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.294073 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.296008 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.293504 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.294756 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.294642 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.29487 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.294415 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.296008 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.294415 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.294244 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.296008 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.295553 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.295041 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.293903 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.294301 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.294187 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.294642 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.293846 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.292878 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.295951 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.293277 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200458 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.295161 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.296413 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.294763 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.294649 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.294421 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.295218 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.295047 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.294308 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.295275 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.294251 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.29334 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.296584 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.294706 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.294934 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.295787 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.294649 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.294478 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.295218 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.296129 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.29647 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.296299 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.295446 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.294706 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.29408 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.29482 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.295446 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.294535 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.294194 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.293511 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.295104 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.294421 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.200064 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.29408 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.293966 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.295446 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.295218 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.29482 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.295104 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.295901 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.29482 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.294478 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.295332 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.295503 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.296413 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.294592 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.293909 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.295503 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.294364 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.293852 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.295218 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.294251 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.294194 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.294934 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.294991 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.294592 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.293682 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.294535 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.294194 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.295389 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.293112 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.294364 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.294023 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.293283 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.19995 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.294421 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.293966 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.293397 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.294877 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.293966 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.293738 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.294308 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.294763 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.294991 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.29573 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.293795 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.295787 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.294934 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.29721 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.294308 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.294364 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.294763 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.294592 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.294364 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.295503 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.296186 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.295275 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.295958 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.296072 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.295787 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.29408 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.293454 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.295844 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.296812 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.295275 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.293966 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200234 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.2942 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.295509 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.295111 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.2942 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.295225 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.29403 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.294087 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.293631 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.294656 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.295566 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.293916 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.296192 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.295339 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.29494 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.293574 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.295396 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.293518 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.295054 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.295908 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.293574 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.295453 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.293518 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.295225 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.294087 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.294997 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.293518 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.295851 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.293859 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.296135 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.295054 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.293859 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.200125 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.292935 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.294358 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.293903 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.293959 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.294927 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.293903 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.294472 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.294472 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.294585 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.294187 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.294415 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.294927 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.294699 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.293789 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.294813 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.29322 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.293675 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.294358 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.294358 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.294358 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.293732 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.295553 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.296293 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.294415 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.295211 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.294016 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.294927 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.294927 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.294529 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.295496 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.294642 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.200173 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.750232 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.750061 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.750403 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.750232 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.75046 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.75046 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.750403 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.750232 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.750403 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.750403 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.750403 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.750517 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.75046 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.75046 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.750403 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199789 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.750004 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.750403 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.75046 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.750232 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.75046 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.750061 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.750232 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.750289 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.75046 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.750232 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.750346 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.750118 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.750118 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.750004 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.750175 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199561 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.750226 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.750113 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.19942 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.199818 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199704 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.270626 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.749714 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.749828 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199761 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.750113 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.749885 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.749942 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.199534 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.749714 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.749714 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.749657 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.749714 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.749828 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.75017 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.749771 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.749771 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.750056 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.749885 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.749999 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.749828 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199818 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.270038 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.270208 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.26981 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.269867 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.270493 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.270265 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.270379 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.270379 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.26981 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.269867 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.271347 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.270892 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.269411 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.270664 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.271803 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.269411 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.270379 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.269981 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.270038 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.270265 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.270835 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.26981 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.269867 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.269981 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.269411 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.270892 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.269411 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.270322 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.270265 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.270265 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.269696 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.200056 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.269476 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.269362 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.269988 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.26959 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.269134 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.269362 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.270216 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.270444 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.271013 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.270558 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.270785 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.271697 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.271298 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.269874 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.271013 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.271355 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.271355 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.269988 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.26976 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.270102 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.269874 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.269704 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.269647 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.270045 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.270501 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.270216 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.269874 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.27033 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.270444 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.271526 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.269874 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.19955 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.270364 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.269908 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.269737 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.27099 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.271047 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.271161 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.270421 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.270876 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.270762 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.271673 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.270819 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.269396 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.271161 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.271787 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.270535 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.269794 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.269737 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.269624 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.269908 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.271218 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.271218 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.269737 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.269908 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.270421 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.269794 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.270819 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.270876 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.271047 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.271332 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.26951 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.271047 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.199988 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.271219 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.270081 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.269113 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.268942 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.270024 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.270251 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.270138 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.269455 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.269967 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.270593 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.270024 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.26991 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.269796 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.26991 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.270991 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.269967 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.270308 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.270081 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.269739 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.26917 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.270194 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.270593 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.269967 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199965 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.270479 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.27065 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.270138 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.269284 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.271447 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.270764 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.269796 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.269227 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.27082 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.271333 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.26991 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.268658 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.271503 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.270764 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.270251 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.269227 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.269455 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.272129 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.269739 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.270707 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.270194 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.269568 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.270593 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.270764 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.270479 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.269796 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199567 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.271154 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.27013 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.270813 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.270642 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.270983 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.270187 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.271325 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.270244 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.269675 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.270813 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.270301 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.269902 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.269845 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.271894 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.270301 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.271268 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.270642 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.270016 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.271154 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.269959 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.27178 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.271382 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.27104 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.270983 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.269788 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.269333 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.27087 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.269504 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.269561 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.270927 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.268593 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199561 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.26991 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.272073 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.270991 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.268885 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.270934 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.27156 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.27065 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.270194 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.270251 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.270536 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.269853 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.269284 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.269739 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.26991 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.270422 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.272755 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.270138 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.269341 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.270536 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.270251 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.269796 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.270365 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.269056 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.271276 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.270138 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.270991 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.270365 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.271333 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.269455 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.19951 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.270544 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.269861 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.271056 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.271056 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.270259 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.27208 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.270714 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.272137 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.270031 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.270316 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.269633 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.270145 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.271796 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.270259 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.271682 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.271283 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.270657 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.271454 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.271511 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.270601 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.269747 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.269007 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.269974 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.270828 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.26969 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.271625 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.269861 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.271113 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.269747 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.270828 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.27134 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199516 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.271503 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.272357 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.271731 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.272243 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.270991 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.271048 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.270764 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.271674 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.272471 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.27065 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.270877 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.270764 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.271048 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.270707 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.270593 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.26991 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.269796 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.270422 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.271447 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.27139 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.270479 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.269398 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.271219 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.269682 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.269853 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.269625 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.270707 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.269398 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.271048 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.269284 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.20099 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


idd_static of dps_core pin
vdd_core 	: 1616.43	mA


IDD_static of dps_0p8 pins
vcs_pll  	: 0.0139856	mA
vcs_pm_1  	: 0.0288047	mA
vcs_pm_2  	: 0.0285714	mA
vdd_io_clk  	: 0.0327413	mA
vdd_pll  	: 0.0326341	mA


IDD_static of dps_1p8 pins
vcsio_pll  	: 0.522504	mA
vcsio_ts  	: 0.00462194	mA
vcsio_vs_1  	: 0.0103338	mA
vcsio_vs_2  	: 0.00610976	mA
vddio_io_clk  	: 0.0994465	mA
vddio_pll  	: 0.0981393	mA
vddio_rx  	: 5.64727	mA
vddio_tx  	: 16.4612	mA

All DPS connected
All DPS disconnected


IDD_dynamic of dps_core pin :
vdd_core 	:  14814	mA


IDD_dynamic of dps_0p8 pins
vcs_pll  	:0.520594	mA
vcs_pm_1  	:0.0437851	mA
vcs_pm_2  	:0.0431644	mA
vdd_io_clk  	:0.0444606	mA
vdd_pll  	:0.0359601	mA


IDD_dynamic of dps_1p8 pins
vcsio_pll  	:1.75541	mA
vcsio_ts  	:0.00462194	mA
vcsio_vs_1  	:0.00638185	mA
vcsio_vs_2  	:0.00215676	mA
vddio_io_clk  	:0.131066	mA
vddio_pll  	:0.109985	mA
vddio_rx  	:7.1512	mA
vddio_tx  	:16.3822	mA
WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_High_Dir Datalog : 

leak_hi_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.021  uA
leak_hi_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.029  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.004  uA
leak_hi_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.032  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.004  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.012  uA
leak_hi_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.025  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.008  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.006  uA
leak_hi_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.02  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0  uA
leak_hi_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.023  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.002  uA
leak_hi_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.008  uA
leak_hi_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.028  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	-0.001  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.007  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.006  uA
leak_hi_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.015  uA
leak_hi_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.023  uA
leak_hi_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.019  uA
leak_hi_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.019  uA
leak_hi_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	0.006  uA
leak_hi_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.028  uA
leak_hi_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_drive_pad_i_0             Meas Value:	-0.01  uA


leak_hi_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.038  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.006  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.007  uA
leak_hi_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.003  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	-0.002  uA
leak_hi_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.003  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.017  uA
leak_hi_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.009  uA
leak_hi_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.035  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	-0.003  uA
leak_hi_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.003  uA
leak_hi_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.007  uA
leak_hi_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.021  uA
leak_hi_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.006  uA
leak_hi_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.003  uA
leak_hi_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.024  uA
leak_hi_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.023  uA
leak_hi_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.011  uA
leak_hi_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.011  uA


leak_hi_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.012  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.027  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.034  uA
leak_hi_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_io_req_pad_data_0         Meas Value:	-0.002  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	0.003  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.017  uA
leak_hi_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.02  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.022  uA
leak_hi_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.011  uA
leak_hi_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.012  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.009  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.005  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.002  uA
leak_hi_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.009  uA
leak_hi_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.035  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	0.004  uA
leak_hi_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.015  uA
leak_hi_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.001  uA
leak_hi_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.004  uA


leak_hi_r_odd_c_odd_io_req_pad_data_17        Meas Value:	0  uA
leak_hi_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.038  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.034  uA
leak_hi_r_odd_c_odd_io_req_pad_data_16        Meas Value:	0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.013  uA
leak_hi_r_odd_c_odd_io_req_pad_data_7         Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.008  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.007  uA
leak_hi_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.015  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.024  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.017  uA
leak_hi_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.026  uA
leak_hi_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.014  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.012  uA
leak_hi_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	-0.002  uA
leak_hi_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.023  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.007  uA
leak_hi_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	0.001  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.019  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.003  uA
leak_hi_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.008  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.01  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.007  uA
leak_hi_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.017  uA
leak_hi_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.013  uA
leak_hi_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.003  uA
leak_hi_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	0.012  uA


WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_Low_Dir Datalog : 

leak_lo_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.028  uA
leak_lo_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.036  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.033  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	-0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.011  uA
leak_lo_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.001  uA
leak_lo_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.012  uA
leak_lo_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.005  uA
leak_lo_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.028  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.001  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.013  uA
leak_lo_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.02  uA
leak_lo_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.005  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.026  uA
leak_lo_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.019  uA
leak_lo_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	0.002  uA
leak_lo_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	0.006  uA
leak_lo_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.023  uA
leak_lo_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.018  uA
leak_lo_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_drive_pad_i_0             Meas Value:	-0.006  uA


leak_lo_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.037  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.008  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.014  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	-0.002  uA
leak_lo_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.001  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.007  uA
leak_lo_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.02  uA
leak_lo_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.011  uA
leak_lo_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.013  uA
leak_lo_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.034  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0  uA
leak_lo_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.007  uA
leak_lo_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.019  uA
leak_lo_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.007  uA
leak_lo_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.007  uA
leak_lo_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.021  uA
leak_lo_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.023  uA
leak_lo_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.01  uA
leak_lo_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.013  uA


leak_lo_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.028  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.035  uA
leak_lo_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.03  uA
leak_lo_r_odd_c_eve_io_req_pad_data_0         Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	-0.001  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.018  uA
leak_lo_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.008  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.004  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	0.001  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.015  uA
leak_lo_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.035  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0.003  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	0.005  uA
leak_lo_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.018  uA
leak_lo_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.005  uA
leak_lo_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.005  uA


leak_lo_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.005  uA
leak_lo_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.037  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.035  uA
leak_lo_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.015  uA
leak_lo_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.027  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.026  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.019  uA
leak_lo_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.018  uA
leak_lo_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.008  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.019  uA
leak_lo_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.024  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.021  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	0  uA
leak_lo_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.014  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.01  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.005  uA
leak_lo_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.008  uA
leak_lo_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.01  uA


All DPS connected
All DPS disconnected


Leakage_High_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_hi_mux_io_req_pad_data_250      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_174      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_200      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_40       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_52       Meas Value: 18.022 uA
leak_hi_mux_io_req_pad_data_56       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_202      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_161      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_42       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_81       Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_47       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_87       Meas Value: 17.942 uA
leak_hi_mux_io_req_pad_data_122      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_131      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_92       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_248      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_184      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_103      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_195      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_119      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_172      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_123      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_168      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_44       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_160      Meas Value: 18.022 uA
leak_hi_mux_io_req_pad_data_89       Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_213      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_249      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_204      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_48       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_163      Meas Value: 17.952 uA


MUX_OUT number :	mux2_out
leak_hi_mux_io_req_pad_data_69       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_121      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_144      Meas Value: 18.034 uA
leak_hi_mux_io_req_pad_data_46       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_155      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_126      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_178      Meas Value: 17.899 uA
leak_hi_mux_io_req_pad_data_162      Meas Value: 18.057 uA
leak_hi_mux_io_req_pad_data_36       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_208      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_115      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_59       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_88       Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_243      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_176      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_203      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_166      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_51       Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_127      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_207      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_90       Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_84       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_83       Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_244      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_93       Meas Value: 18.034 uA
leak_hi_mux_io_req_pad_data_110      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_129      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_224      Meas Value: 17.965 uA
leak_hi_mux_io_req_pad_data_132      Meas Value: 18.039 uA
leak_hi_mux_io_req_pad_data_57       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_120      Meas Value: 18.009 uA


MUX_OUT number :	mux3_out
leak_hi_mux_io_req_pad_data_239      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_191      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_220      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_parity_1      Meas Value: 17.982 uA
leak_hi_mux_io_req_pad_data_108      Meas Value: 17.977 uA
leak_hi_mux_io_req_pad_data_254      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_79       Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_parity_0      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_97       Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_99       Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_212      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_253      Meas Value: 17.977 uA
leak_hi_mux_io_req_pad_data_216      Meas Value: 17.987 uA
leak_hi_mux_io_req_pad_data_227      Meas Value: 18.031 uA
leak_hi_mux_io_req_pad_data_62       Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_148      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_180      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_219      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_165      Meas Value: 17.943 uA
leak_hi_mux_io_req_pad_data_240      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_80       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_125      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_138      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_53       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_43       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_167      Meas Value: 17.953 uA
leak_hi_mux_io_req_pad_data_241      Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_data_251      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_199      Meas Value: 17.987 uA
leak_hi_mux_io_req_pad_data_153      Meas Value: 17.997 uA
leak_hi_mux_io_req_pad_data_38       Meas Value: 17.992 uA


MUX_OUT number :	mux4_out
leak_hi_mux_io_req_pad_data_63       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_135      Meas Value: 18.023 uA
leak_hi_mux_reserved_in_pad_i_11     Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_124      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_171      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_152      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_96       Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_211      Meas Value: 17.983 uA
leak_hi_mux_reserved_in_pad_i_13     Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_177      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_214      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_255      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_141      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_107      Meas Value: 18.03 uA
leak_hi_mux_reserved_in_pad_i_12     Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_245      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_77       Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_114      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_225      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_67       Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_parity_3      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_238      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_237      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_73       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_252      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_234      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_137      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_142      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_118      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_232      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_187      Meas Value: 17.991 uA


MUX_OUT number :	mux5_out
leak_hi_mux_io_req_pad_data_101      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_104      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_181      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_102      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_54       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_170      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_139      Meas Value: 17.957 uA
leak_hi_mux_io_req_pad_data_58       Meas Value: 17.964 uA
leak_hi_mux_io_req_pad_data_182      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_196      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_185      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_130      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_parity_7      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_231      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_data_60       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_117      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_82       Meas Value: 17.957 uA
leak_hi_mux_io_req_pad_data_41       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_140      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_201      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_85       Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_55       Meas Value: 18.044 uA
leak_hi_mux_io_req_pad_data_45       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_175      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_218      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_94       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_134      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_209      Meas Value: 17.979 uA
leak_hi_mux_io_req_pad_parity_8      Meas Value: 18.059 uA
leak_hi_mux_io_req_pad_data_66       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_32       Meas Value: 18.032 uA


MUX_OUT number :	mux6_out
leak_hi_mux_io_req_pad_data_33       Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_197      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_154      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_235      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_186      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_109      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_143      Meas Value: 18.052 uA
leak_hi_mux_io_req_pad_data_145      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_100      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_parity_9      Meas Value: 18.079 uA
leak_hi_mux_io_req_pad_data_158      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_236      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_49       Meas Value: 18.03 uA
leak_hi_mux_reserved_in_pad_i_8      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_223      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_164      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_246      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_198      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_242      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_68       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_116      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_parity_2      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_233      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_149      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_221      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_78       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_105      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_183      Meas Value: 18.057 uA
leak_hi_mux_io_req_pad_data_222      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_64       Meas Value: 17.991 uA


MUX_OUT number :	mux7_out
leak_hi_mux_reserved_in_pad_i_5      Meas Value: 18.041 uA
leak_hi_mux_io_req_pad_data_226      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_179      Meas Value: 18.016 uA
leak_hi_mux_reserved_in_pad_i_1      Meas Value: 18.012 uA
leak_hi_mux_reserved_in_pad_i_6      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_95       Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_210      Meas Value: 17.98 uA
leak_hi_mux_io_req_pad_data_133      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_159      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_151      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_205      Meas Value: 18.055 uA
leak_hi_mux_reserved_in_pad_i_3      Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_173      Meas Value: 17.99 uA
leak_hi_mux_reserved_in_pad_i_9      Meas Value: 18.048 uA
leak_hi_mux_io_req_pad_data_247      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_50       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_188      Meas Value: 17.975 uA
leak_hi_mux_reserved_in_pad_i_7      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_70       Meas Value: 17.99 uA
leak_hi_mux_io_req_pad_data_215      Meas Value: 17.978 uA
leak_hi_mux_reserved_in_pad_i_4      Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_98       Meas Value: 17.956 uA
leak_hi_mux_io_req_pad_data_61       Meas Value: 18.002 uA
leak_hi_mux_reserved_in_pad_i_2      Meas Value: 18.06 uA
leak_hi_mux_io_req_pad_data_111      Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_data_192      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_156      Meas Value: 17.985 uA
leak_hi_mux_io_req_pad_parity_5      Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_data_146      Meas Value: 17.949 uA
leak_hi_mux_io_req_pad_data_71       Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_parity_4      Meas Value: 18 uA


MUX_OUT number :	mux8_out
leak_hi_mux_io_req_pad_data_194      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_113      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_75       Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_74       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_35       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_112      Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_data_228      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_230      Meas Value: 17.971 uA
leak_hi_mux_io_req_pad_data_37       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_229      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_parity_6      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_34       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_193      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_150      Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_data_106      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_65       Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_76       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_39       Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_169      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_91       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_157      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_128      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_72       Meas Value: 17.996 uA
leak_hi_mux_reserved_in_pad_i_10     Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_86       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_190      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_189      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_206      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_217      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_136      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_147      Meas Value: 17.991 uA


All DPS connected
All DPS disconnected


Leakage_Low_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_lo_mux_io_req_pad_data_250      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_174      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_200      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_40       Meas Value: -0.02 uA
leak_lo_mux_io_req_pad_data_52       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_56       Meas Value: -0.02 uA
leak_lo_mux_io_req_pad_data_202      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_161      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_42       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_81       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_47       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_87       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_122      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_131      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_92       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_248      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_184      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_103      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_195      Meas Value: -0.02 uA
leak_lo_mux_io_req_pad_data_119      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_172      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_123      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_168      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_44       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_160      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_89       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_213      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_249      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_204      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_48       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_163      Meas Value: -0.015 uA


MUX_OUT number :	mux2_out
leak_lo_mux_io_req_pad_data_69       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_121      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_144      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_46       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_155      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_126      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_178      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_162      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_36       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_208      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_115      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_59       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_88       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_243      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_176      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_203      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_166      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_51       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_127      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_207      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_90       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_84       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_83       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_244      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_93       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_110      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_129      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_224      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_132      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_57       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_120      Meas Value: 0 uA


MUX_OUT number :	mux3_out
leak_lo_mux_io_req_pad_data_239      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_191      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_220      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_parity_1      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_108      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_254      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_79       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_parity_0      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_97       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_99       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_212      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_253      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_216      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_227      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_62       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_148      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_180      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_219      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_165      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_240      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_80       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_125      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_138      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_53       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_43       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_167      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_241      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_251      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_199      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_153      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_38       Meas Value: -0.015 uA


MUX_OUT number :	mux4_out
leak_lo_mux_io_req_pad_data_63       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_135      Meas Value: 0.004 uA
leak_lo_mux_reserved_in_pad_i_11     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_124      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_171      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_152      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_96       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_211      Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_13     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_177      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_214      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_255      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_141      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_107      Meas Value: 0.004 uA
leak_lo_mux_reserved_in_pad_i_12     Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_245      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_77       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_114      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_225      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_67       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_3      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_238      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_237      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_73       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_252      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_234      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_137      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_142      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_118      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_232      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_187      Meas Value: 0.004 uA


MUX_OUT number :	mux5_out
leak_lo_mux_io_req_pad_data_101      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_104      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_181      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_102      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_54       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_170      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_139      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_58       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_182      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_196      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_185      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_130      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_parity_7      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_231      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_60       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_117      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_82       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_41       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_140      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_201      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_85       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_55       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_45       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_175      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_218      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_94       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_134      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_209      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_parity_8      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_66       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_32       Meas Value: 0.011 uA


MUX_OUT number :	mux6_out
leak_lo_mux_io_req_pad_data_33       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_197      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_154      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_235      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_186      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_109      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_143      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_145      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_100      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_parity_9      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_158      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_236      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_49       Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_8      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_223      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_164      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_246      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_198      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_242      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_68       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_116      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_parity_2      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_233      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_149      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_221      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_78       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_105      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_183      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_222      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_64       Meas Value: 0.007 uA


MUX_OUT number :	mux7_out
leak_lo_mux_reserved_in_pad_i_5      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_226      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_179      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_1      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_6      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_95       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_210      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_133      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_159      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_151      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_205      Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_3      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_173      Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_9      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_247      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_50       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_188      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_7      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_70       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_215      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_4      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_98       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_61       Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_2      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_111      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_192      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_156      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_parity_5      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_146      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_71       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_4      Meas Value: 0.002 uA


MUX_OUT number :	mux8_out
leak_lo_mux_io_req_pad_data_194      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_113      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_75       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_74       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_35       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_112      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_228      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_230      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_37       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_229      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_parity_6      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_34       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_193      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_150      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_106      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_65       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_76       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_39       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_169      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_91       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_157      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_128      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_72       Meas Value: -0.004 uA
leak_lo_mux_reserved_in_pad_i_10     Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_86       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_190      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_189      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_206      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_217      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_136      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_147      Meas Value: -0.004 uA


Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

All DPS connected
efuse_addr (hex): 0x0

*********************read_efuse*********************
Efuse Address : 0
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	1,	0,	0,	1,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101001010101111001101
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 1234abcd
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = 1234abcd
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000001101000000000000000000000100000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 68000020
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = 68000020
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

efuse_addr (hex): 0x1

*********************read_efuse*********************
Efuse Address : 1
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2

*********************read_efuse*********************
Efuse Address : 2
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3

*********************read_efuse*********************
Efuse Address : 3
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x4

*********************read_efuse*********************
Efuse Address : 4
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x5

*********************read_efuse*********************
Efuse Address : 5
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x6

*********************read_efuse*********************
Efuse Address : 6
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000110
DR_data Sending : 011000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x7

*********************read_efuse*********************
Efuse Address : 7
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000111
DR_data Sending : 111000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x8

*********************read_efuse*********************
Efuse Address : 8
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x9

*********************read_efuse*********************
Efuse Address : 9
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001001
DR_data Sending : 100100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x10

*********************read_efuse*********************
Efuse Address : 10
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x11

*********************read_efuse*********************
Efuse Address : 11
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010001
DR_data Sending : 100010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x12

*********************read_efuse*********************
Efuse Address : 12
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x13

*********************read_efuse*********************
Efuse Address : 13
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x14

*********************read_efuse*********************
Efuse Address : 14
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x15

*********************read_efuse*********************
Efuse Address : 15
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010101
DR_data Sending : 101010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x16

*********************read_efuse*********************
Efuse Address : 16
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010110
DR_data Sending : 011010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x17

*********************read_efuse*********************
Efuse Address : 17
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010111
DR_data Sending : 111010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x18

*********************read_efuse*********************
Efuse Address : 18
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011000
DR_data Sending : 000110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x19

*********************read_efuse*********************
Efuse Address : 19
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011001
DR_data Sending : 100110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x20

*********************read_efuse*********************
Efuse Address : 20
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x21

*********************read_efuse*********************
Efuse Address : 21
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100001
DR_data Sending : 100001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x22

*********************read_efuse*********************
Efuse Address : 22
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100010
DR_data Sending : 010001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x23

*********************read_efuse*********************
Efuse Address : 23
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100011
DR_data Sending : 110001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x24

*********************read_efuse*********************
Efuse Address : 24
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100100
DR_data Sending : 001001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x25

*********************read_efuse*********************
Efuse Address : 25
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100101
DR_data Sending : 101001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x26

*********************read_efuse*********************
Efuse Address : 26
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100110
DR_data Sending : 011001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x27

*********************read_efuse*********************
Efuse Address : 27
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100111
DR_data Sending : 111001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x28

*********************read_efuse*********************
Efuse Address : 28
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101000
DR_data Sending : 000101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x29

*********************read_efuse*********************
Efuse Address : 29
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101001
DR_data Sending : 100101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x30

*********************read_efuse*********************
Efuse Address : 30
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110000
DR_data Sending : 000011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x31

*********************read_efuse*********************
Efuse Address : 31
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110001
DR_data Sending : 100011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x32

*********************read_efuse*********************
Efuse Address : 32
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110010
DR_data Sending : 010011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x33

*********************read_efuse*********************
Efuse Address : 33
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110011
DR_data Sending : 110011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x34

*********************read_efuse*********************
Efuse Address : 34
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110100
DR_data Sending : 001011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x35

*********************read_efuse*********************
Efuse Address : 35
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110101
DR_data Sending : 101011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x36

*********************read_efuse*********************
Efuse Address : 36
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110110
DR_data Sending : 011011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x37

*********************read_efuse*********************
Efuse Address : 37
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110111
DR_data Sending : 111011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x38

*********************read_efuse*********************
Efuse Address : 38
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111000
DR_data Sending : 000111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x39

*********************read_efuse*********************
Efuse Address : 39
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111001
DR_data Sending : 100111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x40

*********************read_efuse*********************
Efuse Address : 40
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	1,	0,	0,	1,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101001010101111001101
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 1234abcd
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = 1234abcd
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000001101000000000000000000000100000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 68000020
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = 68000020
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

efuse_addr (hex): 0x41

*********************read_efuse*********************
Efuse Address : 41
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000001
DR_data Sending : 100000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x42

*********************read_efuse*********************
Efuse Address : 42
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000010
DR_data Sending : 010000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x43

*********************read_efuse*********************
Efuse Address : 43
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000011
DR_data Sending : 110000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x44

*********************read_efuse*********************
Efuse Address : 44
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000100
DR_data Sending : 001000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x45

*********************read_efuse*********************
Efuse Address : 45
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000101
DR_data Sending : 101000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x46

*********************read_efuse*********************
Efuse Address : 46
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000110
DR_data Sending : 011000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x47

*********************read_efuse*********************
Efuse Address : 47
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000111
DR_data Sending : 111000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x48

*********************read_efuse*********************
Efuse Address : 48
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001001000
DR_data Sending : 000100100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x49

*********************read_efuse*********************
Efuse Address : 49
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001001001
DR_data Sending : 100100100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x50

*********************read_efuse*********************
Efuse Address : 50
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010000
DR_data Sending : 000010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x51

*********************read_efuse*********************
Efuse Address : 51
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010001
DR_data Sending : 100010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x52

*********************read_efuse*********************
Efuse Address : 52
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010010
DR_data Sending : 010010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x53

*********************read_efuse*********************
Efuse Address : 53
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010011
DR_data Sending : 110010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x54

*********************read_efuse*********************
Efuse Address : 54
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010100
DR_data Sending : 001010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x55

*********************read_efuse*********************
Efuse Address : 55
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010101
DR_data Sending : 101010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x56

*********************read_efuse*********************
Efuse Address : 56
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010110
DR_data Sending : 011010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x57

*********************read_efuse*********************
Efuse Address : 57
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010111
DR_data Sending : 111010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x58

*********************read_efuse*********************
Efuse Address : 58
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001011000
DR_data Sending : 000110100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x59

*********************read_efuse*********************
Efuse Address : 59
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001011001
DR_data Sending : 100110100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x60

*********************read_efuse*********************
Efuse Address : 60
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100000
DR_data Sending : 000001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x61

*********************read_efuse*********************
Efuse Address : 61
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100001
DR_data Sending : 100001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x62

*********************read_efuse*********************
Efuse Address : 62
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100010
DR_data Sending : 010001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x63

*********************read_efuse*********************
Efuse Address : 63
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100011
DR_data Sending : 110001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

ERROR: PSST - Can't activate set 1101001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: DPS_POWER_PIN_STATUS::on()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Down". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Down": exception happened during testmethod execution.
WARNING: PSST - DCS pin "vdd_core" has been in constant current mode.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
Device test FAILED!
******************************************
******  @@@@@    @      @    @      ******
******  @       @ @     @    @      ******
******  @@@@@  @@@@@    @    @      ******
******  @      @   @    @    @      ******
******  @      @   @    @    @@@@@  ******
******************************************
BIN :  db ()
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Dec_10_08h37m21s_STDF
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
  Ended at: 20241210 083734
******** end testflow report data  *******
