[
    {
        "line": 7,
        "fullcodeline": "int idx, handled = 0;"
    },
    {
        "line": 10,
        "fullcodeline": "perf_sample_data_init(&data, 0);"
    },
    {
        "line": 12,
        "fullcodeline": "cpuc = &__get_cpu_var(cpu_hw_events);"
    },
    {
        "line": 60,
        "fullcodeline": "apic_write(APIC_LVTPC, APIC_DM_NMI);"
    },
    {
        "line": 14,
        "fullcodeline": "for (idx = 0; idx < x86_pmu.num_counters; idx++) {"
    },
    {
        "line": 24,
        "fullcodeline": "event = cpuc->events[idx];"
    },
    {
        "line": 25,
        "fullcodeline": "hwc = &event->hw;"
    },
    {
        "line": 27,
        "fullcodeline": "WARN_ON_ONCE(hwc->idx != idx);"
    },
    {
        "line": 30,
        "fullcodeline": "overflow = p4_pmu_clear_cccr_ovf(hwc);"
    },
    {
        "line": 32,
        "fullcodeline": "val = x86_perf_event_update(event);"
    },
    {
        "line": 36,
        "fullcodeline": "handled += overflow;"
    },
    {
        "line": 39,
        "fullcodeline": "data.period = event->hw.last_period;"
    },
    {
        "line": 48,
        "fullcodeline": "inc_irq_stat(apic_perf_irqs);"
    },
    {
        "line": 17,
        "fullcodeline": "if (!test_bit(idx, cpuc->active_mask)) {"
    },
    {
        "line": 33,
        "fullcodeline": "if (!overflow && (val & (1ULL << (x86_pmu.cntval_bits - 1))))"
    },
    {
        "line": 41,
        "fullcodeline": "if (!x86_perf_event_set_period(event))"
    },
    {
        "line": 43,
        "fullcodeline": "if (perf_event_overflow(event, 1, &data, regs))"
    },
    {
        "line": 44,
        "fullcodeline": "x86_pmu_stop(event, 0);"
    },
    {
        "line": 19,
        "fullcodeline": "if (__test_and_clear_bit(idx, cpuc->running))"
    },
    {
        "line": 20,
        "fullcodeline": "handled++;"
    }
]