##########################################################################
# Target Board: Xilinx Spartan-3E Starter kit Board                     ##
# Family: spartan3e                                                     ##
# Device: XC3S500E                                                      ##
# Package: FG320                                                        ##
# Speed Grade: -5                                                       ##
##########################################################################

# Enable this for ISE-11


NET "ddr_clk_fb" CLOCK_DEDICATED_ROUTE = FALSE;
NET "ddr_clk_fb" MAXDELAY = 1660 ps;
NET "*dqinl*" MAXDELAY = 1900 ps;
NET "ddr2sp0.ddrc0/ddr32.ddrc/rwdata*" MAXDELAY = 2100 ps;
NET "*rclk180b" MAXDELAY = 2040 ps;

#######################################################################

# ==== Clock inputs (CLK) ====
NET "clk_in" LOC = "C9" | IOSTANDARD = LVCMOS33 ;
NET "clk_in" PERIOD = 20ns HIGH 50%;


# No se implementa en la tarjeta
#NET "clk_vga" LOC = "P26" | IOSTANDARD = LVCMOS33 ;
#NET "clk_vga" PERIOD = 40ns HIGH 50%;

###########################################################
##### No lo modifico porque esta igual en otra tarjeta#####
NET erx_clk PERIOD = 40.000;
OFFSET = IN : 10.000 : BEFORE erx_clk;
NET etx_clk PERIOD = 40.000;
OFFSET = OUT : 20.000 : AFTER etx_clk;
OFFSET = IN : 10.000 : BEFORE etx_clk;



# Avoid false paths between main clock and SVGA clock
#NET "clkm"     TNM_NET = "clkm";
#NET "lclk_vga" TNM_NET = "lclk_vga";
#TIMESPEC "TS_clkm_vga" = FROM "clkm" TO "lclk_vga" TIG;
#TIMESPEC "TS_vga_clkm" = FROM "lclk_vga" TO "clkm" TIG;
#NET "lock"  TIG;

# BUFGMUX placements
# ethi_rx_clk
INST "ethpads.erxc_pad/xcv2.u0/g2.ttl0.bf" LOC = "BUFGMUX_X0Y4";
# ethi_tx_clk  
INST "ethpads.etxc_pad/xcv2.u0/g2.ttl0.bf" LOC = "BUFGMUX_X0Y5";
# clkml
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/noclkscale.mbufg0" LOC = "BUFGMUX_X2Y10";
# ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/rclk270b 
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/bufg8" LOC = "BUFGMUX_X0Y9";
# ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/rclk90b   
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/bufg7" LOC = "BUFGMUX_X0Y8";
# ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/clk90r   
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/bufg2" LOC = "BUFGMUX_X2Y0";
# BUFGs in clkgen
INST "clkgen0/xc3s.v/bufg0" LOC = "BUFGMUX_X2Y11";
INST "clkgen0/xc3s.v/bufg1" LOC = "BUFGMUX_X1Y11";
# lclk_vga
INST "lclk_vga_cb" LOC = "BUFGMUX_X3Y8";

# DCM placements
INST "clkgen0/xc3s.v/dll0/DCM_SP" LOC = "DCM_X1Y3";
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/dll/DCM_SP" LOC = "DCM_X2Y0";
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/read_dll/DCM_SP" LOC = "DCM_X0Y1";

# Avoid false paths between main clock and DDR clock
NET "clkm"  TNM_NET = "clkm";
NET "clkml" TNM_NET = "clkml";
TIMESPEC "TS_clkm_clkml" = FROM "clkm" TO "clkml" TIG;
TIMESPEC "TS_clkml_clkm" = FROM "clkml" TO "clkm" TIG;

INST "clkgen0_xc3s_v_dll0" LOC = DCM_X2Y3;
INST "clkgen0/xc3s.v/dll0" LOC = DCM_X2Y3;
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/read_dll" LOC = DCM_X0Y1;
INST "ddr2sp0.ddrc0_ddr_phy0_ddr_phy0_sp3a.ddr_phy0_read_dll" LOC = DCM_X0Y1;
INST "ddr2sp0.ddrc0/ddr_phy0/ddr_phy0/sp3a.ddr_phy0/dll" LOC = DCM_X1Y0;
INST "ddr2sp0_ddrc0_ddr_phy0_ddr_phy0_sp3a_ddr_phy0_dll" LOC = DCM_X1Y0;




# ==== Pushbuttons ====

NET "reset"	LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN;
NET "dsubre"	LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN;
#NET "BTN_3"	LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN;
#NET "BTN_4"	LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN;



# ==== Discrete LEDs ====
NET "errorn" LOC = "F9" | IOSTANDARD = LVTTL | SLEW =  SLOW | DRIVE = 8  | PULLUP;
NET "LED(6)" LOC = "E9" | IOSTANDARD = LVTTL | SLEW =  SLOW | DRIVE = 8 ;
NET "LED(5)" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED(4)" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED(3)" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led(2)" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led(1)" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led(0)" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;


# ==== DIP Switches ====
#NET "sw<0>" LOC = "L13" | IOSTANDARD = LVTTL | PULLUP ;
#NET "sw<1>" LOC = "L14" | IOSTANDARD = LVTTL | PULLUP ;
#NET "sw<2>" LOC = "H18" | IOSTANDARD = LVTTL | PULLUP ;
#NET "sw<3>" LOC = "N17" | IOSTANDARD = LVTTL | PULLUP ;


# ==== RS-232 Serial Ports (RS232) ====
NET "urxd1"  LOC = "U8" |  IOSTANDARD = LVTTL ;
NET "dsurx"  LOC = "R7" |  IOSTANDARD = LVTTL ;
NET "utxd1"  LOC = "M13" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = SLOW ;
NET "dsutx"  LOC = "M14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = SLOW ;


# ==== DDR SDRAM (SD) ====   (I/O Bank 3, VCCO=2.5V)
NET "ddr_ad(0)"   	LOC = "T1" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(1)"   	LOC = "R3" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(2)"   	LOC = "R2" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(3)"   	LOC = "P1" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(4)"   	LOC = "E4" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(5)"   	LOC = "H4" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(6)"   	LOC = "H3" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(7)"   	LOC = "H1" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(8)"   	LOC = "H2" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(9)"   	LOC = "N4" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(10)" 	LOC = "T2" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(11)" 	LOC = "N5" | IOSTANDARD = SSTL2_I ;
NET "ddr_ad(12)"	LOC = "P2" | IOSTANDARD = SSTL2_I ;
NET "ddr_ba(0)" 		LOC = "K5" | IOSTANDARD = SSTL2_I ;
NET "ddr_ba(1)"		LOC = "K6" | IOSTANDARD = SSTL2_I ;
NET "ddr_casb"		LOC = "C2" | IOSTANDARD = SSTL2_I ;
NET "ddr_clk0b"		LOC = "J4" | IOSTANDARD = SSTL2_I ;
NET "ddr_clk0"			LOC = "J5" | IOSTANDARD = SSTL2_I ;
NET "ddr_cke0"			LOC = "K3" | IOSTANDARD = SSTL2_I ;
NET "ddr_cs0b"			LOC = "K4" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(0)"		LOC = "L2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(1)"		LOC = "L1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(2)"		LOC = "L3" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(3)"		LOC = "L4" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(4)"		LOC = "M3" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(5)"		LOC = "M4" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(6)"		LOC = "M5" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(7)"		LOC = "M6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(8)"		LOC = "E2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(9)"		LOC = "E1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(10)"		LOC = "F1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(11)"		LOC = "F2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(12)"		LOC = "G6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(13)"		LOC = "G5" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(14)"		LOC = "H6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq(15)"		LOC = "H5" | IOSTANDARD = SSTL2_I ;
NET "ddr_dm(0)"    	LOC = "J2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dqs(0)"   	LOC = "L6" | IOSTANDARD = SSTL2_I ;
NET "ddr_rasb"    	LOC = "C1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dm(1)"    	LOC = "J1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dqs(1)"   	LOC = "G3" | IOSTANDARD = SSTL2_I ;
NET "ddr_web"     	LOC = "D1" | IOSTANDARD = SSTL2_I ;

Net ddr_clk_fb LOC=B9 | IOSTANDARD = LVCMOS33;





Net etx_clk LOC=T7;
Net etx_clk IOSTANDARD = LVCMOS33;
Net erx_clk LOC=V3 ;
Net erx_clk IOSTANDARD = LVCMOS33;
Net erx_crs LOC=U13;
Net erx_crs IOSTANDARD = LVCMOS33;
Net erx_dv LOC=V2;
Net erx_dv IOSTANDARD = LVCMOS33;
Net erxd(0) LOC=V8;
Net erxd(0) IOSTANDARD = LVCMOS33;
Net erxd(1) LOC=T11;
Net erxd(1) IOSTANDARD = LVCMOS33;
Net erxd(2) LOC=U11;
Net erxd(2) IOSTANDARD = LVCMOS33;
Net erxd(3) LOC=V14;
Net erxd(3) IOSTANDARD = LVCMOS33;
Net erx_col LOC=U6;
Net erx_col IOSTANDARD = LVCMOS33;
Net erx_er LOC=U14;
Net erx_er IOSTANDARD = LVCMOS33;
Net etx_en LOC=P16;
Net etx_en IOSTANDARD = LVCMOS33;
Net etxd(0) LOC=R11;
Net etxd(0) IOSTANDARD = LVCMOS33;
Net etxd(1) LOC=T15;
Net etxd(1) IOSTANDARD = LVCMOS33;
Net etxd(2) LOC=R5;
Net etxd(2) IOSTANDARD = LVCMOS33;
Net etxd(3) LOC=T5;
Net etxd(3) IOSTANDARD = LVCMOS33;
Net etx_er LOC=R6 | IOSTANDARD = LVCMOS33;
Net emdc LOC=P9;
Net emdc IOSTANDARD = LVCMOS33;
Net emdio LOC=U5;
Net emdio IOSTANDARD = LVCMOS33;




Net address(23) LOC=N11 | IOSTANDARD = LVCMOS33;
Net address(22) LOC=V12 | IOSTANDARD = LVCMOS33;
Net address(21) LOC=V13 | IOSTANDARD = LVCMOS33;
Net address(20) LOC=T12 | IOSTANDARD = LVCMOS33;
Net address(19) LOC=V15 | IOSTANDARD = LVCMOS33;
Net address(18) LOC=U15 | IOSTANDARD = LVCMOS33;
Net address(17) LOC=T16 | IOSTANDARD = LVCMOS33;
Net address(16) LOC=U18 | IOSTANDARD = LVCMOS33;
Net address(15) LOC=T17 | IOSTANDARD = LVCMOS33;
Net address(14) LOC=R18 | IOSTANDARD = LVCMOS33;
Net address(13) LOC=T18 | IOSTANDARD = LVCMOS33;
Net address(12) LOC=L16 | IOSTANDARD = LVCMOS33;
Net address(11) LOC=L15 | IOSTANDARD = LVCMOS33;
Net address(10) LOC=K13 | IOSTANDARD = LVCMOS33;
Net address(9) LOC=K12 | IOSTANDARD = LVCMOS33;
Net address(8) LOC=K15 | IOSTANDARD = LVCMOS33;
Net address(7) LOC=K14 | IOSTANDARD = LVCMOS33;
Net address(6) LOC=J17 | IOSTANDARD = LVCMOS33;
Net address(5) LOC=J16 | IOSTANDARD = LVCMOS33;
Net address(4) LOC=J15 | IOSTANDARD = LVCMOS33;
Net address(3) LOC=J14 | IOSTANDARD = LVCMOS33;
Net address(2) LOC=J12 | IOSTANDARD = LVCMOS33;
Net address(1) LOC=J13 | IOSTANDARD = LVCMOS33;
Net address(0) LOC=H17 | IOSTANDARD = LVCMOS33;

Net data(15) LOC=T8 | IOSTANDARD = LVCMOS33;
Net data(14) LOC=R8 | IOSTANDARD = LVCMOS33;
Net data(13) LOC=P6 | IOSTANDARD = LVCMOS33;
Net data(12) LOC=M16 | IOSTANDARD = LVCMOS33;
Net data(11) LOC=M15 | IOSTANDARD = LVCMOS33;
Net data(10) LOC=P17 | IOSTANDARD = LVCMOS33;
Net data(9) LOC=R16 | IOSTANDARD = LVCMOS33;
Net data(8) LOC=R15 | IOSTANDARD = LVCMOS33;
Net data(7) LOC=N9 | IOSTANDARD = LVCMOS33;
Net data(6) LOC=M9 | IOSTANDARD = LVCMOS33;
Net data(5) LOC=R9 | IOSTANDARD = LVCMOS33;
Net data(4) LOC=U9 | IOSTANDARD = LVCMOS33;
Net data(3) LOC=V9 | IOSTANDARD = LVCMOS33;
Net data(2) LOC=R10 | IOSTANDARD = LVCMOS33;
Net data(1) LOC=P10 | IOSTANDARD = LVCMOS33;
Net data(0) LOC=N10 | IOSTANDARD = LVCMOS33;
Net oen LOC=C18  | IOSTANDARD = LVCMOS33;
Net writen LOC=D17 | IOSTANDARD = LVCMOS33;
Net romsn LOC=D16 | IOSTANDARD = LVCMOS33;
Net byten LOC=C17 | IOSTANDARD = LVCMOS33;
Net sts LOC=B18 ;

NET ps2data LOC = G13 | IOSTANDARD = LVCMOS33;
NET ps2clk  LOC = G14 | IOSTANDARD = LVCMOS33;

NET vid_r  LOC = H14 | IOSTANDARD = LVCMOS33;
NET vid_g  LOC = H15 | IOSTANDARD = LVCMOS33;
NET vid_b  LOC = G15 | IOSTANDARD = LVCMOS33;
NET vid_hsync  LOC = F15 | IOSTANDARD = LVCMOS33;
NET vid_vsync  LOC = F14 | IOSTANDARD = LVCMOS33;

NET spi LOC=U3 | PULLUP;  ## This is to force the SPI ROM to not be selected(drive high)
Net spi IOSTANDARD = LVCMOS33;


# Prohibit VREF pins
CONFIG PROHIBIT = D2;
CONFIG PROHIBIT = G4;
CONFIG PROHIBIT = J6;
CONFIG PROHIBIT = L5;
CONFIG PROHIBIT = R4;


