INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sim_1/new/tbhw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbhw
