<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Aug 25 23:23:43 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="em.avnet.com:zed:part0:1.4" DEVICE="7z020" NAME="design_RL1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/CMFRL1_0" HWVERSION="1.0" INSTANCE="CMFRL1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CMFRL1" VLNV="xilinx.com:user:CMFRL1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_RL1_CMFRL1_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="sinc_V" RIGHT="0" SIGIS="undef" SIGNAME="sim_clk_gen_1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_1" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="i_RL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="i_RL_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="teste1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="teste1_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="teste2_V" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="teste2_V_ap_vld" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="10"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_RL1_sim_clk_gen_0_0"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CMFRL1_0" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/sim_clk_gen_1" HWVERSION="1.0" INSTANCE="sim_clk_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="1000.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_RL1_sim_clk_gen_0_1"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="1000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CMFRL1_0" PORT="sinc_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_RL1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CMFRL1_0" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
