// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/29/2021 20:20:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module niosII (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_clk,
	reset_reset_n,
	sem_export_train,
	sem_export_red,
	sem_export_yellow,
	sem_export_green);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg clk_clk ;
input 	reg reset_reset_n ;
input 	reg sem_export_train ;
output 	reg sem_export_red ;
output 	reg sem_export_yellow ;
output 	reg sem_export_green ;

// Design Ports Information
// sem_export_red	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sem_export_yellow	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sem_export_green	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sem_export_train	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_reset_n	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab2_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_clk~input_o ;
wire \clk_clk~inputclkctrl_outclk ;
wire \sem_export_train~input_o ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|always2~0_combout ;
wire \rst_controller|r_early_rst~q ;
wire \~GND~combout ;
wire \cpu|cpu|F_pc_plus_one[0]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ;
wire \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~22_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~20_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35]~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~25_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~28_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \cpu|cpu|D_ctrl_jmp_direct~0_combout ;
wire \cpu|cpu|D_ctrl_jmp_direct~1_combout ;
wire \cpu|cpu|R_ctrl_jmp_direct~q ;
wire \cpu|cpu|R_src1~32_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \cpu|cpu|Equal0~12_combout ;
wire \cpu|cpu|Equal0~13_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \cpu|cpu|Equal0~16_combout ;
wire \cpu|cpu|D_ctrl_exception~10_combout ;
wire \cpu|cpu|Equal0~14_combout ;
wire \cpu|cpu|Equal0~8_combout ;
wire \cpu|cpu|D_ctrl_exception~4_combout ;
wire \cpu|cpu|D_ctrl_exception~5_combout ;
wire \cpu|cpu|F_pc_plus_one[0]~1 ;
wire \cpu|cpu|F_pc_plus_one[1]~3 ;
wire \cpu|cpu|F_pc_plus_one[2]~5 ;
wire \cpu|cpu|F_pc_plus_one[3]~7 ;
wire \cpu|cpu|F_pc_plus_one[4]~8_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \cpu|cpu|Equal0~6_combout ;
wire \cpu|cpu|Equal0~4_combout ;
wire \cpu|cpu|Equal0~5_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~4_combout ;
wire \cpu|cpu|Equal0~3_combout ;
wire \cpu|cpu|Equal62~0_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~6_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~5_combout ;
wire \cpu|cpu|D_logic_op[0]~1_combout ;
wire \cpu|cpu|Equal0~17_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~27_combout ;
wire \cpu|cpu|F_iw[27]~46_combout ;
wire \cpu|cpu|F_pc_plus_one[4]~9 ;
wire \cpu|cpu|F_pc_plus_one[5]~10_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~66_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~54_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \cpu|cpu|F_pc_plus_one[5]~11 ;
wire \cpu|cpu|F_pc_plus_one[6]~13 ;
wire \cpu|cpu|F_pc_plus_one[7]~15 ;
wire \cpu|cpu|F_pc_plus_one[8]~16_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~24_combout ;
wire \cpu|cpu|F_iw[24]~40_combout ;
wire \cpu|cpu|Equal0~10_combout ;
wire \cpu|cpu|D_ctrl_br_cmp~3_combout ;
wire \cpu|cpu|D_ctrl_br_cmp~5_combout ;
wire \cpu|cpu|D_ctrl_br_cmp~2_combout ;
wire \cpu|cpu|R_ctrl_br_nxt~0_combout ;
wire \cpu|cpu|R_ctrl_br_nxt~1_combout ;
wire \cpu|cpu|D_ctrl_br_cmp~4_combout ;
wire \cpu|cpu|R_ctrl_br_cmp~q ;
wire \cpu|cpu|Equal62~3_combout ;
wire \cpu|cpu|D_op_rdctl~combout ;
wire \cpu|cpu|R_ctrl_rd_ctl_reg~q ;
wire \cpu|cpu|E_alu_result~0_combout ;
wire \cpu|cpu|D_ctrl_ld~2_combout ;
wire \cpu|cpu|D_ctrl_ld_signed~0_combout ;
wire \cpu|cpu|D_ctrl_ld~3_combout ;
wire \cpu|cpu|R_ctrl_ld~q ;
wire \cpu|cpu|E_new_inst~q ;
wire \cpu|cpu|d_read_nxt~combout ;
wire \cpu|cpu|d_read~q ;
wire \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|cpu_data_master_translator|read_accepted~q ;
wire \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ;
wire \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ;
wire \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ;
wire \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ;
wire \cpu|cpu|D_ctrl_st~0_combout ;
wire \cpu|cpu|R_ctrl_st~q ;
wire \cpu|cpu|E_st_stall~combout ;
wire \cpu|cpu|d_write~q ;
wire \mm_interconnect_0|cpu_data_master_agent|always2~0_combout ;
wire \sys_clk_timer|period_l_wr_strobe~3_combout ;
wire \mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout ;
wire \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ;
wire \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|router|Equal1~3_combout ;
wire \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ;
wire \sys_clk_timer|Equal6~3_combout ;
wire \sys_clk_timer|period_l_wr_strobe~4_combout ;
wire \sys_clk_timer|period_l_wr_strobe~combout ;
wire \sys_clk_timer|Equal6~1_combout ;
wire \sys_clk_timer|period_h_wr_strobe~combout ;
wire \sys_clk_timer|Equal6~2_combout ;
wire \sys_clk_timer|read_mux_out[4]~22_combout ;
wire \sys_clk_timer|internal_counter[0]~32_combout ;
wire \sys_clk_timer|period_l_register[0]~0_combout ;
wire \sys_clk_timer|force_reload~0_combout ;
wire \sys_clk_timer|force_reload~q ;
wire \sys_clk_timer|Equal0~0_combout ;
wire \sys_clk_timer|Equal0~3_combout ;
wire \sys_clk_timer|Equal0~2_combout ;
wire \sys_clk_timer|Equal0~1_combout ;
wire \sys_clk_timer|Equal0~4_combout ;
wire \sys_clk_timer|internal_counter[20]~73 ;
wire \sys_clk_timer|internal_counter[21]~74_combout ;
wire \cpu|cpu|d_writedata[5]~feeder_combout ;
wire \sys_clk_timer|control_wr_strobe~combout ;
wire \cpu|cpu|d_writedata[2]~feeder_combout ;
wire \sys_clk_timer|counter_snapshot[21]~feeder_combout ;
wire \sys_clk_timer|snap_strobe~0_combout ;
wire \sys_clk_timer|read_mux_out[5]~28_combout ;
wire \sys_clk_timer|read_mux_out~29_combout ;
wire \sys_clk_timer|read_mux_out[5]~30_combout ;
wire \cpu|cpu|D_ctrl_mem16~0_combout ;
wire \cpu|cpu|D_ctrl_mem16~1_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \jtag_uart|t_dav~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~9_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~8_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~7_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~6_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~5_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~4_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~1_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~3_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~1_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write2~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \jtag_uart|av_waitrequest~0_combout ;
wire \jtag_uart|av_waitrequest~1_combout ;
wire \jtag_uart|av_waitrequest~q ;
wire \jtag_uart|fifo_rd~0_combout ;
wire \jtag_uart|fifo_rd~2_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart|av_waitrequest~2_combout ;
wire \jtag_uart|fifo_rd~1_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart|wr_rfifo~combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart|r_val~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read1~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout ;
wire \mm_interconnect_0|router|always1~0_combout ;
wire \mm_interconnect_0|router|always1~1_combout ;
wire \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~0_combout ;
wire \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \cpu|cpu|d_writedata[7]~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \jtag_uart|read_0~q ;
wire \jtag_uart|av_readdata[7]~8_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[7]~34_combout ;
wire \sys_clk_timer|internal_counter[21]~75 ;
wire \sys_clk_timer|internal_counter[22]~76_combout ;
wire \sys_clk_timer|internal_counter[22]~77 ;
wire \sys_clk_timer|internal_counter[23]~78_combout ;
wire \sys_clk_timer|counter_snapshot[23]~feeder_combout ;
wire \sys_clk_timer|read_mux_out[7]~40_combout ;
wire \sys_clk_timer|read_mux_out~41_combout ;
wire \sys_clk_timer|read_mux_out[7]~42_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~31_combout ;
wire \cpu|cpu|F_iw[31]~54_combout ;
wire \cpu|cpu|D_ctrl_ld_signed~1_combout ;
wire \cpu|cpu|R_ctrl_ld_signed~q ;
wire \cpu|cpu|D_ctrl_mem32~0_combout ;
wire \cpu|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \cpu|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \cpu|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \cpu|cpu|av_ld_aligning_data~q ;
wire \cpu|cpu|E_st_data[15]~14_combout ;
wire \jtag_uart|ien_AE~0_combout ;
wire \jtag_uart|ien_AE~q ;
wire \jtag_uart|LessThan0~0_combout ;
wire \jtag_uart|LessThan0~1_combout ;
wire \jtag_uart|fifo_AE~q ;
wire \mm_interconnect_0|rsp_mux|src_data[9]~4_combout ;
wire \cpu|cpu|E_st_data[9]~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate1~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always2~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ;
wire \jtag_uart|ac~0_combout ;
wire \jtag_uart|ac~1_combout ;
wire \jtag_uart|ac~q ;
wire \mm_interconnect_0|rsp_mux|src_data[10]~8_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[12]~17_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~16_combout ;
wire \cpu|cpu|E_st_data[8]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \cpu|cpu|D_ctrl_mem8~1_combout ;
wire \cpu|cpu|R_ctrl_br~q ;
wire \cpu|cpu|Equal62~11_combout ;
wire \cpu|cpu|Equal62~13_combout ;
wire \cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \cpu|cpu|Equal62~9_combout ;
wire \cpu|cpu|Equal62~10_combout ;
wire \cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \cpu|cpu|Equal62~12_combout ;
wire \cpu|cpu|D_ctrl_retaddr~2_combout ;
wire \cpu|cpu|Equal62~14_combout ;
wire \cpu|cpu|D_ctrl_retaddr~3_combout ;
wire \cpu|cpu|D_ctrl_retaddr~4_combout ;
wire \cpu|cpu|D_ctrl_retaddr~5_combout ;
wire \cpu|cpu|D_ctrl_retaddr~6_combout ;
wire \cpu|cpu|D_ctrl_retaddr~7_combout ;
wire \cpu|cpu|R_ctrl_retaddr~q ;
wire \cpu|cpu|R_src1~33_combout ;
wire \sys_clk_timer|read_mux_out~32_combout ;
wire \cpu|cpu|E_st_data[13]~10_combout ;
wire \sys_clk_timer|read_mux_out[13]~31_combout ;
wire \sys_clk_timer|internal_counter[23]~79 ;
wire \sys_clk_timer|internal_counter[24]~80_combout ;
wire \sys_clk_timer|internal_counter[24]~81 ;
wire \sys_clk_timer|internal_counter[25]~82_combout ;
wire \sys_clk_timer|internal_counter[25]~83 ;
wire \sys_clk_timer|internal_counter[26]~84_combout ;
wire \sys_clk_timer|internal_counter[26]~85 ;
wire \sys_clk_timer|internal_counter[27]~86_combout ;
wire \sys_clk_timer|internal_counter[27]~87 ;
wire \sys_clk_timer|internal_counter[28]~88_combout ;
wire \jtag_uart|woverflow~0_combout ;
wire \jtag_uart|woverflow~1_combout ;
wire \jtag_uart|woverflow~q ;
wire \mm_interconnect_0|rsp_mux|src_data[14]~25_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12]~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~83_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15]~9_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~74_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout ;
wire \cpu|cpu|E_st_data[14]~12_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11_combout ;
wire \cpu|cpu|E_mem_byte_en[1]~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~10_combout ;
wire \sys_clk_timer|period_l_register[14]~7_combout ;
wire \sys_clk_timer|read_mux_out[14]~37_combout ;
wire \sys_clk_timer|counter_snapshot[14]~7_combout ;
wire \sys_clk_timer|read_mux_out~38_combout ;
wire \sys_clk_timer|internal_counter[29]~91 ;
wire \sys_clk_timer|internal_counter[30]~92_combout ;
wire \sys_clk_timer|counter_snapshot[30]~feeder_combout ;
wire \sys_clk_timer|read_mux_out[14]~39_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[14]~50_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[14]~51_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[14]~26_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[14]~27_combout ;
wire \cpu|cpu|av_ld_byte1_data[6]~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~22_combout ;
wire \cpu|cpu|W_rf_wr_data[15]~32_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[17]~12_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[17]~13_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[17]~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~21_combout ;
wire \cpu|cpu|av_ld_byte2_data[1]~1_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[18]~20_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[18]~21_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[20]~36_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[20]~37_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[20]~20_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[21]~23_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[23]~60_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[23]~61_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[23]~32_combout ;
wire \cpu|cpu|av_ld_byte2_data[7]~7_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~19_combout ;
wire \cpu|cpu|E_mem_byte_en[3]~3_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[31]~62_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[31]~63_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~20_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~21_combout ;
wire \cpu|cpu|av_ld_rshift8~1_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[30]~54_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[30]~55_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~17_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~30_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~16_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~18_combout ;
wire \cpu|cpu|E_invert_arith_src_msb~0_combout ;
wire \cpu|cpu|E_invert_arith_src_msb~1_combout ;
wire \cpu|cpu|E_invert_arith_src_msb~2_combout ;
wire \cpu|cpu|E_invert_arith_src_msb~q ;
wire \cpu|cpu|Equal0~9_combout ;
wire \cpu|cpu|D_ctrl_logic~0_combout ;
wire \cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \cpu|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \cpu|cpu|D_ctrl_hi_imm16~0_combout ;
wire \cpu|cpu|D_ctrl_hi_imm16~1_combout ;
wire \cpu|cpu|R_ctrl_hi_imm16~q ;
wire \cpu|cpu|R_src2_hi[15]~1_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \cpu|cpu|D_ctrl_force_src2_zero~9_combout ;
wire \cpu|cpu|R_ctrl_force_src2_zero~q ;
wire \cpu|cpu|R_src2_hi[15]~2_combout ;
wire \cpu|cpu|Add1~56_combout ;
wire \cpu|cpu|R_src1[31]~38_combout ;
wire \cpu|cpu|E_src2[30]~4_combout ;
wire \cpu|cpu|R_src2_hi~0_combout ;
wire \cpu|cpu|Add1~57_combout ;
wire \cpu|cpu|R_src1[29]~42_combout ;
wire \cpu|cpu|E_src2[29]~6_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[19]~38_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a115~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[19]~39_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~10_combout ;
wire \cpu|cpu|F_iw[19]~33_combout ;
wire \cpu|cpu|Add1~58_combout ;
wire \cpu|cpu|R_src1[28]~44_combout ;
wire \cpu|cpu|R_src1[27]~46_combout ;
wire \cpu|cpu|Add1~60_combout ;
wire \cpu|cpu|R_src1[26]~47_combout ;
wire \cpu|cpu|Add1~61_combout ;
wire \cpu|cpu|E_src2[25]~13_combout ;
wire \cpu|cpu|Add1~62_combout ;
wire \cpu|cpu|E_src2[24]~14_combout ;
wire \cpu|cpu|Add1~63_combout ;
wire \cpu|cpu|R_src1[24]~49_combout ;
wire \cpu|cpu|E_src2[23]~2_combout ;
wire \cpu|cpu|Add1~64_combout ;
wire \cpu|cpu|E_src2[22]~3_combout ;
wire \cpu|cpu|Add1~65_combout ;
wire \cpu|cpu|E_src2[21]~5_combout ;
wire \cpu|cpu|Add1~66_combout ;
wire \cpu|cpu|R_src1[21]~41_combout ;
wire \cpu|cpu|R_src1[20]~43_combout ;
wire \cpu|cpu|E_src2[20]~7_combout ;
wire \cpu|cpu|Add1~67_combout ;
wire \cpu|cpu|E_src2[19]~9_combout ;
wire \cpu|cpu|Add1~68_combout ;
wire \cpu|cpu|R_src1[19]~45_combout ;
wire \cpu|cpu|R_src1[18]~36_combout ;
wire \cpu|cpu|E_src2[18]~11_combout ;
wire \cpu|cpu|Add1~69_combout ;
wire \cpu|cpu|E_src2[17]~0_combout ;
wire \cpu|cpu|Add1~20_combout ;
wire \cpu|cpu|E_src2[16]~1_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[6]~32_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a102~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[6]~33_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~16_combout ;
wire \cpu|cpu|F_iw[6]~29_combout ;
wire \cpu|cpu|F_iw[6]~30_combout ;
wire \cpu|cpu|Add1~21_combout ;
wire \cpu|cpu|E_src1[15]~3_combout ;
wire \cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \cpu|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \cpu|cpu|E_src2[13]~15_combout ;
wire \cpu|cpu|R_src2_lo[12]~11_combout ;
wire \cpu|cpu|Add1~25_combout ;
wire \cpu|cpu|R_src2_lo[11]~12_combout ;
wire \cpu|cpu|Add1~26_combout ;
wire \cpu|cpu|Add1~29_combout ;
wire \cpu|cpu|Add1~0_combout ;
wire \cpu|cpu|E_src1[2]~0_combout ;
wire \cpu|cpu|R_src2_lo[4]~1_combout ;
wire \cpu|cpu|R_src2_lo~2_combout ;
wire \cpu|cpu|R_src2_lo[1]~6_combout ;
wire \cpu|cpu|Add1~4_combout ;
wire \cpu|cpu|R_src2_lo[0]~7_combout ;
wire \cpu|cpu|Add1~5_combout ;
wire \cpu|cpu|Add1~7_cout ;
wire \cpu|cpu|Add1~9 ;
wire \cpu|cpu|Add1~11 ;
wire \cpu|cpu|Add1~13 ;
wire \cpu|cpu|Add1~15 ;
wire \cpu|cpu|Add1~17 ;
wire \cpu|cpu|Add1~19 ;
wire \cpu|cpu|Add1~33 ;
wire \cpu|cpu|Add1~35 ;
wire \cpu|cpu|Add1~37 ;
wire \cpu|cpu|Add1~39 ;
wire \cpu|cpu|Add1~41 ;
wire \cpu|cpu|Add1~43 ;
wire \cpu|cpu|Add1~45 ;
wire \cpu|cpu|Add1~47 ;
wire \cpu|cpu|Add1~49 ;
wire \cpu|cpu|Add1~51 ;
wire \cpu|cpu|Add1~53 ;
wire \cpu|cpu|Add1~55 ;
wire \cpu|cpu|Add1~71 ;
wire \cpu|cpu|Add1~73 ;
wire \cpu|cpu|Add1~75 ;
wire \cpu|cpu|Add1~77 ;
wire \cpu|cpu|Add1~79 ;
wire \cpu|cpu|Add1~81 ;
wire \cpu|cpu|Add1~83 ;
wire \cpu|cpu|Add1~85 ;
wire \cpu|cpu|Add1~87 ;
wire \cpu|cpu|Add1~89 ;
wire \cpu|cpu|Add1~91 ;
wire \cpu|cpu|Add1~93 ;
wire \cpu|cpu|Add1~95 ;
wire \cpu|cpu|Add1~96_combout ;
wire \cpu|cpu|E_logic_result[31]~17_combout ;
wire \cpu|cpu|W_alu_result[31]~31_combout ;
wire \cpu|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \cpu|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \cpu|cpu|R_ctrl_shift_rot_right~q ;
wire \cpu|cpu|Equal62~7_combout ;
wire \cpu|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \cpu|cpu|R_ctrl_rot_right~q ;
wire \cpu|cpu|E_shift_rot_result_nxt[30]~29_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[29]~27_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[28]~25_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[27]~23_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[26]~22_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[25]~21_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[24]~20_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[23]~30_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[22]~28_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[21]~26_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[20]~24_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[19]~18_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[18]~16_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[17]~1_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[16]~2_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[15]~3_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[14]~4_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[13]~12_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[12]~5_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[11]~6_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[9]~8_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[8]~9_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[7]~10_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[6]~11_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[5]~0_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[4]~13_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[3]~14_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[2]~15_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[1]~17_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ;
wire \cpu|cpu|D_ctrl_shift_logical~0_combout ;
wire \cpu|cpu|D_ctrl_shift_logical~1_combout ;
wire \cpu|cpu|D_ctrl_shift_logical~2_combout ;
wire \cpu|cpu|R_ctrl_shift_logical~q ;
wire \cpu|cpu|E_shift_rot_fill_bit~0_combout ;
wire \cpu|cpu|E_shift_rot_result_nxt[31]~31_combout ;
wire \cpu|cpu|D_ctrl_shift_rot~1_combout ;
wire \cpu|cpu|D_ctrl_shift_rot~2_combout ;
wire \cpu|cpu|D_op_opx_rsv63~0_combout ;
wire \cpu|cpu|Equal62~6_combout ;
wire \cpu|cpu|Equal62~5_combout ;
wire \cpu|cpu|D_ctrl_shift_rot~0_combout ;
wire \cpu|cpu|D_ctrl_shift_rot~3_combout ;
wire \cpu|cpu|R_ctrl_shift_rot~q ;
wire \cpu|cpu|W_rf_wr_data[31]~34_combout ;
wire \cpu|cpu|R_src1[30]~40_combout ;
wire \cpu|cpu|E_logic_result[30]~19_combout ;
wire \cpu|cpu|Add1~94_combout ;
wire \cpu|cpu|W_alu_result[30]~29_combout ;
wire \cpu|cpu|W_rf_wr_data[30]~30_combout ;
wire \cpu|cpu|d_writedata[29]~5_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[29]~46_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[29]~47_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~29_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \cpu|cpu|Add1~92_combout ;
wire \cpu|cpu|E_logic_result[29]~21_combout ;
wire \cpu|cpu|W_alu_result[29]~27_combout ;
wire \cpu|cpu|W_rf_wr_data[29]~26_combout ;
wire \cpu|cpu|E_src2[28]~8_combout ;
wire \cpu|cpu|Add1~59_combout ;
wire \cpu|cpu|Add1~90_combout ;
wire \cpu|cpu|E_logic_result[28]~23_combout ;
wire \cpu|cpu|W_alu_result[28]~25_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~24_combout ;
wire \cpu|cpu|d_writedata[26]~2_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26_combout ;
wire \cpu|cpu|d_writedata[27]~3_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \cpu|cpu|d_writedata[28]~4_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~28_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[28]~38_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[28]~39_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \cpu|cpu|W_rf_wr_data[28]~22_combout ;
wire \cpu|cpu|E_src2[27]~10_combout ;
wire \cpu|cpu|E_logic_result[27]~25_combout ;
wire \cpu|cpu|Add1~88_combout ;
wire \cpu|cpu|W_alu_result[27]~23_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[27]~30_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[27]~31_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~9_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~8_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \cpu|cpu|W_rf_wr_data[27]~18_combout ;
wire \cpu|cpu|E_src2[26]~12_combout ;
wire \cpu|cpu|E_logic_result[26]~27_combout ;
wire \cpu|cpu|Add1~86_combout ;
wire \cpu|cpu|W_alu_result[26]~21_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[26]~22_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[26]~23_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~6_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~5_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~7_combout ;
wire \cpu|cpu|W_rf_wr_data[26]~14_combout ;
wire \cpu|cpu|R_src1[25]~48_combout ;
wire \cpu|cpu|Add1~84_combout ;
wire \cpu|cpu|E_logic_result[25]~29_combout ;
wire \cpu|cpu|W_alu_result[25]~19_combout ;
wire \cpu|cpu|W_rf_wr_data[25]~10_combout ;
wire \cpu|cpu|d_writedata[24]~0_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[24]~6_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[24]~7_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~0_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~1_combout ;
wire \cpu|cpu|Add1~82_combout ;
wire \cpu|cpu|E_logic_result[24]~31_combout ;
wire \cpu|cpu|W_alu_result[24]~17_combout ;
wire \cpu|cpu|W_rf_wr_data[24]~5_combout ;
wire \cpu|cpu|R_src1[23]~37_combout ;
wire \cpu|cpu|Add1~80_combout ;
wire \cpu|cpu|E_logic_result[23]~16_combout ;
wire \cpu|cpu|W_alu_result[23]~30_combout ;
wire \cpu|cpu|W_rf_wr_data[23]~33_combout ;
wire \cpu|cpu|R_src1[22]~39_combout ;
wire \cpu|cpu|Add1~78_combout ;
wire \cpu|cpu|E_logic_result[22]~18_combout ;
wire \cpu|cpu|W_alu_result[22]~28_combout ;
wire \cpu|cpu|W_rf_wr_data[22]~29_combout ;
wire \cpu|cpu|E_st_data[23]~15_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~17_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[21]~44_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[21]~45_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[21]~24_combout ;
wire \cpu|cpu|av_ld_byte2_data[5]~5_combout ;
wire \cpu|cpu|Add1~76_combout ;
wire \cpu|cpu|E_logic_result[21]~20_combout ;
wire \cpu|cpu|W_alu_result[21]~26_combout ;
wire \cpu|cpu|W_rf_wr_data[21]~25_combout ;
wire \cpu|cpu|E_st_data[21]~11_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~18_combout ;
wire \cpu|cpu|av_ld_byte2_data[4]~4_combout ;
wire \cpu|cpu|Add1~74_combout ;
wire \cpu|cpu|E_logic_result[20]~22_combout ;
wire \cpu|cpu|W_alu_result[20]~24_combout ;
wire \cpu|cpu|W_rf_wr_data[20]~21_combout ;
wire \cpu|cpu|E_st_data[20]~9_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~18_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~19_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[19]~28_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[19]~29_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[19]~15_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[19]~16_combout ;
wire \cpu|cpu|av_ld_byte2_data[3]~3_combout ;
wire \cpu|cpu|Add1~72_combout ;
wire \cpu|cpu|E_logic_result[19]~24_combout ;
wire \cpu|cpu|W_alu_result[19]~22_combout ;
wire \cpu|cpu|W_rf_wr_data[19]~17_combout ;
wire \cpu|cpu|E_st_data[19]~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~19_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~20_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[18]~11_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[18]~12_combout ;
wire \cpu|cpu|av_ld_byte2_data[2]~2_combout ;
wire \cpu|cpu|Add1~70_combout ;
wire \cpu|cpu|E_logic_result[18]~26_combout ;
wire \cpu|cpu|W_alu_result[18]~20_combout ;
wire \cpu|cpu|W_rf_wr_data[18]~13_combout ;
wire \cpu|cpu|d_writedata[25]~1_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[25]~14_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[25]~15_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~3_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~2_combout ;
wire \cpu|cpu|av_ld_byte3_data_nxt~4_combout ;
wire \cpu|cpu|W_rf_wr_data[17]~9_combout ;
wire \cpu|cpu|E_st_data[18]~5_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18]~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~20_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~7_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[16]~2_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[16]~4_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[16]~5_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[16]~3_combout ;
wire \cpu|cpu|av_ld_byte2_data[0]~0_combout ;
wire \cpu|cpu|W_rf_wr_data[16]~4_combout ;
wire \cpu|cpu|E_st_data[22]~13_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[22]~52_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[22]~53_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[22]~28_combout ;
wire \cpu|cpu|av_ld_byte2_data[6]~6_combout ;
wire \cpu|cpu|av_ld_byte1_data_en~0_combout ;
wire \cpu|cpu|W_rf_wr_data[14]~28_combout ;
wire \cpu|cpu|E_st_data[12]~8_combout ;
wire \sys_clk_timer|internal_counter[28]~89 ;
wire \sys_clk_timer|internal_counter[29]~90_combout ;
wire \sys_clk_timer|counter_snapshot[29]~feeder_combout ;
wire \sys_clk_timer|read_mux_out[13]~33_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[13]~21_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[13]~42_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[13]~43_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[13]~22_combout ;
wire \cpu|cpu|av_ld_byte1_data[5]~5_combout ;
wire \cpu|cpu|W_rf_wr_data[13]~24_combout ;
wire \cpu|cpu|R_src1[0]~35_combout ;
wire \cpu|cpu|Add1~8_combout ;
wire \cpu|cpu|E_mem_byte_en[2]~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~56_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~68_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~72_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~64_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~70_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~82_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~80_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~76_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~78_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~13_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9]~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~12_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]~5_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~27_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~15_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5]~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~40_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0]~5_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~10_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~12_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~15_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~17_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~19_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~27_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~10_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~8_combout ;
wire \sys_clk_timer|read_mux_out[12]~25_combout ;
wire \sys_clk_timer|read_mux_out~26_combout ;
wire \sys_clk_timer|read_mux_out[12]~27_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[12]~34_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[12]~35_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[12]~18_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[12]~19_combout ;
wire \cpu|cpu|av_ld_byte1_data[4]~4_combout ;
wire \cpu|cpu|W_rf_wr_data[12]~20_combout ;
wire \cpu|cpu|E_st_data[11]~6_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[11]~26_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[11]~27_combout ;
wire \sys_clk_timer|read_mux_out[11]~19_combout ;
wire \sys_clk_timer|read_mux_out~20_combout ;
wire \sys_clk_timer|counter_snapshot[27]~feeder_combout ;
wire \sys_clk_timer|read_mux_out[11]~21_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[11]~13_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~5_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[11]~14_combout ;
wire \cpu|cpu|av_ld_byte1_data[3]~3_combout ;
wire \cpu|cpu|W_rf_wr_data[11]~16_combout ;
wire \cpu|cpu|R_src1[1]~34_combout ;
wire \cpu|cpu|Add1~10_combout ;
wire \cpu|cpu|E_mem_byte_en[0]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~13_combout ;
wire \sys_clk_timer|read_mux_out~15_combout ;
wire \sys_clk_timer|read_mux_out[10]~14_combout ;
wire \sys_clk_timer|counter_snapshot[26]~feeder_combout ;
wire \sys_clk_timer|read_mux_out[10]~16_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[10]~18_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[10]~19_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[10]~9_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[10]~10_combout ;
wire \cpu|cpu|av_ld_byte1_data[2]~2_combout ;
wire \cpu|cpu|W_rf_wr_data[10]~12_combout ;
wire \cpu|cpu|E_src1[14]~4_combout ;
wire \cpu|cpu|F_pc_plus_one[8]~17 ;
wire \cpu|cpu|F_pc_plus_one[9]~19 ;
wire \cpu|cpu|F_pc_plus_one[10]~21 ;
wire \cpu|cpu|F_pc_plus_one[11]~23 ;
wire \cpu|cpu|F_pc_plus_one[12]~24_combout ;
wire \cpu|cpu|R_src2_lo[14]~9_combout ;
wire \cpu|cpu|E_logic_result[14]~4_combout ;
wire \cpu|cpu|W_alu_result[14]~4_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[9]~10_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[9]~11_combout ;
wire \sys_clk_timer|counter_snapshot[9]~3_combout ;
wire \sys_clk_timer|read_mux_out~10_combout ;
wire \sys_clk_timer|period_l_register[9]~6_combout ;
wire \sys_clk_timer|read_mux_out[9]~9_combout ;
wire \sys_clk_timer|counter_snapshot[25]~feeder_combout ;
wire \sys_clk_timer|read_mux_out[9]~11_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[9]~5_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[9]~6_combout ;
wire \cpu|cpu|av_ld_byte1_data[1]~1_combout ;
wire \cpu|cpu|W_rf_wr_data[9]~8_combout ;
wire \cpu|cpu|E_st_data[17]~3_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a113~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[17]~42_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[17]~43_combout ;
wire \cpu|cpu|F_iw[17]~35_combout ;
wire \cpu|cpu|F_iw[17]~58_combout ;
wire \cpu|cpu|E_src1[13]~5_combout ;
wire \cpu|cpu|F_pc_plus_one[11]~22_combout ;
wire \cpu|cpu|E_logic_result[13]~12_combout ;
wire \cpu|cpu|W_alu_result[13]~5_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[15]~58_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[15]~59_combout ;
wire \sys_clk_timer|period_l_register[15]~8_combout ;
wire \sys_clk_timer|read_mux_out[15]~43_combout ;
wire \sys_clk_timer|counter_snapshot[15]~8_combout ;
wire \sys_clk_timer|read_mux_out~44_combout ;
wire \sys_clk_timer|internal_counter[30]~93 ;
wire \sys_clk_timer|internal_counter[31]~94_combout ;
wire \sys_clk_timer|read_mux_out[15]~45_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[15]~30_combout ;
wire \jtag_uart|rvalid~0_combout ;
wire \jtag_uart|rvalid~q ;
wire \mm_interconnect_0|rsp_mux|src_data[15]~29_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[15]~31_combout ;
wire \cpu|cpu|av_ld_byte1_data[7]~7_combout ;
wire \cpu|cpu|av_fill_bit~0_combout ;
wire \sys_clk_timer|period_l_register[8]~1_combout ;
wire \sys_clk_timer|read_mux_out[8]~3_combout ;
wire \sys_clk_timer|counter_snapshot[8]~1_combout ;
wire \sys_clk_timer|read_mux_out~4_combout ;
wire \sys_clk_timer|read_mux_out[8]~5_combout ;
wire \jtag_uart|pause_irq~0_combout ;
wire \jtag_uart|pause_irq~q ;
wire \jtag_uart|ien_AF~feeder_combout ;
wire \jtag_uart|ien_AF~q ;
wire \jtag_uart|Add0~1 ;
wire \jtag_uart|Add0~3 ;
wire \jtag_uart|Add0~5 ;
wire \jtag_uart|Add0~7 ;
wire \jtag_uart|Add0~9 ;
wire \jtag_uart|Add0~11 ;
wire \jtag_uart|Add0~12_combout ;
wire \jtag_uart|Add0~0_combout ;
wire \jtag_uart|Add0~2_combout ;
wire \jtag_uart|Add0~4_combout ;
wire \jtag_uart|LessThan1~0_combout ;
wire \jtag_uart|Add0~6_combout ;
wire \jtag_uart|Add0~8_combout ;
wire \jtag_uart|LessThan1~1_combout ;
wire \jtag_uart|Add0~10_combout ;
wire \jtag_uart|LessThan1~2_combout ;
wire \jtag_uart|fifo_AF~q ;
wire \jtag_uart|av_readdata[8]~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[8]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~14_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[8]~2_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[8]~3_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[8]~1_combout ;
wire \cpu|cpu|av_ld_byte1_data[0]~0_combout ;
wire \cpu|cpu|W_rf_wr_data[8]~3_combout ;
wire \cpu|cpu|d_writedata[31]~7_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a127~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a95~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ;
wire \cpu|cpu|F_iw[31]~55_combout ;
wire \cpu|cpu|E_src1[12]~6_combout ;
wire \cpu|cpu|F_pc_plus_one[10]~20_combout ;
wire \cpu|cpu|Add1~44_combout ;
wire \cpu|cpu|E_logic_result[12]~5_combout ;
wire \cpu|cpu|W_alu_result[12]~6_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[7]~56_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[7]~57_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[7]~35_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~15_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[7]~36_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[7]~40_combout ;
wire \cpu|cpu|av_ld_byte0_data[2]~0_combout ;
wire \cpu|cpu|W_rf_wr_data[7]~31_combout ;
wire \cpu|cpu|d_writedata[6]~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read2~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1~q ;
wire \jtag_uart|r_val~0_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart|fifo_wr~0_combout ;
wire \jtag_uart|fifo_wr~q ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \jtag_uart|av_readdata[6]~7_combout ;
wire \sys_clk_timer|counter_snapshot[6]~6_combout ;
wire \sys_clk_timer|read_mux_out~35_combout ;
wire \sys_clk_timer|period_l_register[6]~5_combout ;
wire \sys_clk_timer|read_mux_out[6]~34_combout ;
wire \sys_clk_timer|read_mux_out[6]~36_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[6]~31_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[6]~48_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[6]~49_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[6]~32_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[6]~30_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[6]~33_combout ;
wire \cpu|cpu|W_rf_wr_data[6]~27_combout ;
wire \cpu|cpu|d_writedata[30]~6_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a126~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ;
wire \cpu|cpu|F_iw[30]~52_combout ;
wire \cpu|cpu|F_iw[30]~53_combout ;
wire \cpu|cpu|E_src1[11]~7_combout ;
wire \cpu|cpu|F_pc_plus_one[9]~18_combout ;
wire \cpu|cpu|Add1~42_combout ;
wire \cpu|cpu|E_logic_result[11]~6_combout ;
wire \cpu|cpu|W_alu_result[11]~7_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[5]~40_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[5]~41_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[5]~28_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~9_combout ;
wire \jtag_uart|av_readdata[5]~6_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[5]~27_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[5]~29_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[5]~39_combout ;
wire \cpu|cpu|W_rf_wr_data[5]~23_combout ;
wire \cpu|cpu|d_writedata[1]~feeder_combout ;
wire \sys_clk_timer|counter_is_running~0_combout ;
wire \sys_clk_timer|counter_is_running~1_combout ;
wire \sys_clk_timer|counter_is_running~q ;
wire \sys_clk_timer|always0~1_combout ;
wire \sys_clk_timer|Equal0~6_combout ;
wire \sys_clk_timer|Equal0~7_combout ;
wire \sys_clk_timer|Equal0~8_combout ;
wire \sys_clk_timer|Equal0~9_combout ;
wire \sys_clk_timer|Equal0~5_combout ;
wire \sys_clk_timer|Equal0~10_combout ;
wire \sys_clk_timer|always0~0_combout ;
wire \sys_clk_timer|internal_counter[0]~33 ;
wire \sys_clk_timer|internal_counter[1]~34_combout ;
wire \sys_clk_timer|period_l_register[1]~2_combout ;
wire \sys_clk_timer|internal_counter[1]~35 ;
wire \sys_clk_timer|internal_counter[2]~36_combout ;
wire \sys_clk_timer|period_l_register[2]~3_combout ;
wire \sys_clk_timer|internal_counter[2]~37 ;
wire \sys_clk_timer|internal_counter[3]~38_combout ;
wire \sys_clk_timer|period_l_register[3]~4_combout ;
wire \sys_clk_timer|internal_counter[3]~39 ;
wire \sys_clk_timer|internal_counter[4]~40_combout ;
wire \sys_clk_timer|internal_counter[4]~41 ;
wire \sys_clk_timer|internal_counter[5]~42_combout ;
wire \sys_clk_timer|internal_counter[5]~43 ;
wire \sys_clk_timer|internal_counter[6]~44_combout ;
wire \sys_clk_timer|internal_counter[6]~45 ;
wire \sys_clk_timer|internal_counter[7]~46_combout ;
wire \sys_clk_timer|internal_counter[7]~47 ;
wire \sys_clk_timer|internal_counter[8]~48_combout ;
wire \sys_clk_timer|internal_counter[8]~49 ;
wire \sys_clk_timer|internal_counter[9]~50_combout ;
wire \sys_clk_timer|internal_counter[9]~51 ;
wire \sys_clk_timer|internal_counter[10]~52_combout ;
wire \sys_clk_timer|internal_counter[10]~53 ;
wire \sys_clk_timer|internal_counter[11]~54_combout ;
wire \sys_clk_timer|internal_counter[11]~55 ;
wire \sys_clk_timer|internal_counter[12]~56_combout ;
wire \sys_clk_timer|internal_counter[12]~57 ;
wire \sys_clk_timer|internal_counter[13]~58_combout ;
wire \sys_clk_timer|internal_counter[13]~59 ;
wire \sys_clk_timer|internal_counter[14]~60_combout ;
wire \sys_clk_timer|internal_counter[14]~61 ;
wire \sys_clk_timer|internal_counter[15]~62_combout ;
wire \sys_clk_timer|internal_counter[15]~63 ;
wire \sys_clk_timer|internal_counter[16]~64_combout ;
wire \sys_clk_timer|internal_counter[16]~65 ;
wire \sys_clk_timer|internal_counter[17]~66_combout ;
wire \sys_clk_timer|internal_counter[17]~67 ;
wire \sys_clk_timer|internal_counter[18]~68_combout ;
wire \sys_clk_timer|internal_counter[18]~69 ;
wire \sys_clk_timer|internal_counter[19]~70_combout ;
wire \sys_clk_timer|internal_counter[19]~71 ;
wire \sys_clk_timer|internal_counter[20]~72_combout ;
wire \sys_clk_timer|read_mux_out~23_combout ;
wire \sys_clk_timer|read_mux_out[4]~24_combout ;
wire \jtag_uart|av_readdata[4]~5_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[4]~24_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[4]~32_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[4]~33_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[4]~25_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[4]~23_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[4]~26_combout ;
wire \cpu|cpu|W_rf_wr_data[4]~19_combout ;
wire \cpu|cpu|R_src2_lo[8]~15_combout ;
wire \cpu|cpu|E_logic_result[8]~9_combout ;
wire \cpu|cpu|W_alu_result[8]~10_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[3]~24_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[3]~25_combout ;
wire \sys_clk_timer|Equal6~4_combout ;
wire \sys_clk_timer|counter_snapshot[3]~5_combout ;
wire \sys_clk_timer|read_mux_out[3]~18_combout ;
wire \sys_clk_timer|control_register[3]~feeder_combout ;
wire \sys_clk_timer|read_mux_out[3]~17_combout ;
wire \sys_clk_timer|Equal6~5_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[3]~21_combout ;
wire \jtag_uart|av_readdata[3]~4_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[3]~20_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[3]~22_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[3]~38_combout ;
wire \cpu|cpu|W_rf_wr_data[3]~15_combout ;
wire \cpu|cpu|R_src2_lo[5]~0_combout ;
wire \cpu|cpu|E_logic_result[5]~0_combout ;
wire \cpu|cpu|W_alu_result[5]~13_combout ;
wire \mm_interconnect_0|router|Equal4~0_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ;
wire \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|router|Equal3~0_combout ;
wire \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \cpu|cpu|E_logic_result[1]~28_combout ;
wire \cpu|cpu|W_alu_result[1]~18_combout ;
wire \cpu|cpu|E_logic_result[0]~30_combout ;
wire \cpu|cpu|W_alu_result[0]~16_combout ;
wire \cpu|cpu|av_ld_rshift8~0_combout ;
wire \jtag_uart|av_readdata[2]~3_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[2]~17_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[2]~16_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[2]~17_combout ;
wire \sys_clk_timer|counter_snapshot[2]~4_combout ;
wire \sys_clk_timer|read_mux_out[2]~13_combout ;
wire \sys_clk_timer|read_mux_out[2]~12_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[2]~18_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[2]~19_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[2]~37_combout ;
wire \cpu|cpu|W_rf_wr_data[2]~11_combout ;
wire \cpu|cpu|E_st_data[10]~4_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a106~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a74~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[10]~26_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[10]~27_combout ;
wire \cpu|cpu|F_iw[10]~23_combout ;
wire \cpu|cpu|F_iw[10]~24_combout ;
wire \cpu|cpu|Equal135~0_combout ;
wire \cpu|cpu|Equal135~1_combout ;
wire \cpu|cpu|E_wrctl_status~0_combout ;
wire \cpu|cpu|W_ienable_reg[1]~feeder_combout ;
wire \cpu|cpu|D_op_wrctl~combout ;
wire \cpu|cpu|R_ctrl_wrctl_inst~q ;
wire \cpu|cpu|W_ienable_reg_nxt~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ;
wire \cpu|cpu|W_ipending_reg_nxt[1]~0_combout ;
wire \cpu|cpu|E_control_rd_data[1]~4_combout ;
wire \cpu|cpu|E_control_rd_data[1]~5_combout ;
wire \cpu|cpu|W_rf_wr_data[1]~6_combout ;
wire \jtag_uart|av_readdata[1]~2_combout ;
wire \sys_clk_timer|Equal6~0_combout ;
wire \sys_clk_timer|read_mux_out[1]~8_combout ;
wire \sys_clk_timer|counter_snapshot[1]~2_combout ;
wire \sys_clk_timer|read_mux_out[1]~7_combout ;
wire \sys_clk_timer|read_mux_out[1]~6_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[1]~14_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[1]~8_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[1]~9_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[1]~15_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[1]~13_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[1]~16_combout ;
wire \cpu|cpu|W_rf_wr_data[1]~7_combout ;
wire \cpu|cpu|R_src2_lo[13]~10_combout ;
wire \cpu|cpu|Add1~24_combout ;
wire \cpu|cpu|Add1~46_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[11]~9_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[24]~48_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a120~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[24]~49_combout ;
wire \cpu|cpu|F_iw[24]~41_combout ;
wire \cpu|cpu|R_src2_lo[10]~13_combout ;
wire \cpu|cpu|Add1~27_combout ;
wire \cpu|cpu|Add1~40_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[8]~13_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a93~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a125~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ;
wire \cpu|cpu|F_iw[29]~50_combout ;
wire \cpu|cpu|F_iw[29]~51_combout ;
wire \cpu|cpu|E_src1[9]~9_combout ;
wire \cpu|cpu|F_pc_plus_one[7]~14_combout ;
wire \cpu|cpu|E_logic_result[9]~8_combout ;
wire \cpu|cpu|W_alu_result[9]~9_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~53_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~23_combout ;
wire \cpu|cpu|F_iw[23]~38_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a87~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a119~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[23]~46_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[23]~47_combout ;
wire \cpu|cpu|F_iw[23]~39_combout ;
wire \cpu|cpu|R_src2_lo[9]~14_combout ;
wire \cpu|cpu|Add1~28_combout ;
wire \cpu|cpu|Add1~38_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[7]~14_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a124~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a92~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ;
wire \cpu|cpu|F_iw[28]~48_combout ;
wire \cpu|cpu|F_iw[28]~49_combout ;
wire \cpu|cpu|E_src1[8]~10_combout ;
wire \cpu|cpu|F_pc_plus_one[6]~12_combout ;
wire \cpu|cpu|Add1~36_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[6]~15_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[22]~44_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a118~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[22]~45_combout ;
wire \cpu|cpu|F_iw[22]~36_combout ;
wire \cpu|cpu|F_iw[22]~37_combout ;
wire \cpu|cpu|R_src2_lo[7]~16_combout ;
wire \cpu|cpu|Add1~30_combout ;
wire \cpu|cpu|Add1~34_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[5]~16_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a91~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a123~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ;
wire \cpu|cpu|F_iw[27]~47_combout ;
wire \cpu|cpu|E_src1[6]~12_combout ;
wire \cpu|cpu|E_logic_result[6]~11_combout ;
wire \cpu|cpu|W_alu_result[6]~12_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29]~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~50_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~48_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~26_combout ;
wire \cpu|cpu|F_iw[26]~44_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a122~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[26]~52_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[26]~53_combout ;
wire \cpu|cpu|F_iw[26]~45_combout ;
wire \cpu|cpu|D_dst_regnum[4]~3_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ;
wire \cpu|cpu|D_dst_regnum[4]~4_combout ;
wire \cpu|cpu|E_src1[4]~14_combout ;
wire \cpu|cpu|F_pc_plus_one[2]~4_combout ;
wire \cpu|cpu|E_logic_result[4]~13_combout ;
wire \cpu|cpu|W_alu_result[4]~14_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~6_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a77~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a109~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[13]~12_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[13]~13_combout ;
wire \cpu|cpu|F_iw[13]~14_combout ;
wire \cpu|cpu|Equal62~4_combout ;
wire \cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \cpu|cpu|Equal0~11_combout ;
wire \cpu|cpu|R_src2_use_imm~0_combout ;
wire \cpu|cpu|R_src2_use_imm~1_combout ;
wire \cpu|cpu|R_src2_use_imm~q ;
wire \cpu|cpu|R_src2_lo[6]~17_combout ;
wire \cpu|cpu|Add1~31_combout ;
wire \cpu|cpu|Add1~32_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[4]~17_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a110~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a78~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[14]~20_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[14]~21_combout ;
wire \cpu|cpu|F_iw[14]~19_combout ;
wire \cpu|cpu|F_iw[14]~56_combout ;
wire \cpu|cpu|E_src1[10]~8_combout ;
wire \cpu|cpu|E_logic_result[10]~7_combout ;
wire \cpu|cpu|W_alu_result[10]~8_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~25_combout ;
wire \cpu|cpu|F_iw[25]~42_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a89~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[25]~50_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a121~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[25]~51_combout ;
wire \cpu|cpu|F_iw[25]~43_combout ;
wire \cpu|cpu|D_dst_regnum[3]~5_combout ;
wire \cpu|cpu|D_dst_regnum[3]~6_combout ;
wire \cpu|cpu|E_src1[5]~13_combout ;
wire \cpu|cpu|F_pc_plus_one[3]~6_combout ;
wire \cpu|cpu|Add1~18_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[3]~0_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a103~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[7]~30_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a71~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[7]~31_combout ;
wire \cpu|cpu|F_iw[7]~27_combout ;
wire \cpu|cpu|F_iw[7]~28_combout ;
wire \cpu|cpu|E_src1[3]~15_combout ;
wire \cpu|cpu|F_pc_plus_one[1]~2_combout ;
wire \cpu|cpu|E_logic_result[3]~14_combout ;
wire \cpu|cpu|W_alu_result[3]~15_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~44_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~46_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~42_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~8_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~4_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a68~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[4]~8_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a100~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[4]~9_combout ;
wire \cpu|cpu|F_iw[4]~12_combout ;
wire \cpu|cpu|D_ctrl_b_is_dst~0_combout ;
wire \cpu|cpu|D_ctrl_b_is_dst~1_combout ;
wire \cpu|cpu|D_ctrl_b_is_dst~2_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~21_combout ;
wire \cpu|cpu|Equal62~2_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ;
wire \cpu|cpu|D_dst_regnum[4]~9_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ;
wire \cpu|cpu|D_dst_regnum[4]~10_combout ;
wire \cpu|cpu|D_dst_regnum[2]~11_combout ;
wire \cpu|cpu|d_writedata[0]~feeder_combout ;
wire \cpu|cpu|W_ienable_reg[0]~feeder_combout ;
wire \sys_clk_timer|status_wr_strobe~2_combout ;
wire \sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ;
wire \sys_clk_timer|timeout_occurred~0_combout ;
wire \sys_clk_timer|timeout_occurred~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ;
wire \cpu|cpu|W_ipending_reg_nxt[0]~1_combout ;
wire \cpu|cpu|E_wrctl_status~1_combout ;
wire \cpu|cpu|E_wrctl_bstatus~0_combout ;
wire \cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \cpu|cpu|W_bstatus_reg~q ;
wire \cpu|cpu|D_op_cmpge~4_combout ;
wire \cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \cpu|cpu|D_op_eret~combout ;
wire \cpu|cpu|D_ctrl_exception~7_combout ;
wire \cpu|cpu|D_ctrl_exception~6_combout ;
wire \cpu|cpu|D_ctrl_exception~11_combout ;
wire \cpu|cpu|D_ctrl_exception~8_combout ;
wire \cpu|cpu|D_ctrl_exception~9_combout ;
wire \cpu|cpu|R_ctrl_exception~q ;
wire \cpu|cpu|E_wrctl_estatus~0_combout ;
wire \cpu|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \cpu|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \cpu|cpu|W_estatus_reg~q ;
wire \cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \cpu|cpu|W_status_reg_pie~q ;
wire \cpu|cpu|D_iw[31]~0_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a114~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a82~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[18]~40_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[18]~41_combout ;
wire \cpu|cpu|F_iw[18]~34_combout ;
wire \cpu|cpu|F_iw[18]~57_combout ;
wire \cpu|cpu|D_dst_regnum[1]~1_combout ;
wire \cpu|cpu|D_dst_regnum[1]~0_combout ;
wire \cpu|cpu|D_dst_regnum[1]~2_combout ;
wire \cpu|cpu|E_src1[17]~1_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[15]~4_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[15]~5_combout ;
wire \cpu|cpu|F_pc_plus_one[13]~27 ;
wire \cpu|cpu|F_pc_plus_one[14]~29 ;
wire \cpu|cpu|F_pc_plus_one[15]~30_combout ;
wire \cpu|cpu|Add1~54_combout ;
wire \cpu|cpu|E_logic_result[17]~1_combout ;
wire \cpu|cpu|W_alu_result[17]~1_combout ;
wire \mm_interconnect_0|router|Equal0~0_combout ;
wire \mm_interconnect_0|router|Equal0~1_combout ;
wire \mm_interconnect_0|router|src_channel[5]~0_combout ;
wire \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout ;
wire \mem|wren2~0_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[0]~0_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a96~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[0]~1_combout ;
wire \cpu|cpu|F_iw[0]~6_combout ;
wire \cpu|cpu|F_iw[0]~7_combout ;
wire \cpu|cpu|Equal0~2_combout ;
wire \cpu|cpu|D_logic_op_raw[1]~0_combout ;
wire \cpu|cpu|D_logic_op[1]~0_combout ;
wire \cpu|cpu|E_logic_result[16]~2_combout ;
wire \cpu|cpu|W_alu_result[16]~2_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a65~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a97~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[1]~2_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[1]~3_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \cpu|cpu|F_iw[1]~8_combout ;
wire \cpu|cpu|Equal0~15_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ;
wire \cpu|cpu|D_dst_regnum[0]~7_combout ;
wire \cpu|cpu|D_dst_regnum[0]~8_combout ;
wire \cpu|cpu|d_writedata[3]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a99~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[3]~6_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a67~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[3]~7_combout ;
wire \cpu|cpu|F_iw[3]~11_combout ;
wire \cpu|cpu|D_ctrl_mem8~0_combout ;
wire \cpu|cpu|d_byteenable[2]~0_combout ;
wire \cpu|cpu|E_st_data[16]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~62_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~36_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~38_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~58_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~34_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~32_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \jtag_uart|av_readdata[0]~1_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[0]~8_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[0]~9_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[0]~0_combout ;
wire \mem|the_altsyncram|auto_generated|mux5|result_node[0]~1_combout ;
wire \sys_clk_timer|read_mux_out[0]~0_combout ;
wire \sys_clk_timer|read_mux_out[0]~2_combout ;
wire \sys_clk_timer|counter_snapshot[0]~0_combout ;
wire \sys_clk_timer|read_mux_out[0]~1_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[0]~10_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[0]~11_combout ;
wire \cpu|cpu|av_ld_byte0_data_nxt[0]~12_combout ;
wire \cpu|cpu|E_control_rd_data[0]~0_combout ;
wire \cpu|cpu|E_control_rd_data[0]~1_combout ;
wire \cpu|cpu|E_control_rd_data[0]~2_combout ;
wire \cpu|cpu|E_control_rd_data[0]~3_combout ;
wire \cpu|cpu|W_rf_wr_data[0]~1_combout ;
wire \cpu|cpu|D_logic_op_raw[0]~1_combout ;
wire \cpu|cpu|E_logic_result[15]~3_combout ;
wire \cpu|cpu|Equal127~0_combout ;
wire \cpu|cpu|Equal127~2_combout ;
wire \cpu|cpu|E_logic_result[2]~15_combout ;
wire \cpu|cpu|Equal127~3_combout ;
wire \cpu|cpu|Equal127~1_combout ;
wire \cpu|cpu|Equal127~4_combout ;
wire \cpu|cpu|Equal127~8_combout ;
wire \cpu|cpu|Equal127~5_combout ;
wire \cpu|cpu|Equal127~6_combout ;
wire \cpu|cpu|Equal127~7_combout ;
wire \cpu|cpu|Equal127~9_combout ;
wire \cpu|cpu|E_cmp_result~0_combout ;
wire \cpu|cpu|Add1~97 ;
wire \cpu|cpu|Add1~98_combout ;
wire \cpu|cpu|E_cmp_result~1_combout ;
wire \cpu|cpu|W_cmp_result~q ;
wire \cpu|cpu|W_rf_wr_data[0]~0_combout ;
wire \cpu|cpu|W_rf_wr_data[0]~2_combout ;
wire \cpu|cpu|R_src2_lo[4]~3_combout ;
wire \cpu|cpu|Add1~1_combout ;
wire \cpu|cpu|Add1~16_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[2]~1_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a98~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[2]~4_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[2]~5_combout ;
wire \cpu|cpu|F_iw[2]~9_combout ;
wire \cpu|cpu|F_iw[2]~10_combout ;
wire \cpu|cpu|D_wr_dst_reg~1_combout ;
wire \cpu|cpu|Equal0~18_combout ;
wire \cpu|cpu|D_wr_dst_reg~0_combout ;
wire \cpu|cpu|D_wr_dst_reg~2_combout ;
wire \cpu|cpu|R_wr_dst_reg~q ;
wire \cpu|cpu|W_rf_wren~combout ;
wire \cpu|cpu|E_src1[7]~11_combout ;
wire \cpu|cpu|E_logic_result[7]~10_combout ;
wire \cpu|cpu|W_alu_result[7]~11_combout ;
wire \mm_interconnect_0|router|Equal1~1_combout ;
wire \mm_interconnect_0|router|Equal1~0_combout ;
wire \mm_interconnect_0|router|Equal1~2_combout ;
wire \sys_clk_timer|period_l_wr_strobe~2_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ;
wire \mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ;
wire \mm_interconnect_0|cpu_data_master_translator|write_accepted~q ;
wire \jtag_uart|always2~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~12_combout ;
wire \cpu|cpu|F_iw[9]~21_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a105~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a73~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[9]~24_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[9]~25_combout ;
wire \cpu|cpu|F_iw[9]~22_combout ;
wire \cpu|cpu|R_src2_lo[3]~4_combout ;
wire \cpu|cpu|Add1~2_combout ;
wire \cpu|cpu|Add1~14_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[1]~2_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a104~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[8]~28_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[8]~29_combout ;
wire \cpu|cpu|F_iw[8]~25_combout ;
wire \cpu|cpu|F_iw[8]~26_combout ;
wire \cpu|cpu|R_src2_lo[2]~5_combout ;
wire \cpu|cpu|Add1~3_combout ;
wire \cpu|cpu|Add1~12_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[0]~3_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a112~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[16]~14_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[16]~15_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \cpu|cpu|F_iw[16]~15_combout ;
wire \cpu|cpu|Equal62~1_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~3_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~4_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~2_combout ;
wire \cpu|cpu|E_alu_sub~0_combout ;
wire \cpu|cpu|E_alu_sub~q ;
wire \cpu|cpu|Add1~23_combout ;
wire \cpu|cpu|Add1~48_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[12]~8_combout ;
wire \cpu|cpu|F_pc_plus_one[12]~25 ;
wire \cpu|cpu|F_pc_plus_one[13]~26_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[13]~7_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a116~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a84~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[20]~36_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[20]~37_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~9_combout ;
wire \cpu|cpu|F_iw[20]~32_combout ;
wire \cpu|cpu|E_src1[16]~2_combout ;
wire \cpu|cpu|F_pc_plus_one[14]~28_combout ;
wire \cpu|cpu|Add1~52_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[14]~6_combout ;
wire \mem|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a69~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a101~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[5]~18_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[5]~19_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \cpu|cpu|F_iw[5]~18_combout ;
wire \cpu|cpu|Equal0~19_combout ;
wire \cpu|cpu|R_ctrl_br_uncond~q ;
wire \cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \cpu|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \cpu|cpu|F_pc_sel_nxt~0_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[9]~11_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[9]~12_combout ;
wire \cpu|cpu|i_read_nxt~0_combout ;
wire \cpu|cpu|i_read~q ;
wire \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|router_001|Equal0~0_combout ;
wire \mm_interconnect_0|cmd_demux_001|src0_valid~1_combout ;
wire \mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux|src2_valid~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ;
wire \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \cpu|cpu|F_valid~0_combout ;
wire \cpu|cpu|D_valid~q ;
wire \cpu|cpu|R_valid~q ;
wire \cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \cpu|cpu|av_ld_waiting_for_data~q ;
wire \cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \cpu|cpu|E_stall~3_combout ;
wire \cpu|cpu|E_stall~4_combout ;
wire \cpu|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \cpu|cpu|E_shift_rot_cnt[0]~6 ;
wire \cpu|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \cpu|cpu|E_shift_rot_cnt[1]~8 ;
wire \cpu|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \cpu|cpu|E_shift_rot_cnt[2]~10 ;
wire \cpu|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \cpu|cpu|E_shift_rot_cnt[3]~12 ;
wire \cpu|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \cpu|cpu|E_stall~1_combout ;
wire \cpu|cpu|E_stall~0_combout ;
wire \cpu|cpu|E_stall~2_combout ;
wire \cpu|cpu|E_stall~5_combout ;
wire \cpu|cpu|E_valid_from_R~0_combout ;
wire \cpu|cpu|E_valid_from_R~q ;
wire \cpu|cpu|W_valid~0_combout ;
wire \cpu|cpu|W_valid~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ;
wire \cpu|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \cpu|cpu|wait_for_one_post_bret_inst~q ;
wire \cpu|cpu|hbreak_pending_nxt~0_combout ;
wire \cpu|cpu|hbreak_pending~q ;
wire \cpu|cpu|hbreak_req~0_combout ;
wire \cpu|cpu|D_iw[31]~1_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~8_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a85~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a117~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ;
wire \cpu|cpu|F_iw[21]~31_combout ;
wire \cpu|cpu|R_src2_lo[15]~8_combout ;
wire \cpu|cpu|Add1~22_combout ;
wire \cpu|cpu|Add1~50_combout ;
wire \cpu|cpu|W_alu_result[15]~3_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a108~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[12]~16_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a76~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[12]~17_combout ;
wire \cpu|cpu|F_iw[12]~16_combout ;
wire \cpu|cpu|F_iw[12]~17_combout ;
wire \cpu|cpu|Equal62~8_combout ;
wire \cpu|cpu|hbreak_enabled~0_combout ;
wire \cpu|cpu|hbreak_enabled~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~60_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetrequest~q ;
wire \reset_reset_n~input_o ;
wire \rst_controller|merged_reset~0_combout ;
wire \rst_controller|merged_reset~0clkctrl_outclk ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \rst_controller|r_sync_rst_chain~1_combout ;
wire \rst_controller|r_sync_rst_chain~0_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \rst_controller|WideOr0~0_combout ;
wire \rst_controller|r_sync_rst~q ;
wire \rst_controller|r_sync_rst~clkctrl_outclk ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~11_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~7_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a111~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a79~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[15]~22_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[15]~23_combout ;
wire \cpu|cpu|F_iw[15]~20_combout ;
wire \cpu|cpu|D_op_opx_rsv17~0_combout ;
wire \cpu|cpu|D_ctrl_break~0_combout ;
wire \cpu|cpu|R_ctrl_break~q ;
wire \cpu|cpu|F_pc_sel_nxt.10~0_combout ;
wire \cpu|cpu|F_pc_no_crst_nxt[10]~10_combout ;
wire \mm_interconnect_0|router_001|Equal0~1_combout ;
wire \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ;
wire \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ;
wire \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a107~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a75~portadataout ;
wire \mem|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[11]~10_combout ;
wire \mem|the_altsyncram|auto_generated|mux4|result_node[11]~11_combout ;
wire \cpu|cpu|F_iw[11]~13_combout ;
wire \cpu|cpu|Equal0~7_combout ;
wire \cpu|cpu|D_ctrl_logic~combout ;
wire \cpu|cpu|R_ctrl_logic~q ;
wire \cpu|cpu|W_alu_result[2]~0_combout ;
wire \sem|run~0_combout ;
wire \sem|run~1_combout ;
wire \sem|run~q ;
wire \sem|colors~6_combout ;
wire \sem|colors~8_combout ;
wire \mm_interconnect_0|sem_ram_slave_translator|av_write~combout ;
wire \sem|contr[0]~0_combout ;
wire \sem|Decoder2~0_combout ;
wire \sem|divider[0]~0_combout ;
wire \sem|cntdiv[0]~8_combout ;
wire \sem|cntdiv[0]~9 ;
wire \sem|cntdiv[1]~10_combout ;
wire \sem|cntdiv[1]~11 ;
wire \sem|cntdiv[2]~12_combout ;
wire \sem|cntdiv[2]~13 ;
wire \sem|cntdiv[3]~14_combout ;
wire \sem|cntdiv[3]~15 ;
wire \sem|cntdiv[4]~16_combout ;
wire \sem|cntdiv[4]~17 ;
wire \sem|cntdiv[5]~18_combout ;
wire \sem|cntdiv[5]~19 ;
wire \sem|cntdiv[6]~20_combout ;
wire \sem|cntdiv[6]~21 ;
wire \sem|cntdiv[7]~22_combout ;
wire \sem|Equal0~3_combout ;
wire \sem|Equal0~0_combout ;
wire \sem|Equal0~2_combout ;
wire \sem|Equal0~1_combout ;
wire \sem|Equal0~4_combout ;
wire \sem|colors[1]~9_combout ;
wire \sem|colors~10_combout ;
wire \sem|WideOr0~0_combout ;
wire \sem|colors~7_combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata ;
wire [0:0] \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg ;
wire [31:0] \cpu|cpu|E_src2 ;
wire [37:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr ;
wire [31:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg ;
wire [0:0] \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg ;
wire [7:0] \sem|b2v_inst3|altsyncram_component|auto_generated|q_b ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [8:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address ;
wire [7:0] \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [31:0] \cpu|cpu|E_shift_rot_result ;
wire [7:0] \sem|cntdiv ;
wire [31:0] \cpu|cpu|W_control_rd_data ;
wire [7:0] \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata ;
wire [31:0] \cpu|cpu|W_ienable_reg ;
wire [2:0] \sem|colors ;
wire [10:0] \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift ;
wire [1:0] \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \cpu|cpu|d_writedata ;
wire [9:0] \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count ;
wire [31:0] \cpu|cpu|W_alu_result ;
wire [31:0] \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre ;
wire [31:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata ;
wire [31:0] \cpu|cpu|E_src1 ;
wire [4:0] \cpu|cpu|E_shift_rot_cnt ;
wire [31:0] \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [7:0] \cpu|cpu|av_ld_byte1_data ;
wire [31:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg ;
wire [5:0] \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [31:0] \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [1:0] \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used ;
wire [7:0] \cpu|cpu|av_ld_byte2_data ;
wire [31:0] \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre ;
wire [31:0] \sys_clk_timer|internal_counter ;
wire [0:0] \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [1:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out ;
wire [0:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [0:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [1:0] \cpu|cpu|R_logic_op ;
wire [1:0] \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter ;
wire [1:0] \sem|divider ;
wire [31:0] \cpu|cpu|W_ipending_reg ;
wire [4:0] \rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \cpu|cpu|av_ld_align_cycle ;
wire [3:0] \rst_controller|r_sync_rst_chain ;
wire [0:0] \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg ;
wire [1:0] \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [1:0] \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \mem|the_altsyncram|auto_generated|address_reg_a ;
wire [1:0] \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter ;
wire [31:0] \cpu|cpu|D_iw ;
wire [37:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [1:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir ;
wire [15:0] \cpu|cpu|F_pc ;
wire [7:0] \cpu|cpu|av_ld_byte0_data ;
wire [4:0] \cpu|cpu|R_dst_regnum ;
wire [10:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg ;
wire [7:0] \cpu|cpu|av_ld_byte3_data ;
wire [1:0] \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used ;
wire [3:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable ;
wire [93:0] \mm_interconnect_0|cmd_mux_002|src_data ;
wire [31:0] \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre ;
wire [15:0] \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre ;
wire [1:0] \mem|the_altsyncram|auto_generated|address_reg_b ;
wire [1:0] \cpu|cpu|R_compare_op ;
wire [31:0] \cpu|cpu|E_arith_src1 ;
wire [31:0] \jtag_uart|av_readdata ;
wire [31:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable ;
wire [3:0] \sys_clk_timer|control_register ;
wire [0:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [0:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [2:0] \mem|the_altsyncram|auto_generated|decode3|w_anode2182w ;
wire [3:0] \cpu|cpu|d_byteenable ;
wire [2:0] \mem|the_altsyncram|auto_generated|decode3|w_anode2190w ;
wire [2:0] \mem|the_altsyncram|auto_generated|decode3|w_anode2169w ;
wire [2:0] \mem|the_altsyncram|auto_generated|decode3|w_anode2198w ;
wire [93:0] \mm_interconnect_0|rsp_mux|src_data ;
wire [0:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [5:0] \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \sys_clk_timer|readdata ;
wire [5:0] \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [7:0] \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata ;
wire [5:0] \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [15:0] \sys_clk_timer|period_h_register ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [15:0] \sys_clk_timer|period_l_register ;
wire [31:0] \sys_clk_timer|counter_snapshot ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \sys_clk_timer|read_mux_out ;
wire [1:0] \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [8:0] \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \mem|the_altsyncram|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [35:0] \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;

assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [0] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [1] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [2] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [3] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [4] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [5] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [6] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \sem|b2v_inst3|altsyncram_component|auto_generated|q_b [7] = \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \mem|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a32~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a64~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a96~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a96~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a65~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a65~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a33~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a97~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a97~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a34~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a66~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a98~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a98~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a67~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a67~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a35~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a99~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a99~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a36~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a68~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a68~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a100~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a100~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a43~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a75~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a75~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a107~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a107~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a77~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a77~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a45~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a109~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a109~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a48~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a80~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a112~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a112~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a76~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a76~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a44~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a108~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a108~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a69~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a69~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a37~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a101~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a101~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a78~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a78~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a46~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a110~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a110~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a47~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a79~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a79~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a111~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a111~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a73~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a73~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a41~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a105~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a105~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a42~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a74~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a74~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a106~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a106~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a40~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a72~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a104~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a104~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a71~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a71~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a39~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a103~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a103~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a38~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a70~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a102~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a102~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a85~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a85~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a53~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a117~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a117~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a52~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a84~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a84~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a116~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a116~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a83~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a51~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a115~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a115~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a50~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a82~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a82~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a114~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a114~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a81~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a49~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a113~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a113~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a54~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a86~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a118~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a118~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a87~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a87~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a55~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a119~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a119~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a56~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a88~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a120~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a120~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a89~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a89~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a57~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a121~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a121~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a58~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a90~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a122~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a122~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a91~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a91~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a59~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a123~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a123~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a92~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a92~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a60~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a124~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a124~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a93~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a93~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a61~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a125~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a125~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a94~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a62~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a126~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a126~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a95~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a95~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a63~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a127~portadataout  = \mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \mem|the_altsyncram|auto_generated|ram_block1a127~PORTBDATAOUT0  = \mem|the_altsyncram|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [0] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [1] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [2] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [3] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [4] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [5] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [6] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [7] = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [9];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [10];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [11];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [12];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [13];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [14];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [15];
assign \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [16];

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \sem_export_red~output (
	.i(!\sem|colors [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sem_export_red),
	.obar());
// synopsys translate_off
defparam \sem_export_red~output .bus_hold = "false";
defparam \sem_export_red~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \sem_export_yellow~output (
	.i(\sem|colors [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sem_export_yellow),
	.obar());
// synopsys translate_off
defparam \sem_export_yellow~output .bus_hold = "false";
defparam \sem_export_yellow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \sem_export_green~output (
	.i(\sem|colors [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sem_export_green),
	.obar());
// synopsys translate_off
defparam \sem_export_green~output .bus_hold = "false";
defparam \sem_export_green~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk_clk~input (
	.i(clk_clk),
	.ibar(gnd),
	.o(\clk_clk~input_o ));
// synopsys translate_off
defparam \clk_clk~input .bus_hold = "false";
defparam \clk_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_clk~inputclkctrl .clock_type = "global clock";
defparam \clk_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \sem_export_train~input (
	.i(sem_export_train),
	.ibar(gnd),
	.o(\sem_export_train~input_o ));
// synopsys translate_off
defparam \sem_export_train~input .bus_hold = "false";
defparam \sem_export_train~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N30
cycloneive_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X69_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h0F0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .lut_mask = 16'h5700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N28
cycloneive_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 (
	.dataa(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N29
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N8
cycloneive_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N9
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N21
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N16
cycloneive_lcell_comb \rst_controller|always2~0 (
// Equation(s):
// \rst_controller|always2~0_combout  = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|always2~0 .lut_mask = 16'hCFCF;
defparam \rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N17
dffeas \rst_controller|r_early_rst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[0]~0_combout  = \cpu|cpu|F_pc [0] $ (VCC)
// \cpu|cpu|F_pc_plus_one[0]~1  = CARRY(\cpu|cpu|F_pc [0])

	.dataa(\cpu|cpu|F_pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h55AA;
defparam \cpu|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~feeder .lut_mask = 16'hFFFF;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = !\mm_interconnect_0|cmd_mux_002|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q  & 
// ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 16'h0504;
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ))) # (!\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datac(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 16'hF303;
defparam \mm_interconnect_0|cmd_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ))) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0CC;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hAA22;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q  & !\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1])

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h0055;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datab(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hEAAA;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hCCFF;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 16'h3F00;
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'h2808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h040E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hB3BB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h2232;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hEEEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'hA000;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_uir~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0])

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h3030;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_udr~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 16'h0C00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0])

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h5500;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0 .lut_mask = 16'h0033;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~22_combout  = (\altera_internal_jtag~TDIUTAP  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~22 .lut_mask = 16'h0800;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hF7F7;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h5000;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21 .lut_mask = 16'hFF14;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~20_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [37] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [37]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~20 .lut_mask = 16'h0800;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35]~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35]~6_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100~q  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [36])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35]~6 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24 .lut_mask = 16'h0080;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [35] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hEA00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~25_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23_combout 
// ) # ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hFF10;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35]~6_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h1000;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31 .lut_mask = 16'hDCDC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0] & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0002;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~28_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [35])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [35]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hE4A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29 .lut_mask = 16'hFF15;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17])) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h404C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1 .lut_mask = 16'h0088;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~8_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [20] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hCC8C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req~combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (!\rst_controller|r_early_rst~q )

	.dataa(\rst_controller|r_early_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hFF55;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\cpu|cpu|d_writedata [0] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [38] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|W_alu_result [2]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [0])))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\cpu|cpu|F_pc [0]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\cpu|cpu|W_alu_result [2]),
	.datad(\cpu|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2] $ (VCC)
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2])

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h33CC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = CARRY((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [27])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hF780;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h0044;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_jmp_direct~0_combout  = (!\cpu|cpu|D_iw [5] & !\cpu|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h0303;
defparam \cpu|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_jmp_direct~1_combout  = (!\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (\cpu|cpu|D_ctrl_jmp_direct~0_combout  & !\cpu|cpu|D_iw [2])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(\cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0010;
defparam \cpu|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \cpu|cpu|R_ctrl_jmp_direct (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \cpu|cpu|R_src1~32 (
// Equation(s):
// \cpu|cpu|R_src1~32_combout  = (!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q )

	.dataa(gnd),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1~32 .lut_mask = 16'h33FF;
defparam \cpu|cpu|R_src1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_force_xor~2_combout  = (\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [0] & (\cpu|cpu|D_iw [1] $ (!\cpu|cpu|D_iw [2]))))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 16'h0082;
defparam \cpu|cpu|D_ctrl_alu_force_xor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \cpu|cpu|Equal0~12 (
// Equation(s):
// \cpu|cpu|Equal0~12_combout  = (\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [2] & \cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~12 .lut_mask = 16'h2000;
defparam \cpu|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \cpu|cpu|Equal0~13 (
// Equation(s):
// \cpu|cpu|Equal0~13_combout  = (\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [2] & \cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~13 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~0_combout  = (!\cpu|cpu|Equal0~12_combout  & (!\cpu|cpu|Equal0~13_combout  & ((!\cpu|cpu|D_ctrl_alu_force_xor~2_combout ) # (!\cpu|cpu|D_iw [5]))))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datac(\cpu|cpu|Equal0~12_combout ),
	.datad(\cpu|cpu|Equal0~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 16'h0007;
defparam \cpu|cpu|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \cpu|cpu|Equal0~16 (
// Equation(s):
// \cpu|cpu|Equal0~16_combout  = (!\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [2] & !\cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~16 .lut_mask = 16'h0004;
defparam \cpu|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~10 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~10_combout  = (\cpu|cpu|D_iw [5] & ((\cpu|cpu|D_iw [4]) # ((!\cpu|cpu|Equal0~2_combout  & !\cpu|cpu|Equal0~16_combout )))) # (!\cpu|cpu|D_iw [5] & (!\cpu|cpu|Equal0~2_combout  & ((!\cpu|cpu|Equal0~16_combout ))))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~10 .lut_mask = 16'hA0B3;
defparam \cpu|cpu|D_ctrl_exception~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \cpu|cpu|Equal0~14 (
// Equation(s):
// \cpu|cpu|Equal0~14_combout  = (!\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [2] & \cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~14 .lut_mask = 16'h0100;
defparam \cpu|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \cpu|cpu|Equal0~8 (
// Equation(s):
// \cpu|cpu|Equal0~8_combout  = (!\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [2] & !\cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~8 .lut_mask = 16'h0010;
defparam \cpu|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~4_combout  = (\cpu|cpu|D_iw [4] & (((!\cpu|cpu|Equal0~14_combout )))) # (!\cpu|cpu|D_iw [4] & (((!\cpu|cpu|Equal0~14_combout  & !\cpu|cpu|Equal0~8_combout )) # (!\cpu|cpu|D_iw [5])))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal0~14_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~4 .lut_mask = 16'h3537;
defparam \cpu|cpu|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~5 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~5_combout  = (\cpu|cpu|D_ctrl_exception~10_combout  & (\cpu|cpu|D_ctrl_exception~4_combout  & ((\cpu|cpu|D_ctrl_force_src2_zero~0_combout ) # (!\cpu|cpu|D_iw [4]))))

	.dataa(\cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(\cpu|cpu|D_ctrl_exception~10_combout ),
	.datad(\cpu|cpu|D_ctrl_exception~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~5 .lut_mask = 16'hB000;
defparam \cpu|cpu|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[1]~2_combout  = (\cpu|cpu|F_pc [1] & (!\cpu|cpu|F_pc_plus_one[0]~1 )) # (!\cpu|cpu|F_pc [1] & ((\cpu|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \cpu|cpu|F_pc_plus_one[1]~3  = CARRY((!\cpu|cpu|F_pc_plus_one[0]~1 ) # (!\cpu|cpu|F_pc [1]))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[0]~1 ),
	.combout(\cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[2]~4_combout  = (\cpu|cpu|F_pc [2] & (\cpu|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\cpu|cpu|F_pc [2] & (!\cpu|cpu|F_pc_plus_one[1]~3  & VCC))
// \cpu|cpu|F_pc_plus_one[2]~5  = CARRY((\cpu|cpu|F_pc [2] & !\cpu|cpu|F_pc_plus_one[1]~3 ))

	.dataa(\cpu|cpu|F_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[1]~3 ),
	.combout(\cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hA50A;
defparam \cpu|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[3]~6_combout  = (\cpu|cpu|F_pc [3] & (!\cpu|cpu|F_pc_plus_one[2]~5 )) # (!\cpu|cpu|F_pc [3] & ((\cpu|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \cpu|cpu|F_pc_plus_one[3]~7  = CARRY((!\cpu|cpu|F_pc_plus_one[2]~5 ) # (!\cpu|cpu|F_pc [3]))

	.dataa(\cpu|cpu|F_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[2]~5 ),
	.combout(\cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[4]~8_combout  = (\cpu|cpu|F_pc [4] & (\cpu|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\cpu|cpu|F_pc [4] & (!\cpu|cpu|F_pc_plus_one[3]~7  & VCC))
// \cpu|cpu|F_pc_plus_one[4]~9  = CARRY((\cpu|cpu|F_pc [4] & !\cpu|cpu|F_pc_plus_one[3]~7 ))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[3]~7 ),
	.combout(\cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \cpu|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & VCC))
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [28])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hDF80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \cpu|cpu|Equal0~6 (
// Equation(s):
// \cpu|cpu|Equal0~6_combout  = (\cpu|cpu|D_iw [4] & (\cpu|cpu|Equal0~2_combout  & \cpu|cpu|D_iw [5]))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|D_iw [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~6 .lut_mask = 16'h8080;
defparam \cpu|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \cpu|cpu|Equal0~4 (
// Equation(s):
// \cpu|cpu|Equal0~4_combout  = (!\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [2] & !\cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~4 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \cpu|cpu|Equal0~5 (
// Equation(s):
// \cpu|cpu|Equal0~5_combout  = (!\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [2] & !\cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~5 .lut_mask = 16'h0040;
defparam \cpu|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_force_xor~4_combout  = (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|Equal0~5_combout ) # ((\cpu|cpu|D_iw [5] & \cpu|cpu|Equal0~4_combout ))))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal0~4_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~4 .lut_mask = 16'h0F08;
defparam \cpu|cpu|D_ctrl_alu_force_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \cpu|cpu|Equal0~3 (
// Equation(s):
// \cpu|cpu|Equal0~3_combout  = (\cpu|cpu|D_iw [5] & \cpu|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~3 .lut_mask = 16'hC0C0;
defparam \cpu|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \cpu|cpu|Equal62~0 (
// Equation(s):
// \cpu|cpu|Equal62~0_combout  = (!\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [13] & (!\cpu|cpu|D_iw [12] & !\cpu|cpu|D_iw [11])))

	.dataa(\cpu|cpu|D_iw [16]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~6 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_force_xor~6_combout  = (\cpu|cpu|D_iw [15] & (((\cpu|cpu|D_iw [14] & \cpu|cpu|Equal62~0_combout )))) # (!\cpu|cpu|D_iw [15] & (\cpu|cpu|Equal62~1_combout ))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal62~1_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~6 .lut_mask = 16'hE444;
defparam \cpu|cpu|D_ctrl_alu_force_xor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = (!\cpu|cpu|D_iw [15] & \cpu|cpu|D_iw [14])

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h5500;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_force_xor~3_combout  = (\cpu|cpu|Equal0~6_combout  & ((\cpu|cpu|D_ctrl_alu_force_xor~6_combout ) # ((\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \cpu|cpu|Equal62~0_combout ))))

	.dataa(\cpu|cpu|D_ctrl_alu_force_xor~6_combout ),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 16'hC888;
defparam \cpu|cpu|D_ctrl_alu_force_xor~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~5 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_force_xor~5_combout  = (\cpu|cpu|D_ctrl_alu_force_xor~4_combout ) # ((\cpu|cpu|D_ctrl_alu_force_xor~3_combout ) # ((!\cpu|cpu|Equal0~3_combout  & \cpu|cpu|D_ctrl_alu_force_xor~2_combout )))

	.dataa(\cpu|cpu|D_ctrl_alu_force_xor~4_combout ),
	.datab(\cpu|cpu|Equal0~3_combout ),
	.datac(\cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datad(\cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~5 .lut_mask = 16'hFFBA;
defparam \cpu|cpu|D_ctrl_alu_force_xor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \cpu|cpu|D_logic_op[0]~1 (
// Equation(s):
// \cpu|cpu|D_logic_op[0]~1_combout  = (\cpu|cpu|D_ctrl_alu_force_xor~5_combout ) # ((\cpu|cpu|Equal0~6_combout  & (\cpu|cpu|D_iw [14])) # (!\cpu|cpu|Equal0~6_combout  & ((\cpu|cpu|D_iw [3]))))

	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_ctrl_alu_force_xor~5_combout ),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_logic_op[0]~1 .lut_mask = 16'hFBF8;
defparam \cpu|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \cpu|cpu|R_logic_op[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \cpu|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \cpu|cpu|Equal0~17 (
// Equation(s):
// \cpu|cpu|Equal0~17_combout  = (!\cpu|cpu|D_iw [5] & (!\cpu|cpu|D_iw [4] & \cpu|cpu|Equal0~4_combout ))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\cpu|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~17 .lut_mask = 16'h1100;
defparam \cpu|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [5] & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [5] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = CARRY((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [5]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [6] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [6] & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & VCC))
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [6] & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hA50A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~4_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [30])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hDF80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~27_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~27 .lut_mask = 16'h8F80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \cpu|cpu|F_iw[27]~46 (
// Equation(s):
// \cpu|cpu|F_iw[27]~46_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27] 
// & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[27]~46 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[5]~10_combout  = (\cpu|cpu|F_pc [5] & (!\cpu|cpu|F_pc_plus_one[4]~9 )) # (!\cpu|cpu|F_pc [5] & ((\cpu|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \cpu|cpu|F_pc_plus_one[5]~11  = CARRY((!\cpu|cpu|F_pc_plus_one[4]~9 ) # (!\cpu|cpu|F_pc [5]))

	.dataa(\cpu|cpu|F_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[4]~9 ),
	.combout(\cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [43] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|W_alu_result [7]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [5])))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\cpu|cpu|F_pc [5]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\cpu|cpu|W_alu_result [7]),
	.datad(\cpu|cpu|F_pc [5]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h2200;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~32_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~q ) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF300;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35]))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9 .lut_mask = 16'hFA50;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~24_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [23] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [23]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [23]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~66_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65_combout 
//  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [25])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [25])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~65_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [25]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hC0EA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~q  & !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h32F2;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~54_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [34])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [34]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hE4A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~17_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [31] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[6]~12_combout  = (\cpu|cpu|F_pc [6] & (\cpu|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\cpu|cpu|F_pc [6] & (!\cpu|cpu|F_pc_plus_one[5]~11  & VCC))
// \cpu|cpu|F_pc_plus_one[6]~13  = CARRY((\cpu|cpu|F_pc [6] & !\cpu|cpu|F_pc_plus_one[5]~11 ))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[5]~11 ),
	.combout(\cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \cpu|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[7]~14_combout  = (\cpu|cpu|F_pc [7] & (!\cpu|cpu|F_pc_plus_one[6]~13 )) # (!\cpu|cpu|F_pc [7] & ((\cpu|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \cpu|cpu|F_pc_plus_one[7]~15  = CARRY((!\cpu|cpu|F_pc_plus_one[6]~13 ) # (!\cpu|cpu|F_pc [7]))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[6]~13 ),
	.combout(\cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[8]~16_combout  = (\cpu|cpu|F_pc [8] & (\cpu|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\cpu|cpu|F_pc [8] & (!\cpu|cpu|F_pc_plus_one[7]~15  & VCC))
// \cpu|cpu|F_pc_plus_one[8]~17  = CARRY((\cpu|cpu|F_pc [8] & !\cpu|cpu|F_pc_plus_one[7]~15 ))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[7]~15 ),
	.combout(\cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hC30C;
defparam \cpu|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~24_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~24 .lut_mask = 16'h8F80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \cpu|cpu|F_iw[24]~40 (
// Equation(s):
// \cpu|cpu|F_iw[24]~40_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24] 
// & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[24]~40 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \cpu|cpu|Equal0~10 (
// Equation(s):
// \cpu|cpu|Equal0~10_combout  = (\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [2] & !\cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~10 .lut_mask = 16'h0002;
defparam \cpu|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \cpu|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_br_cmp~3_combout  = (\cpu|cpu|Equal0~10_combout  & (((\cpu|cpu|Equal0~4_combout  & !\cpu|cpu|D_ctrl_jmp_direct~0_combout )) # (!\cpu|cpu|Equal0~3_combout ))) # (!\cpu|cpu|Equal0~10_combout  & (\cpu|cpu|Equal0~4_combout  & 
// (!\cpu|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\cpu|cpu|Equal0~10_combout ),
	.datab(\cpu|cpu|Equal0~4_combout ),
	.datac(\cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(\cpu|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'h0CAE;
defparam \cpu|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \cpu|cpu|D_ctrl_br_cmp~5_combout  = (\cpu|cpu|D_iw [15] & ((\cpu|cpu|Equal62~0_combout ) # ((\cpu|cpu|Equal62~1_combout  & !\cpu|cpu|D_iw [14])))) # (!\cpu|cpu|D_iw [15] & (\cpu|cpu|Equal62~1_combout ))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal62~1_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hEE4C;
defparam \cpu|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \cpu|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_br_cmp~2_combout  = (\cpu|cpu|Equal0~6_combout  & ((\cpu|cpu|D_ctrl_br_cmp~5_combout ) # ((\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \cpu|cpu|Equal62~0_combout ))))

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_ctrl_br_cmp~5_combout ),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'hC8C0;
defparam \cpu|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \cpu|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \cpu|cpu|R_ctrl_br_nxt~0_combout  = (\cpu|cpu|D_iw [0]) # ((\cpu|cpu|D_iw [4] & (\cpu|cpu|D_iw [5] & \cpu|cpu|D_iw [3])))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hF8F0;
defparam \cpu|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \cpu|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \cpu|cpu|R_ctrl_br_nxt~1_combout  = (\cpu|cpu|D_iw [1] & (!\cpu|cpu|R_ctrl_br_nxt~0_combout  & \cpu|cpu|D_iw [2]))

	.dataa(\cpu|cpu|D_iw [1]),
	.datab(gnd),
	.datac(\cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(\cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h0A00;
defparam \cpu|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_br_cmp~4_combout  = (\cpu|cpu|D_ctrl_br_cmp~3_combout ) # ((\cpu|cpu|D_ctrl_br_cmp~2_combout ) # (\cpu|cpu|R_ctrl_br_nxt~1_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_br_cmp~3_combout ),
	.datac(\cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.datad(\cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFFFC;
defparam \cpu|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \cpu|cpu|R_ctrl_br_cmp (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \cpu|cpu|Equal62~3 (
// Equation(s):
// \cpu|cpu|Equal62~3_combout  = (\cpu|cpu|D_iw [12] & (\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [11] & \cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~3 .lut_mask = 16'h0800;
defparam \cpu|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \cpu|cpu|D_op_rdctl (
// Equation(s):
// \cpu|cpu|D_op_rdctl~combout  = (!\cpu|cpu|D_iw [14] & (\cpu|cpu|Equal0~6_combout  & (\cpu|cpu|Equal62~3_combout  & !\cpu|cpu|D_iw [15])))

	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|Equal62~3_combout ),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_rdctl .lut_mask = 16'h0040;
defparam \cpu|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \cpu|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \cpu|cpu|E_alu_result~0 (
// Equation(s):
// \cpu|cpu|E_alu_result~0_combout  = (\cpu|cpu|R_ctrl_br_cmp~q ) # (\cpu|cpu|R_ctrl_rd_ctl_reg~q )

	.dataa(gnd),
	.datab(\cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result~0 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \cpu|cpu|D_ctrl_ld~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_ld~2_combout  = (\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [4] & !\cpu|cpu|D_iw [2]))

	.dataa(\cpu|cpu|D_iw [1]),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_ld~2 .lut_mask = 16'h000A;
defparam \cpu|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_ld_signed~0_combout  = (\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [0] & ((!\cpu|cpu|D_iw [3]) # (!\cpu|cpu|D_iw [4]))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h40C0;
defparam \cpu|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_ld~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_ld~3_combout  = (\cpu|cpu|D_iw [0] & ((\cpu|cpu|D_ctrl_ld~2_combout ) # ((\cpu|cpu|D_ctrl_ld_signed~0_combout  & \cpu|cpu|D_iw [2])))) # (!\cpu|cpu|D_iw [0] & (((\cpu|cpu|D_ctrl_ld_signed~0_combout  & \cpu|cpu|D_iw [2]))))

	.dataa(\cpu|cpu|D_iw [0]),
	.datab(\cpu|cpu|D_ctrl_ld~2_combout ),
	.datac(\cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.datad(\cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_ld~3 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \cpu|cpu|R_ctrl_ld (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \cpu|cpu|E_new_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|R_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_new_inst .is_wysiwyg = "true";
defparam \cpu|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \cpu|cpu|d_read_nxt (
// Equation(s):
// \cpu|cpu|d_read_nxt~combout  = (\cpu|cpu|E_new_inst~q  & ((\cpu|cpu|R_ctrl_ld~q ) # ((\cpu|cpu|d_read~q  & \mm_interconnect_0|rsp_mux|WideOr1~combout )))) # (!\cpu|cpu|E_new_inst~q  & (((\cpu|cpu|d_read~q  & \mm_interconnect_0|rsp_mux|WideOr1~combout ))))

	.dataa(\cpu|cpu|E_new_inst~q ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|d_read~q ),
	.datad(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_read_nxt .lut_mask = 16'hF888;
defparam \cpu|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \cpu|cpu|d_read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_read .is_wysiwyg = "true";
defparam \cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  = (\mm_interconnect_0|rsp_mux|WideOr1~combout  & ((\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) # 
// ((\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & \cpu|cpu|d_read~q ))))

	.dataa(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .lut_mask = 16'hC8C0;
defparam \mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \mm_interconnect_0|cpu_data_master_translator|read_accepted (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3 (
// Equation(s):
// \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3_combout  = (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout  & 
// (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & \cpu|cpu|d_read~q )))

	.dataa(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3 .lut_mask = 16'h4000;
defparam \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & \cpu|cpu|d_read~q ))

	.dataa(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h4400;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  = (!\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & ((\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ) # 
// (\mm_interconnect_0|cpu_data_master_agent|always2~0_combout )))

	.dataa(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datad(\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .lut_mask = 16'h5550;
defparam \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \mm_interconnect_0|cpu_data_master_translator|end_begintransfer (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  = (\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # ((\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & 
// \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ))

	.dataa(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datad(\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .lut_mask = 16'hFFA0;
defparam \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  = (\cpu|cpu|d_read~q  & (\mm_interconnect_0|rsp_mux|WideOr1~combout )) # (!\cpu|cpu|d_read~q  & (((!\cpu|cpu|d_write~q ) # 
// (!\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ))))

	.dataa(\cpu|cpu|d_read~q ),
	.datab(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .lut_mask = 16'h8DDD;
defparam \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_st~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_st~0_combout  = (!\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [0] & ((!\cpu|cpu|D_iw [3]) # (!\cpu|cpu|D_iw [4]))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_st~0 .lut_mask = 16'h1030;
defparam \cpu|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \cpu|cpu|R_ctrl_st (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \cpu|cpu|E_st_stall (
// Equation(s):
// \cpu|cpu|E_st_stall~combout  = (\cpu|cpu|E_new_inst~q  & ((\cpu|cpu|R_ctrl_st~q ) # ((\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & \cpu|cpu|d_write~q )))) # (!\cpu|cpu|E_new_inst~q  & 
// (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & (\cpu|cpu|d_write~q )))

	.dataa(\cpu|cpu|E_new_inst~q ),
	.datab(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datac(\cpu|cpu|d_write~q ),
	.datad(\cpu|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_stall .lut_mask = 16'hEAC0;
defparam \cpu|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \cpu|cpu|d_write (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_write .is_wysiwyg = "true";
defparam \cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_agent|always2~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_agent|always2~0_combout  = (\cpu|cpu|d_read~q  & (((!\mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & \cpu|cpu|d_write~q )) # (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ))) # 
// (!\cpu|cpu|d_read~q  & (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ((\cpu|cpu|d_write~q ))))

	.dataa(\cpu|cpu|d_read~q ),
	.datab(\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_agent|always2~0 .lut_mask = 16'h3B0A;
defparam \mm_interconnect_0|cpu_data_master_agent|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \sys_clk_timer|period_l_wr_strobe~3 (
// Equation(s):
// \sys_clk_timer|period_l_wr_strobe~3_combout  = (!\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q )

	.dataa(gnd),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_wr_strobe~3_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_wr_strobe~3 .lut_mask = 16'h3300;
defparam \sys_clk_timer|period_l_wr_strobe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout  = (\mm_interconnect_0|cpu_data_master_agent|always2~0_combout  & (\mm_interconnect_0|router|Equal1~2_combout  & (!\cpu|cpu|W_alu_result [5] & \sys_clk_timer|period_l_wr_strobe~3_combout )))

	.dataa(\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ),
	.datab(\mm_interconnect_0|router|Equal1~2_combout ),
	.datac(\cpu|cpu|W_alu_result [5]),
	.datad(\sys_clk_timer|period_l_wr_strobe~3_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout  = (\mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout  & (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]) # (!\jtag_uart|always2~0_combout ))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout ),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datad(\jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .lut_mask = 16'h080C;
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout  = (\mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout  & ((\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & (\jtag_uart|always2~0_combout  & 
// !\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1])) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1])))))

	.dataa(\jtag_uart|always2~0_combout ),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .lut_mask = 16'h3800;
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~2_combout  = (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] $ 
// (((\mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout  & \jtag_uart|always2~0_combout )))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_agent|m0_write~0_combout ),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datad(\jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'h1450;
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\mm_interconnect_0|router|Equal1~2_combout  & (!\cpu|cpu|W_alu_result [5] & 
// \mm_interconnect_0|cmd_demux|sink_ready~2_combout )))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\mm_interconnect_0|router|Equal1~2_combout ),
	.datac(\cpu|cpu|W_alu_result [5]),
	.datad(\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & (((\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0])))) # 
// (!\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ) # ((\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] & 
// !\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hE2F2;
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ) # (\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1])))) # (!\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] & 
// (((\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h30F8;
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|router|Equal1~3 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~3_combout  = (!\cpu|cpu|W_alu_result [5] & \mm_interconnect_0|router|Equal1~2_combout )

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [5]),
	.datac(gnd),
	.datad(\mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~3 .lut_mask = 16'h3300;
defparam \mm_interconnect_0|router|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (!\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|router|Equal1~3_combout  & \mm_interconnect_0|cmd_demux|sink_ready~2_combout )))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|router|Equal1~3_combout ),
	.datad(\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \sys_clk_timer|Equal6~3 (
// Equation(s):
// \sys_clk_timer|Equal6~3_combout  = (\cpu|cpu|W_alu_result [2] & (\cpu|cpu|W_alu_result [4] & !\cpu|cpu|W_alu_result [3]))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal6~3 .lut_mask = 16'h0088;
defparam \sys_clk_timer|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \cpu|cpu|d_writedata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \sys_clk_timer|period_l_wr_strobe~4 (
// Equation(s):
// \sys_clk_timer|period_l_wr_strobe~4_combout  = (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & (\sys_clk_timer|period_l_wr_strobe~2_combout  & (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & 
// \jtag_uart|always2~0_combout )))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datab(\sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datad(\jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_wr_strobe~4_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_wr_strobe~4 .lut_mask = 16'h0400;
defparam \sys_clk_timer|period_l_wr_strobe~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \sys_clk_timer|period_l_wr_strobe (
// Equation(s):
// \sys_clk_timer|period_l_wr_strobe~combout  = (!\cpu|cpu|W_alu_result [2] & (\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|period_l_wr_strobe~4_combout  & !\cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|period_l_wr_strobe~4_combout ),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_wr_strobe .lut_mask = 16'h0040;
defparam \sys_clk_timer|period_l_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \sys_clk_timer|period_l_register[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[4] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \sys_clk_timer|Equal6~1 (
// Equation(s):
// \sys_clk_timer|Equal6~1_combout  = (\cpu|cpu|W_alu_result [3] & (\cpu|cpu|W_alu_result [2] & !\cpu|cpu|W_alu_result [4]))

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\cpu|cpu|W_alu_result [2]),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal6~1 .lut_mask = 16'h00C0;
defparam \sys_clk_timer|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \sys_clk_timer|period_h_wr_strobe (
// Equation(s):
// \sys_clk_timer|period_h_wr_strobe~combout  = (\cpu|cpu|W_alu_result [2] & (\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|period_l_wr_strobe~4_combout  & !\cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|period_l_wr_strobe~4_combout ),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|period_h_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_h_wr_strobe .lut_mask = 16'h0080;
defparam \sys_clk_timer|period_h_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N15
dffeas \sys_clk_timer|period_h_register[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[4] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \sys_clk_timer|Equal6~2 (
// Equation(s):
// \sys_clk_timer|Equal6~2_combout  = (\cpu|cpu|W_alu_result [3] & (!\cpu|cpu|W_alu_result [2] & !\cpu|cpu|W_alu_result [4]))

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\cpu|cpu|W_alu_result [2]),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal6~2 .lut_mask = 16'h000C;
defparam \sys_clk_timer|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[4]~22 (
// Equation(s):
// \sys_clk_timer|read_mux_out[4]~22_combout  = (\sys_clk_timer|period_l_register [4] & ((\sys_clk_timer|Equal6~2_combout ) # ((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [4])))) # (!\sys_clk_timer|period_l_register [4] & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [4])))

	.dataa(\sys_clk_timer|period_l_register [4]),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [4]),
	.datad(\sys_clk_timer|Equal6~2_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[4]~22 .lut_mask = 16'hEAC0;
defparam \sys_clk_timer|read_mux_out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \sys_clk_timer|internal_counter[0]~32 (
// Equation(s):
// \sys_clk_timer|internal_counter[0]~32_combout  = !\sys_clk_timer|internal_counter [0]
// \sys_clk_timer|internal_counter[0]~33  = CARRY(!\sys_clk_timer|internal_counter [0])

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|internal_counter[0]~32_combout ),
	.cout(\sys_clk_timer|internal_counter[0]~33 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[0]~32 .lut_mask = 16'h3333;
defparam \sys_clk_timer|internal_counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \sys_clk_timer|period_l_register[0]~0 (
// Equation(s):
// \sys_clk_timer|period_l_register[0]~0_combout  = !\cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[0]~0 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \sys_clk_timer|period_l_register[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[0] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \sys_clk_timer|force_reload~0 (
// Equation(s):
// \sys_clk_timer|force_reload~0_combout  = (\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|period_l_wr_strobe~4_combout  & !\cpu|cpu|W_alu_result [4]))

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|period_l_wr_strobe~4_combout ),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|force_reload~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|force_reload~0 .lut_mask = 16'h00C0;
defparam \sys_clk_timer|force_reload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \sys_clk_timer|force_reload (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|force_reload .is_wysiwyg = "true";
defparam \sys_clk_timer|force_reload .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \sys_clk_timer|Equal0~0 (
// Equation(s):
// \sys_clk_timer|Equal0~0_combout  = (\sys_clk_timer|internal_counter [3] & (\sys_clk_timer|internal_counter [2] & (\sys_clk_timer|internal_counter [0] & \sys_clk_timer|internal_counter [1])))

	.dataa(\sys_clk_timer|internal_counter [3]),
	.datab(\sys_clk_timer|internal_counter [2]),
	.datac(\sys_clk_timer|internal_counter [0]),
	.datad(\sys_clk_timer|internal_counter [1]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~0 .lut_mask = 16'h8000;
defparam \sys_clk_timer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \sys_clk_timer|Equal0~3 (
// Equation(s):
// \sys_clk_timer|Equal0~3_combout  = (!\sys_clk_timer|internal_counter [12] & (\sys_clk_timer|internal_counter [15] & (!\sys_clk_timer|internal_counter [13] & \sys_clk_timer|internal_counter [14])))

	.dataa(\sys_clk_timer|internal_counter [12]),
	.datab(\sys_clk_timer|internal_counter [15]),
	.datac(\sys_clk_timer|internal_counter [13]),
	.datad(\sys_clk_timer|internal_counter [14]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~3 .lut_mask = 16'h0400;
defparam \sys_clk_timer|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \sys_clk_timer|Equal0~2 (
// Equation(s):
// \sys_clk_timer|Equal0~2_combout  = (!\sys_clk_timer|internal_counter [10] & (!\sys_clk_timer|internal_counter [11] & (\sys_clk_timer|internal_counter [8] & \sys_clk_timer|internal_counter [9])))

	.dataa(\sys_clk_timer|internal_counter [10]),
	.datab(\sys_clk_timer|internal_counter [11]),
	.datac(\sys_clk_timer|internal_counter [8]),
	.datad(\sys_clk_timer|internal_counter [9]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~2 .lut_mask = 16'h1000;
defparam \sys_clk_timer|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \sys_clk_timer|Equal0~1 (
// Equation(s):
// \sys_clk_timer|Equal0~1_combout  = (!\sys_clk_timer|internal_counter [4] & (!\sys_clk_timer|internal_counter [7] & (!\sys_clk_timer|internal_counter [5] & \sys_clk_timer|internal_counter [6])))

	.dataa(\sys_clk_timer|internal_counter [4]),
	.datab(\sys_clk_timer|internal_counter [7]),
	.datac(\sys_clk_timer|internal_counter [5]),
	.datad(\sys_clk_timer|internal_counter [6]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~1 .lut_mask = 16'h0100;
defparam \sys_clk_timer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \sys_clk_timer|Equal0~4 (
// Equation(s):
// \sys_clk_timer|Equal0~4_combout  = (\sys_clk_timer|Equal0~0_combout  & (\sys_clk_timer|Equal0~3_combout  & (\sys_clk_timer|Equal0~2_combout  & \sys_clk_timer|Equal0~1_combout )))

	.dataa(\sys_clk_timer|Equal0~0_combout ),
	.datab(\sys_clk_timer|Equal0~3_combout ),
	.datac(\sys_clk_timer|Equal0~2_combout ),
	.datad(\sys_clk_timer|Equal0~1_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~4 .lut_mask = 16'h8000;
defparam \sys_clk_timer|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \sys_clk_timer|internal_counter[20]~72 (
// Equation(s):
// \sys_clk_timer|internal_counter[20]~72_combout  = (\sys_clk_timer|internal_counter [20] & ((GND) # (!\sys_clk_timer|internal_counter[19]~71 ))) # (!\sys_clk_timer|internal_counter [20] & (\sys_clk_timer|internal_counter[19]~71  $ (GND)))
// \sys_clk_timer|internal_counter[20]~73  = CARRY((\sys_clk_timer|internal_counter [20]) # (!\sys_clk_timer|internal_counter[19]~71 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[19]~71 ),
	.combout(\sys_clk_timer|internal_counter[20]~72_combout ),
	.cout(\sys_clk_timer|internal_counter[20]~73 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[20]~72 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \sys_clk_timer|internal_counter[21]~74 (
// Equation(s):
// \sys_clk_timer|internal_counter[21]~74_combout  = (\sys_clk_timer|internal_counter [21] & (\sys_clk_timer|internal_counter[20]~73  & VCC)) # (!\sys_clk_timer|internal_counter [21] & (!\sys_clk_timer|internal_counter[20]~73 ))
// \sys_clk_timer|internal_counter[21]~75  = CARRY((!\sys_clk_timer|internal_counter [21] & !\sys_clk_timer|internal_counter[20]~73 ))

	.dataa(\sys_clk_timer|internal_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[20]~73 ),
	.combout(\sys_clk_timer|internal_counter[21]~74_combout ),
	.cout(\sys_clk_timer|internal_counter[21]~75 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[21]~74 .lut_mask = 16'hA505;
defparam \sys_clk_timer|internal_counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \cpu|cpu|d_writedata[5]~feeder (
// Equation(s):
// \cpu|cpu|d_writedata[5]~feeder_combout  = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|d_writedata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N23
dffeas \cpu|cpu|d_writedata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \sys_clk_timer|period_h_register[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[5] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \sys_clk_timer|control_wr_strobe (
// Equation(s):
// \sys_clk_timer|control_wr_strobe~combout  = (\cpu|cpu|W_alu_result [2] & (!\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|period_l_wr_strobe~4_combout  & !\cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|period_l_wr_strobe~4_combout ),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|control_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|control_wr_strobe .lut_mask = 16'h0020;
defparam \sys_clk_timer|control_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \cpu|cpu|d_writedata[2]~feeder (
// Equation(s):
// \cpu|cpu|d_writedata[2]~feeder_combout  = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|d_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N13
dffeas \cpu|cpu|d_writedata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[21]~feeder (
// Equation(s):
// \sys_clk_timer|counter_snapshot[21]~feeder_combout  = \sys_clk_timer|internal_counter [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [21]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[21]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|counter_snapshot[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \sys_clk_timer|snap_strobe~0 (
// Equation(s):
// \sys_clk_timer|snap_strobe~0_combout  = (\sys_clk_timer|period_l_wr_strobe~4_combout  & (\cpu|cpu|W_alu_result [4] & !\cpu|cpu|W_alu_result [3]))

	.dataa(\sys_clk_timer|period_l_wr_strobe~4_combout ),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|snap_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|snap_strobe~0 .lut_mask = 16'h0088;
defparam \sys_clk_timer|snap_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N3
dffeas \sys_clk_timer|counter_snapshot[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[21] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \sys_clk_timer|period_l_register[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[5] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[5]~28 (
// Equation(s):
// \sys_clk_timer|read_mux_out[5]~28_combout  = (\sys_clk_timer|Equal6~2_combout  & ((\sys_clk_timer|period_l_register [5]) # ((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [5])))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [5])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [5]),
	.datad(\sys_clk_timer|period_l_register [5]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[5]~28 .lut_mask = 16'hEAC0;
defparam \sys_clk_timer|read_mux_out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \sys_clk_timer|counter_snapshot[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[5] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~29 (
// Equation(s):
// \sys_clk_timer|read_mux_out~29_combout  = (!\cpu|cpu|W_alu_result [2] & (!\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|counter_snapshot [5] & \cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|counter_snapshot [5]),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~29 .lut_mask = 16'h1000;
defparam \sys_clk_timer|read_mux_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[5]~30 (
// Equation(s):
// \sys_clk_timer|read_mux_out[5]~30_combout  = (\sys_clk_timer|read_mux_out[5]~28_combout ) # ((\sys_clk_timer|read_mux_out~29_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [21])))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|counter_snapshot [21]),
	.datac(\sys_clk_timer|read_mux_out[5]~28_combout ),
	.datad(\sys_clk_timer|read_mux_out~29_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[5]~30 .lut_mask = 16'hFFF8;
defparam \sys_clk_timer|read_mux_out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N7
dffeas \sys_clk_timer|readdata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[5]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[5] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_mem16~0_combout  = (\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [0] & ((\cpu|cpu|D_iw [1]) # (\cpu|cpu|D_iw [2]))))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mem16~0 .lut_mask = 16'hA800;
defparam \cpu|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_mem16~1_combout  = (!\cpu|cpu|D_iw [4] & \cpu|cpu|D_ctrl_mem16~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mem16~1 .lut_mask = 16'h0F00;
defparam \cpu|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\jtag_uart|wr_rfifo~combout )))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\jtag_uart|wr_rfifo~combout ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\jtag_uart|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \jtag_uart|t_dav (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|t_dav .is_wysiwyg = "true";
defparam \jtag_uart|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hA0A0;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hBB3B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h0B0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h5400;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|t_dav~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h00FF;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N21
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~2 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~2 .lut_mask = 16'hD0DC;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~9 .lut_mask = 16'hAA00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [2]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~8 .lut_mask = 16'hAA00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [3]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~7 .lut_mask = 16'hAA00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~6 .lut_mask = 16'hAA00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [5]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~5 .lut_mask = 16'hAA00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [6]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~4 .lut_mask = 16'hAA00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N21
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~2 .lut_mask = 16'hAA00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N23
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~1 .lut_mask = 16'h8CCC;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0 .lut_mask = 16'h0F00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~2 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~2 .lut_mask = 16'hECCC;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~0 .lut_mask = 16'h0022;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9]~0 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [8]),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h05FF;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N3
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~3 .lut_mask = 16'h00AA;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~1 (
	.dataa(gnd),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~1 .lut_mask = 16'hCC00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N13
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~4 .lut_mask = 16'h0300;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [1]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3 .lut_mask = 16'h8000;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~feeder .lut_mask = 16'hF0F0;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~2 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\jtag_uart|t_dav~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~2 .lut_mask = 16'hABAA;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~0 .lut_mask = 16'h00FF;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [8]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3 .lut_mask = 16'h8000;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N31
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~3 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~3 .lut_mask = 16'h2800;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  = (\jtag_uart|av_waitrequest~q  & (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|router|Equal4~0_combout )))

	.dataa(\jtag_uart|av_waitrequest~q ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFCDC;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\jtag_uart|av_waitrequest~q  & (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\cpu|cpu|d_read~q  & 
// \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q )))

	.dataa(\jtag_uart|av_waitrequest~q ),
	.datab(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\cpu|cpu|d_read~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & \mm_interconnect_0|router|Equal4~0_combout )))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h4000;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hDCFC;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \jtag_uart|av_waitrequest~0 (
// Equation(s):
// \jtag_uart|av_waitrequest~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & \mm_interconnect_0|cpu_data_master_agent|always2~0_combout )

	.dataa(gnd),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_waitrequest~0 .lut_mask = 16'hC0C0;
defparam \jtag_uart|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \jtag_uart|av_waitrequest~1 (
// Equation(s):
// \jtag_uart|av_waitrequest~1_combout  = (\mm_interconnect_0|router|Equal4~0_combout  & (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (!\jtag_uart|av_waitrequest~q  & \jtag_uart|av_waitrequest~0_combout )))

	.dataa(\mm_interconnect_0|router|Equal4~0_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart|av_waitrequest~q ),
	.datad(\jtag_uart|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_waitrequest~1 .lut_mask = 16'h0200;
defparam \jtag_uart|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \jtag_uart|av_waitrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|av_waitrequest .is_wysiwyg = "true";
defparam \jtag_uart|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \jtag_uart|fifo_rd~0 (
// Equation(s):
// \jtag_uart|fifo_rd~0_combout  = (!\cpu|cpu|W_alu_result [2] & (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\cpu|cpu|d_read~q  & \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q )))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\cpu|cpu|d_read~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\jtag_uart|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|fifo_rd~0 .lut_mask = 16'h1000;
defparam \jtag_uart|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \jtag_uart|fifo_rd~2 (
// Equation(s):
// \jtag_uart|fifo_rd~2_combout  = (!\jtag_uart|av_waitrequest~q  & (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\jtag_uart|fifo_rd~0_combout  & \mm_interconnect_0|router|Equal4~0_combout )))

	.dataa(\jtag_uart|av_waitrequest~q ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart|fifo_rd~0_combout ),
	.datad(\mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|fifo_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|fifo_rd~2 .lut_mask = 16'h1000;
defparam \jtag_uart|fifo_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & !\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hAEAE;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFFFB;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # (\jtag_uart|wr_rfifo~combout )))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datad(\jtag_uart|wr_rfifo~combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\jtag_uart|fifo_rd~2_combout ))))

	.dataa(\jtag_uart|fifo_rd~2_combout ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFCDC;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (((\jtag_uart|fifo_rd~2_combout  & 
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  
// $ (((\jtag_uart|fifo_rd~2_combout  & \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\jtag_uart|fifo_rd~2_combout ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'hB444;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\jtag_uart|wr_rfifo~combout ) # (VCC))))) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\jtag_uart|wr_rfifo~combout  $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\jtag_uart|wr_rfifo~combout )))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|wr_rfifo~combout  $ (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\jtag_uart|wr_rfifo~combout ) # (VCC))))) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\jtag_uart|wr_rfifo~combout )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\jtag_uart|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\jtag_uart|wr_rfifo~combout )))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|wr_rfifo~combout  $ (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & 
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \jtag_uart|av_waitrequest~2 (
// Equation(s):
// \jtag_uart|av_waitrequest~2_combout  = (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (!\jtag_uart|av_waitrequest~q  & \mm_interconnect_0|router|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart|av_waitrequest~q ),
	.datad(\mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_waitrequest~2 .lut_mask = 16'h0300;
defparam \jtag_uart|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \jtag_uart|fifo_rd~1 (
// Equation(s):
// \jtag_uart|fifo_rd~1_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\jtag_uart|fifo_rd~0_combout  & \jtag_uart|av_waitrequest~2_combout ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(gnd),
	.datac(\jtag_uart|fifo_rd~0_combout ),
	.datad(\jtag_uart|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\jtag_uart|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|fifo_rd~1 .lut_mask = 16'hA000;
defparam \jtag_uart|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\jtag_uart|fifo_rd~1_combout  & ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\jtag_uart|fifo_rd~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \jtag_uart|wr_rfifo (
// Equation(s):
// \jtag_uart|wr_rfifo~combout  = (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|wr_rfifo .lut_mask = 16'h5050;
defparam \jtag_uart|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hF0F0;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N19
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N23
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\jtag_uart|fifo_wr~q )))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\jtag_uart|fifo_wr~q  $ 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\jtag_uart|fifo_wr~q ) # (VCC))))) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\jtag_uart|fifo_wr~q  $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\jtag_uart|fifo_wr~q )))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|fifo_wr~q  $ (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\jtag_uart|fifo_wr~q ) # (VCC))))) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\jtag_uart|fifo_wr~q  $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\jtag_uart|fifo_wr~q )))))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|fifo_wr~q  $ (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y39_N29
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// (((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) # 
// (!\jtag_uart|r_val~0_combout ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\jtag_uart|r_val~0_combout ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFBFF;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\jtag_uart|fifo_wr~q ) # ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEA;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \jtag_uart|r_val (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|r_val~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|r_val .is_wysiwyg = "true";
defparam \jtag_uart|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~0 .lut_mask = 16'h00FF;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~2 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h00F2;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(\jtag_uart|r_val~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hF000;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0]~2_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1_combout ) # ((\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [0] & 
// ((\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1_combout ),
	.datab(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hEAFA;
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout  & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [0])))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h4000;
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1] & 
// ((!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hBAFA;
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|cpu_data_master_agent|always2~0_combout ))

	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_agent|m0_write~0 .lut_mask = 16'h2020;
defparam \mm_interconnect_0|sem_ram_slave_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \mm_interconnect_0|router|always1~0 (
// Equation(s):
// \mm_interconnect_0|router|always1~0_combout  = (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & (!\cpu|cpu|W_alu_result [4] & \cpu|cpu|d_write~q ))

	.dataa(\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datab(gnd),
	.datac(\cpu|cpu|W_alu_result [4]),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|always1~0 .lut_mask = 16'h0500;
defparam \mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \mm_interconnect_0|router|always1~1 (
// Equation(s):
// \mm_interconnect_0|router|always1~1_combout  = (\mm_interconnect_0|router|Equal1~2_combout  & (!\cpu|cpu|W_alu_result [3] & (\cpu|cpu|W_alu_result [5] & \mm_interconnect_0|router|always1~0_combout )))

	.dataa(\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\cpu|cpu|W_alu_result [5]),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|always1~1 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~0 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~0_combout  = (\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout  & (\mm_interconnect_0|router|always1~1_combout  & (\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter 
// [0] $ (\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout ),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1]),
	.datad(\mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~0 .lut_mask = 16'h2800;
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~1_combout  = (\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout  & (\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1] & 
// (!\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0] & \mm_interconnect_0|router|always1~1_combout )))

	.dataa(\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout ),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0]),
	.datad(\mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~1 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout  = (!\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1] & (\mm_interconnect_0|router|always1~1_combout  & 
// (\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout  $ (\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout ),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1]),
	.datad(\mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h0600;
defparam \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout  & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// !\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h00C0;
defparam \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 16'hFFFF;
defparam \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \cpu|cpu|d_writedata[7]~feeder (
// Equation(s):
// \cpu|cpu|d_writedata[7]~feeder_combout  = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|d_writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \cpu|cpu|d_writedata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\jtag_uart|r_val~0_combout ),
	.ena2(\jtag_uart|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|cpu|d_writedata [7],\cpu|cpu|d_writedata [6],\cpu|cpu|d_writedata [5],\cpu|cpu|d_writedata [4],\cpu|cpu|d_writedata [3],\cpu|cpu|d_writedata [2],\cpu|cpu|d_writedata [1],\cpu|cpu|d_writedata [0]}),
	.portaaddr({\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~21 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [6]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~21 .lut_mask = 16'hCACA;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N17
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~19 (
	.dataa(gnd),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [5]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hFC30;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~20 .lut_mask = 16'hB000;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~17 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [4]),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hFA0A;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hF250;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N7
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N15
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\jtag_uart|wr_rfifo~combout ),
	.ena1(\jtag_uart|fifo_rd~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [7],\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [6],\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [5],
\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [4],\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [3],\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [2],\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [1],
\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \jtag_uart|read_0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|fifo_rd~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|read_0 .is_wysiwyg = "true";
defparam \jtag_uart|read_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \jtag_uart|av_readdata[7]~8 (
// Equation(s):
// \jtag_uart|av_readdata[7]~8_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] & \jtag_uart|read_0~q )

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datac(\jtag_uart|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[7]~8 .lut_mask = 16'hC0C0;
defparam \jtag_uart|av_readdata[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[7]~34 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[7]~34_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]) # 
// ((\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0])))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~34 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \sys_clk_timer|internal_counter[22]~76 (
// Equation(s):
// \sys_clk_timer|internal_counter[22]~76_combout  = (\sys_clk_timer|internal_counter [22] & ((GND) # (!\sys_clk_timer|internal_counter[21]~75 ))) # (!\sys_clk_timer|internal_counter [22] & (\sys_clk_timer|internal_counter[21]~75  $ (GND)))
// \sys_clk_timer|internal_counter[22]~77  = CARRY((\sys_clk_timer|internal_counter [22]) # (!\sys_clk_timer|internal_counter[21]~75 ))

	.dataa(\sys_clk_timer|internal_counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[21]~75 ),
	.combout(\sys_clk_timer|internal_counter[22]~76_combout ),
	.cout(\sys_clk_timer|internal_counter[22]~77 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[22]~76 .lut_mask = 16'h5AAF;
defparam \sys_clk_timer|internal_counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \sys_clk_timer|period_h_register[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[6] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \sys_clk_timer|internal_counter[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[22]~76_combout ),
	.asdata(\sys_clk_timer|period_h_register [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[22] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \sys_clk_timer|internal_counter[23]~78 (
// Equation(s):
// \sys_clk_timer|internal_counter[23]~78_combout  = (\sys_clk_timer|internal_counter [23] & (\sys_clk_timer|internal_counter[22]~77  & VCC)) # (!\sys_clk_timer|internal_counter [23] & (!\sys_clk_timer|internal_counter[22]~77 ))
// \sys_clk_timer|internal_counter[23]~79  = CARRY((!\sys_clk_timer|internal_counter [23] & !\sys_clk_timer|internal_counter[22]~77 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[22]~77 ),
	.combout(\sys_clk_timer|internal_counter[23]~78_combout ),
	.cout(\sys_clk_timer|internal_counter[23]~79 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[23]~78 .lut_mask = 16'hC303;
defparam \sys_clk_timer|internal_counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \sys_clk_timer|period_h_register[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[7] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \sys_clk_timer|internal_counter[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[23]~78_combout ),
	.asdata(\sys_clk_timer|period_h_register [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[23] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[23]~feeder (
// Equation(s):
// \sys_clk_timer|counter_snapshot[23]~feeder_combout  = \sys_clk_timer|internal_counter [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [23]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[23]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|counter_snapshot[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \sys_clk_timer|counter_snapshot[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[23] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \sys_clk_timer|period_l_register[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[7] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[7]~40 (
// Equation(s):
// \sys_clk_timer|read_mux_out[7]~40_combout  = (\sys_clk_timer|Equal6~2_combout  & ((\sys_clk_timer|period_l_register [7]) # ((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [7])))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [7])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [7]),
	.datad(\sys_clk_timer|period_l_register [7]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[7]~40 .lut_mask = 16'hEAC0;
defparam \sys_clk_timer|read_mux_out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \sys_clk_timer|counter_snapshot[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[7] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~41 (
// Equation(s):
// \sys_clk_timer|read_mux_out~41_combout  = (!\cpu|cpu|W_alu_result [2] & (!\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|counter_snapshot [7] & \cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|counter_snapshot [7]),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~41 .lut_mask = 16'h1000;
defparam \sys_clk_timer|read_mux_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[7]~42 (
// Equation(s):
// \sys_clk_timer|read_mux_out[7]~42_combout  = (\sys_clk_timer|read_mux_out[7]~40_combout ) # ((\sys_clk_timer|read_mux_out~41_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [23])))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|counter_snapshot [23]),
	.datac(\sys_clk_timer|read_mux_out[7]~40_combout ),
	.datad(\sys_clk_timer|read_mux_out~41_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[7]~42 .lut_mask = 16'hFFF8;
defparam \sys_clk_timer|read_mux_out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \sys_clk_timer|readdata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[7]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[7] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N17
dffeas \mem|the_altsyncram|auto_generated|address_reg_b[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|W_alu_result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \mem|the_altsyncram|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~31 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~31_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~31 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \cpu|cpu|F_iw[31]~54 (
// Equation(s):
// \cpu|cpu|F_iw[31]~54_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] 
// & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[31]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[31]~54 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[31]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_ld_signed~1_combout  = (\cpu|cpu|D_iw [2] & \cpu|cpu|D_ctrl_ld_signed~0_combout )

	.dataa(\cpu|cpu|D_iw [2]),
	.datab(gnd),
	.datac(\cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hA0A0;
defparam \cpu|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \cpu|cpu|R_ctrl_ld_signed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_mem32~0_combout  = (\cpu|cpu|D_iw [2] & (!\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [4] & \cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [2]),
	.datab(\cpu|cpu|D_iw [3]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mem32~0 .lut_mask = 16'h2000;
defparam \cpu|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \cpu|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \cpu|cpu|av_ld_aligning_data_nxt~1_combout  = (!\cpu|cpu|D_ctrl_mem32~0_combout  & \cpu|cpu|d_read~q )

	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_mem32~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'h3300;
defparam \cpu|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \cpu|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout  = (!\cpu|cpu|av_ld_align_cycle [0] & ((\mm_interconnect_0|rsp_mux|WideOr1~combout ) # (!\cpu|cpu|d_read~q )))

	.dataa(gnd),
	.datab(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\cpu|cpu|av_ld_align_cycle [0]),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 16'h0C0F;
defparam \cpu|cpu|av_ld_align_cycle_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \cpu|cpu|av_ld_align_cycle[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \cpu|cpu|av_ld_aligning_data_nxt~0_combout  = (\cpu|cpu|av_ld_align_cycle [0] $ (((\cpu|cpu|D_iw [4]) # (!\cpu|cpu|D_ctrl_mem16~0_combout )))) # (!\cpu|cpu|av_ld_align_cycle [1])

	.dataa(\cpu|cpu|av_ld_align_cycle [1]),
	.datab(\cpu|cpu|av_ld_align_cycle [0]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'h7D77;
defparam \cpu|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \cpu|cpu|av_ld_aligning_data_nxt~2_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (((\cpu|cpu|av_ld_aligning_data_nxt~0_combout )))) # (!\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_ld_aligning_data_nxt~1_combout  & 
// (!\mm_interconnect_0|rsp_mux|WideOr1~combout )))

	.dataa(\cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datab(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 16'hF202;
defparam \cpu|cpu|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \cpu|cpu|av_ld_aligning_data (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \cpu|cpu|E_st_data[15]~14 (
// Equation(s):
// \cpu|cpu|E_st_data[15]~14_combout  = (\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|D_iw [4] & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\cpu|cpu|D_iw [4] & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))

	.dataa(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[15]~14 .lut_mask = 16'hCCE4;
defparam \cpu|cpu|E_st_data[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \cpu|cpu|d_writedata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[15]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \jtag_uart|ien_AE~0 (
// Equation(s):
// \jtag_uart|ien_AE~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & (\cpu|cpu|W_alu_result [2] & (\jtag_uart|av_waitrequest~2_combout  & \jtag_uart|always2~0_combout )))

	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\cpu|cpu|W_alu_result [2]),
	.datac(\jtag_uart|av_waitrequest~2_combout ),
	.datad(\jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|ien_AE~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ien_AE~0 .lut_mask = 16'h8000;
defparam \jtag_uart|ien_AE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \jtag_uart|ien_AE (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|ien_AE .is_wysiwyg = "true";
defparam \jtag_uart|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \jtag_uart|LessThan0~0 (
// Equation(s):
// \jtag_uart|LessThan0~0_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan0~0 .lut_mask = 16'hCCC8;
defparam \jtag_uart|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \jtag_uart|LessThan0~1 (
// Equation(s):
// \jtag_uart|LessThan0~1_combout  = (!\jtag_uart|LessThan0~0_combout  & (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\jtag_uart|LessThan0~0_combout ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\jtag_uart|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan0~1 .lut_mask = 16'h0001;
defparam \jtag_uart|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \jtag_uart|fifo_AE (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|fifo_AE .is_wysiwyg = "true";
defparam \jtag_uart|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \jtag_uart|av_readdata[9] (
// Equation(s):
// \jtag_uart|av_readdata [9] = (\jtag_uart|ien_AE~q  & \jtag_uart|fifo_AE~q )

	.dataa(gnd),
	.datab(\jtag_uart|ien_AE~q ),
	.datac(gnd),
	.datad(\jtag_uart|fifo_AE~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[9] .lut_mask = 16'hCC00;
defparam \jtag_uart|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[9]~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[9]~4_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[9]~4 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N3
dffeas \mem|the_altsyncram|auto_generated|address_reg_b[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|W_alu_result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \mem|the_altsyncram|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \cpu|cpu|E_st_data[9]~2 (
// Equation(s):
// \cpu|cpu|E_st_data[9]~2_combout  = (\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|D_iw [4] & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\cpu|cpu|D_iw [4] & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))

	.dataa(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[9]~2 .lut_mask = 16'hCCE4;
defparam \cpu|cpu|E_st_data[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N3
dffeas \cpu|cpu|d_writedata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~0 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'hCC6C;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N29
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always2~0 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always2~0 .lut_mask = 16'h5A5A;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~0 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.datac(\jtag_uart|t_dav~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hC8CC;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~1 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hC4C8;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \jtag_uart|ac~0 (
// Equation(s):
// \jtag_uart|ac~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ) # (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(gnd),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\jtag_uart|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ac~0 .lut_mask = 16'hFFCC;
defparam \jtag_uart|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \jtag_uart|ac~1 (
// Equation(s):
// \jtag_uart|ac~1_combout  = (\jtag_uart|ac~0_combout ) # ((\jtag_uart|ac~q  & ((!\jtag_uart|ien_AE~0_combout ) # (!\cpu|cpu|d_writedata [10]))))

	.dataa(\cpu|cpu|d_writedata [10]),
	.datab(\jtag_uart|ien_AE~0_combout ),
	.datac(\jtag_uart|ac~q ),
	.datad(\jtag_uart|ac~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ac~1 .lut_mask = 16'hFF70;
defparam \jtag_uart|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \jtag_uart|ac (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|ac .is_wysiwyg = "true";
defparam \jtag_uart|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|ac~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[10]~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[10]~8_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[10]~8 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_data[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[12]~17 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[12]~17_combout  = (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & ((\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12])))) # (!\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12])))

	.dataa(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[12]~17 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\cpu|cpu|d_writedata [1] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [1]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg 
// [3] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0500;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [4])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4]~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4]~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4]~1 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [5]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [5]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [5]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~16 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~16_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [6])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [6])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~16 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \cpu|cpu|E_st_data[8]~0 (
// Equation(s):
// \cpu|cpu|E_st_data[8]~0_combout  = (\cpu|cpu|D_iw [4] & (((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))) # (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[8]~0 .lut_mask = 16'hFB40;
defparam \cpu|cpu|E_st_data[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \cpu|cpu|d_writedata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = (\cpu|cpu|d_writedata [8] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [8]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~27_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [13] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~18_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hAA8A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_mem8~1_combout  = (\cpu|cpu|D_ctrl_mem8~0_combout  & !\cpu|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mem8~1 .lut_mask = 16'h0C0C;
defparam \cpu|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \cpu|cpu|R_ctrl_br (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \cpu|cpu|Equal62~11 (
// Equation(s):
// \cpu|cpu|Equal62~11_combout  = (!\cpu|cpu|D_iw [12] & (!\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [11] & \cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~11 .lut_mask = 16'h1000;
defparam \cpu|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \cpu|cpu|Equal62~13 (
// Equation(s):
// \cpu|cpu|Equal62~13_combout  = (!\cpu|cpu|D_iw [12] & (!\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [11] & \cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~13 .lut_mask = 16'h0100;
defparam \cpu|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~0_combout  = (\cpu|cpu|D_iw [15] & ((\cpu|cpu|Equal62~11_combout ) # (\cpu|cpu|Equal62~13_combout )))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal62~11_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hAA88;
defparam \cpu|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \cpu|cpu|Equal62~9 (
// Equation(s):
// \cpu|cpu|Equal62~9_combout  = (!\cpu|cpu|D_iw [12] & (\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [11] & \cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~9 .lut_mask = 16'h4000;
defparam \cpu|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \cpu|cpu|Equal62~10 (
// Equation(s):
// \cpu|cpu|Equal62~10_combout  = (!\cpu|cpu|D_iw [12] & (\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [11] & \cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~10 .lut_mask = 16'h0400;
defparam \cpu|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~1_combout  = (\cpu|cpu|D_ctrl_retaddr~0_combout ) # ((!\cpu|cpu|D_iw [15] & ((\cpu|cpu|Equal62~9_combout ) # (\cpu|cpu|Equal62~10_combout ))))

	.dataa(\cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datab(\cpu|cpu|Equal62~9_combout ),
	.datac(\cpu|cpu|D_iw [15]),
	.datad(\cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 16'hAFAE;
defparam \cpu|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~3_combout  = (\cpu|cpu|D_iw [5]) # ((\cpu|cpu|D_iw [4]) # ((!\cpu|cpu|Equal0~4_combout  & !\cpu|cpu|Equal0~16_combout )))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal0~4_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'hFAFB;
defparam \cpu|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~4_combout  = (\cpu|cpu|D_ctrl_force_src2_zero~3_combout  & (((!\cpu|cpu|D_iw [14]) # (!\cpu|cpu|D_ctrl_retaddr~1_combout )) # (!\cpu|cpu|Equal0~6_combout )))

	.dataa(\cpu|cpu|Equal0~6_combout ),
	.datab(\cpu|cpu|D_ctrl_retaddr~1_combout ),
	.datac(\cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'h70F0;
defparam \cpu|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~5_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  & (\cpu|cpu|D_ctrl_force_src2_zero~4_combout  & ((\cpu|cpu|D_iw [5]) # (!\cpu|cpu|Equal0~2_combout ))))

	.dataa(\cpu|cpu|Equal0~2_combout ),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.datac(\cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datad(\cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 16'hC040;
defparam \cpu|cpu|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \cpu|cpu|Equal62~12 (
// Equation(s):
// \cpu|cpu|Equal62~12_combout  = (\cpu|cpu|D_iw [12] & (\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [11] & \cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~12 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~2_combout  = (!\cpu|cpu|D_iw [14] & ((\cpu|cpu|Equal62~10_combout ) # ((!\cpu|cpu|D_iw [15] & \cpu|cpu|Equal62~12_combout ))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|Equal62~12_combout ),
	.datad(\cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~2 .lut_mask = 16'h3310;
defparam \cpu|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \cpu|cpu|Equal62~14 (
// Equation(s):
// \cpu|cpu|Equal62~14_combout  = (\cpu|cpu|D_iw [12] & (!\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [11] & \cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~14 .lut_mask = 16'h2000;
defparam \cpu|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~3_combout  = (\cpu|cpu|D_ctrl_retaddr~2_combout ) # ((!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ((\cpu|cpu|Equal62~9_combout ) # (\cpu|cpu|Equal62~14_combout ))))

	.dataa(\cpu|cpu|D_ctrl_retaddr~2_combout ),
	.datab(\cpu|cpu|Equal62~9_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(\cpu|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~3 .lut_mask = 16'hAFAE;
defparam \cpu|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~4_combout  = (\cpu|cpu|D_ctrl_force_src2_zero~5_combout  & ((!\cpu|cpu|D_ctrl_retaddr~3_combout ) # (!\cpu|cpu|Equal0~6_combout )))

	.dataa(gnd),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datad(\cpu|cpu|D_ctrl_retaddr~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~4 .lut_mask = 16'h30F0;
defparam \cpu|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~5_combout  = (\cpu|cpu|Equal0~14_combout  & (((!\cpu|cpu|D_iw [4])))) # (!\cpu|cpu|Equal0~14_combout  & ((\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_ctrl_force_src2_zero~0_combout ))) # (!\cpu|cpu|D_iw [4] & (\cpu|cpu|Equal0~8_combout ))))

	.dataa(\cpu|cpu|Equal0~8_combout ),
	.datab(\cpu|cpu|Equal0~14_combout ),
	.datac(\cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~5 .lut_mask = 16'h30EE;
defparam \cpu|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~6_combout  = (\cpu|cpu|D_iw [5] & ((\cpu|cpu|D_ctrl_retaddr~5_combout ) # ((\cpu|cpu|Equal0~16_combout  & !\cpu|cpu|D_iw [4])))) # (!\cpu|cpu|D_iw [5] & (!\cpu|cpu|Equal0~16_combout  & (\cpu|cpu|D_iw [4] & 
// \cpu|cpu|D_ctrl_retaddr~5_combout )))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal0~16_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_ctrl_retaddr~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~6 .lut_mask = 16'hBA08;
defparam \cpu|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \cpu|cpu|D_ctrl_retaddr~7_combout  = ((\cpu|cpu|D_ctrl_retaddr~6_combout  & ((!\cpu|cpu|D_iw [4]))) # (!\cpu|cpu|D_ctrl_retaddr~6_combout  & ((\cpu|cpu|Equal0~2_combout ) # (\cpu|cpu|D_iw [4])))) # (!\cpu|cpu|D_ctrl_retaddr~4_combout )

	.dataa(\cpu|cpu|D_ctrl_retaddr~4_combout ),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|D_ctrl_retaddr~6_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~7 .lut_mask = 16'h5FFD;
defparam \cpu|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \cpu|cpu|R_ctrl_retaddr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_retaddr~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \cpu|cpu|R_src1~33 (
// Equation(s):
// \cpu|cpu|R_src1~33_combout  = (\cpu|cpu|R_ctrl_br~q  & ((\cpu|cpu|E_valid_from_R~q ) # ((\cpu|cpu|R_valid~q  & \cpu|cpu|R_ctrl_retaddr~q )))) # (!\cpu|cpu|R_ctrl_br~q  & (((\cpu|cpu|R_valid~q  & \cpu|cpu|R_ctrl_retaddr~q ))))

	.dataa(\cpu|cpu|R_ctrl_br~q ),
	.datab(\cpu|cpu|E_valid_from_R~q ),
	.datac(\cpu|cpu|R_valid~q ),
	.datad(\cpu|cpu|R_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1~33 .lut_mask = 16'hF888;
defparam \cpu|cpu|R_src1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \sys_clk_timer|counter_snapshot[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[13] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~32 (
// Equation(s):
// \sys_clk_timer|read_mux_out~32_combout  = (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [2] & (\sys_clk_timer|counter_snapshot [13] & !\cpu|cpu|W_alu_result [3])))

	.dataa(\cpu|cpu|W_alu_result [4]),
	.datab(\cpu|cpu|W_alu_result [2]),
	.datac(\sys_clk_timer|counter_snapshot [13]),
	.datad(\cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~32 .lut_mask = 16'h0020;
defparam \sys_clk_timer|read_mux_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \cpu|cpu|E_st_data[13]~10 (
// Equation(s):
// \cpu|cpu|E_st_data[13]~10_combout  = (\cpu|cpu|D_iw [4] & (((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))) # (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datad(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[13]~10 .lut_mask = 16'hE4F0;
defparam \cpu|cpu|E_st_data[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N17
dffeas \cpu|cpu|d_writedata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \sys_clk_timer|period_h_register[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[13] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \sys_clk_timer|period_l_register[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[13] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[13]~31 (
// Equation(s):
// \sys_clk_timer|read_mux_out[13]~31_combout  = (\sys_clk_timer|Equal6~2_combout  & ((\sys_clk_timer|period_l_register [13]) # ((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [13])))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [13])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [13]),
	.datad(\sys_clk_timer|period_l_register [13]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[13]~31 .lut_mask = 16'hEAC0;
defparam \sys_clk_timer|read_mux_out[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \sys_clk_timer|internal_counter[24]~80 (
// Equation(s):
// \sys_clk_timer|internal_counter[24]~80_combout  = (\sys_clk_timer|internal_counter [24] & ((GND) # (!\sys_clk_timer|internal_counter[23]~79 ))) # (!\sys_clk_timer|internal_counter [24] & (\sys_clk_timer|internal_counter[23]~79  $ (GND)))
// \sys_clk_timer|internal_counter[24]~81  = CARRY((\sys_clk_timer|internal_counter [24]) # (!\sys_clk_timer|internal_counter[23]~79 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[23]~79 ),
	.combout(\sys_clk_timer|internal_counter[24]~80_combout ),
	.cout(\sys_clk_timer|internal_counter[24]~81 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[24]~80 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \sys_clk_timer|period_h_register[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[8] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \sys_clk_timer|internal_counter[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[24]~80_combout ),
	.asdata(\sys_clk_timer|period_h_register [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[24] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \sys_clk_timer|internal_counter[25]~82 (
// Equation(s):
// \sys_clk_timer|internal_counter[25]~82_combout  = (\sys_clk_timer|internal_counter [25] & (\sys_clk_timer|internal_counter[24]~81  & VCC)) # (!\sys_clk_timer|internal_counter [25] & (!\sys_clk_timer|internal_counter[24]~81 ))
// \sys_clk_timer|internal_counter[25]~83  = CARRY((!\sys_clk_timer|internal_counter [25] & !\sys_clk_timer|internal_counter[24]~81 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[24]~81 ),
	.combout(\sys_clk_timer|internal_counter[25]~82_combout ),
	.cout(\sys_clk_timer|internal_counter[25]~83 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[25]~82 .lut_mask = 16'hC303;
defparam \sys_clk_timer|internal_counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \sys_clk_timer|period_h_register[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[9] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \sys_clk_timer|internal_counter[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[25]~82_combout ),
	.asdata(\sys_clk_timer|period_h_register [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[25] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \sys_clk_timer|internal_counter[26]~84 (
// Equation(s):
// \sys_clk_timer|internal_counter[26]~84_combout  = (\sys_clk_timer|internal_counter [26] & ((GND) # (!\sys_clk_timer|internal_counter[25]~83 ))) # (!\sys_clk_timer|internal_counter [26] & (\sys_clk_timer|internal_counter[25]~83  $ (GND)))
// \sys_clk_timer|internal_counter[26]~85  = CARRY((\sys_clk_timer|internal_counter [26]) # (!\sys_clk_timer|internal_counter[25]~83 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[25]~83 ),
	.combout(\sys_clk_timer|internal_counter[26]~84_combout ),
	.cout(\sys_clk_timer|internal_counter[26]~85 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[26]~84 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \sys_clk_timer|period_h_register[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[10] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \sys_clk_timer|internal_counter[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[26]~84_combout ),
	.asdata(\sys_clk_timer|period_h_register [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[26] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \sys_clk_timer|internal_counter[27]~86 (
// Equation(s):
// \sys_clk_timer|internal_counter[27]~86_combout  = (\sys_clk_timer|internal_counter [27] & (\sys_clk_timer|internal_counter[26]~85  & VCC)) # (!\sys_clk_timer|internal_counter [27] & (!\sys_clk_timer|internal_counter[26]~85 ))
// \sys_clk_timer|internal_counter[27]~87  = CARRY((!\sys_clk_timer|internal_counter [27] & !\sys_clk_timer|internal_counter[26]~85 ))

	.dataa(\sys_clk_timer|internal_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[26]~85 ),
	.combout(\sys_clk_timer|internal_counter[27]~86_combout ),
	.cout(\sys_clk_timer|internal_counter[27]~87 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[27]~86 .lut_mask = 16'hA505;
defparam \sys_clk_timer|internal_counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y35_N21
dffeas \sys_clk_timer|period_h_register[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[11] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \sys_clk_timer|internal_counter[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[27]~86_combout ),
	.asdata(\sys_clk_timer|period_h_register [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[27] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \sys_clk_timer|internal_counter[28]~88 (
// Equation(s):
// \sys_clk_timer|internal_counter[28]~88_combout  = (\sys_clk_timer|internal_counter [28] & ((GND) # (!\sys_clk_timer|internal_counter[27]~87 ))) # (!\sys_clk_timer|internal_counter [28] & (\sys_clk_timer|internal_counter[27]~87  $ (GND)))
// \sys_clk_timer|internal_counter[28]~89  = CARRY((\sys_clk_timer|internal_counter [28]) # (!\sys_clk_timer|internal_counter[27]~87 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[27]~87 ),
	.combout(\sys_clk_timer|internal_counter[28]~88_combout ),
	.cout(\sys_clk_timer|internal_counter[28]~89 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[28]~88 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \jtag_uart|woverflow~0 (
// Equation(s):
// \jtag_uart|woverflow~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\cpu|cpu|W_alu_result [2] & (\jtag_uart|av_waitrequest~2_combout  & \jtag_uart|always2~0_combout )))

	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\cpu|cpu|W_alu_result [2]),
	.datac(\jtag_uart|av_waitrequest~2_combout ),
	.datad(\jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|woverflow~0 .lut_mask = 16'h2000;
defparam \jtag_uart|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \jtag_uart|woverflow~1 (
// Equation(s):
// \jtag_uart|woverflow~1_combout  = (\jtag_uart|woverflow~0_combout  & (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (!\jtag_uart|woverflow~0_combout  & ((\jtag_uart|woverflow~q )))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\jtag_uart|woverflow~q ),
	.datad(\jtag_uart|woverflow~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|woverflow~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|woverflow~1 .lut_mask = 16'hCCF0;
defparam \jtag_uart|woverflow~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \jtag_uart|woverflow (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|woverflow~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|woverflow .is_wysiwyg = "true";
defparam \jtag_uart|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|woverflow~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[14]~25 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[14]~25_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[14]~25 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_data[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [14]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12]~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12]~4_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12]~4 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~83 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~83_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~83 .lut_mask = 16'hCC00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15]~9 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15]~9_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010~q  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [16])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [16]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15]~9 .lut_mask = 16'hAACC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~24_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hAAC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~28_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [14] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [14]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [14]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hE4E4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~74_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [15])))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~73_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15]~9_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [12]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [12]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [12]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [13])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [13])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [13]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \cpu|cpu|E_st_data[14]~12 (
// Equation(s):
// \cpu|cpu|E_st_data[14]~12_combout  = (\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|D_iw [4] & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) # (!\cpu|cpu|D_iw [4] & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & (((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[14]~12 .lut_mask = 16'hF0D8;
defparam \cpu|cpu|E_st_data[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \cpu|cpu|d_writedata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [14])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [14])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [14]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [15]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [15]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [15]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \cpu|cpu|E_mem_byte_en[1]~1_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & (((\cpu|cpu|D_ctrl_mem8~1_combout )) # (!\cpu|cpu|Add1~10_combout ))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & (((!\cpu|cpu|Add1~10_combout  & \cpu|cpu|Add1~8_combout )) # 
// (!\cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|Add1~10_combout ),
	.datac(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(\cpu|cpu|Add1~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[1]~1 .lut_mask = 16'hB7A7;
defparam \cpu|cpu|E_mem_byte_en[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \cpu|cpu|d_byteenable[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [33] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\cpu|cpu|d_byteenable [1] & \mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\cpu|cpu|d_byteenable [1]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 16'hFAF0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [1])

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~13_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~12_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout ,gnd,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~15_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~16_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~22_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [14])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hB888;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [11])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [11])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [11]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~10_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~10 .lut_mask = 16'hB830;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \sys_clk_timer|period_h_register[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[14] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \sys_clk_timer|period_l_register[14]~7 (
// Equation(s):
// \sys_clk_timer|period_l_register[14]~7_combout  = !\cpu|cpu|d_writedata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[14]~7 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \sys_clk_timer|period_l_register[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[14] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[14]~37 (
// Equation(s):
// \sys_clk_timer|read_mux_out[14]~37_combout  = (\sys_clk_timer|Equal6~2_combout  & (((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [14])) # (!\sys_clk_timer|period_l_register [14]))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [14])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [14]),
	.datad(\sys_clk_timer|period_l_register [14]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[14]~37 .lut_mask = 16'hC0EA;
defparam \sys_clk_timer|read_mux_out[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[14]~7 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[14]~7_combout  = !\sys_clk_timer|internal_counter [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [14]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[14]~7 .lut_mask = 16'h00FF;
defparam \sys_clk_timer|counter_snapshot[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \sys_clk_timer|counter_snapshot[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[14] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~38 (
// Equation(s):
// \sys_clk_timer|read_mux_out~38_combout  = (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [3] & (!\cpu|cpu|W_alu_result [2] & \sys_clk_timer|counter_snapshot [14])))

	.dataa(\cpu|cpu|W_alu_result [4]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\cpu|cpu|W_alu_result [2]),
	.datad(\sys_clk_timer|counter_snapshot [14]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~38 .lut_mask = 16'h0200;
defparam \sys_clk_timer|read_mux_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \sys_clk_timer|internal_counter[29]~90 (
// Equation(s):
// \sys_clk_timer|internal_counter[29]~90_combout  = (\sys_clk_timer|internal_counter [29] & (\sys_clk_timer|internal_counter[28]~89  & VCC)) # (!\sys_clk_timer|internal_counter [29] & (!\sys_clk_timer|internal_counter[28]~89 ))
// \sys_clk_timer|internal_counter[29]~91  = CARRY((!\sys_clk_timer|internal_counter [29] & !\sys_clk_timer|internal_counter[28]~89 ))

	.dataa(\sys_clk_timer|internal_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[28]~89 ),
	.combout(\sys_clk_timer|internal_counter[29]~90_combout ),
	.cout(\sys_clk_timer|internal_counter[29]~91 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[29]~90 .lut_mask = 16'hA505;
defparam \sys_clk_timer|internal_counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \sys_clk_timer|internal_counter[30]~92 (
// Equation(s):
// \sys_clk_timer|internal_counter[30]~92_combout  = (\sys_clk_timer|internal_counter [30] & ((GND) # (!\sys_clk_timer|internal_counter[29]~91 ))) # (!\sys_clk_timer|internal_counter [30] & (\sys_clk_timer|internal_counter[29]~91  $ (GND)))
// \sys_clk_timer|internal_counter[30]~93  = CARRY((\sys_clk_timer|internal_counter [30]) # (!\sys_clk_timer|internal_counter[29]~91 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[29]~91 ),
	.combout(\sys_clk_timer|internal_counter[30]~92_combout ),
	.cout(\sys_clk_timer|internal_counter[30]~93 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[30]~92 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \sys_clk_timer|internal_counter[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[30]~92_combout ),
	.asdata(\sys_clk_timer|period_h_register [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[30] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[30]~feeder (
// Equation(s):
// \sys_clk_timer|counter_snapshot[30]~feeder_combout  = \sys_clk_timer|internal_counter [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [30]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[30]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|counter_snapshot[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \sys_clk_timer|counter_snapshot[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[30] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[14]~39 (
// Equation(s):
// \sys_clk_timer|read_mux_out[14]~39_combout  = (\sys_clk_timer|read_mux_out[14]~37_combout ) # ((\sys_clk_timer|read_mux_out~38_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [30])))

	.dataa(\sys_clk_timer|read_mux_out[14]~37_combout ),
	.datab(\sys_clk_timer|read_mux_out~38_combout ),
	.datac(\sys_clk_timer|Equal6~3_combout ),
	.datad(\sys_clk_timer|counter_snapshot [30]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[14]~39 .lut_mask = 16'hFEEE;
defparam \sys_clk_timer|read_mux_out[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \sys_clk_timer|readdata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[14]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[14] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [14]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [14]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|decode3|w_anode2169w[2] (
// Equation(s):
// \mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2] = (!\cpu|cpu|W_alu_result [15] & (!\cpu|cpu|W_alu_result [16] & !\mem|wren2~0_combout ))

	.dataa(\cpu|cpu|W_alu_result [15]),
	.datab(gnd),
	.datac(\cpu|cpu|W_alu_result [16]),
	.datad(\mem|wren2~0_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2169w[2] .lut_mask = 16'h0005;
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2169w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [14]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [14]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[14]~50 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[14]~50_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1]) # (\mem|the_altsyncram|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0  & (!\mem|the_altsyncram|auto_generated|address_reg_b [1])))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[14]~50 .lut_mask = 16'hAEA4;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[14]~51 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[14]~51_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[14]~50_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a110~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[14]~50_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a78~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[14]~50_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[14]~50_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[14]~51 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[14]~26 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[14]~26_combout  = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14]) # 
// ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux5|result_node[14]~51_combout )))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[14]~51_combout ))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[14]~51_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[14]~26 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[14]~27 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[14]~27_combout  = (\mm_interconnect_0|rsp_mux|src_data[14]~25_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[14]~26_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[14]~25_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[14]~26_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[14]~27 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[6]~6 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[6]~6_combout  = (\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_fill_bit~0_combout ))) # (!\cpu|cpu|av_ld_aligning_data~q  & (\mm_interconnect_0|rsp_mux|src_data[14]~27_combout ))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[14]~27_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[6]~6 .lut_mask = 16'hEE22;
defparam \cpu|cpu|av_ld_byte1_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~22_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~22 .lut_mask = 16'h8F80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[15]~32 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[15]~32_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte1_data [7])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [15]))))

	.dataa(\cpu|cpu|av_ld_byte1_data [7]),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|W_alu_result [15]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[15]~32 .lut_mask = 16'h8B88;
defparam \cpu|cpu|W_rf_wr_data[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [17])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [17])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [17])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hCC33;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hA5AF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [17]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [17]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [17]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [17]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_first_bit_number = 17;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[17]~12 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[17]~12_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a81~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[17]~12 .lut_mask = 16'hFA44;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[17]~13 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[17]~13_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[17]~12_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a113~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[17]~12_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[17]~12_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[17]~12_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[17]~13 .lut_mask = 16'hDDA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[17]~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[17]~7_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[17]~13_combout ) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17])))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[17]~13_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[17]~7 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~21_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~21 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[17] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [17] = (\mm_interconnect_0|rsp_mux|src_data[17]~7_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[17]~7_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [17]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[17] .lut_mask = 16'hECEC;
defparam \mm_interconnect_0|rsp_mux|src_data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[1]~1 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[1]~1_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data [17])))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data [17]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[1]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte2_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [18]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [18]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [18]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [18]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_first_bit_number = 18;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[18]~20 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[18]~20_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|ram_block1a82~PORTBDATAOUT0 ) # (\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0  & ((!\mem|the_altsyncram|auto_generated|address_reg_b [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[18]~20 .lut_mask = 16'hF0CA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[18]~21 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[18]~21_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[18]~20_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a114~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[18]~20_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a50~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[18]~20_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[18]~20_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[18]~21 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [20]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [20]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [20]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [20]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_first_bit_number = 20;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[20]~36 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[20]~36_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a84~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[20]~36 .lut_mask = 16'hF4A4;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[20]~37 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[20]~37_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[20]~36_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a116~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[20]~36_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[20]~36_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[20]~36_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[20]~37 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h3C03;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h5A05;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[20]~20 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[20]~20_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]) # 
// ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux5|result_node[20]~37_combout )))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & (\mem|the_altsyncram|auto_generated|mux5|result_node[20]~37_combout )))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[20]~37_combout ),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[20]~20 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hA5AF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[21]~23 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[21]~23_combout  = (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & ((\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21])))) # (!\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21])))

	.dataa(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[21]~23 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [22])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [22])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [23]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [23]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[23]~60 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[23]~60_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a87~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[23]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[23]~60 .lut_mask = 16'hE3E0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[23]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [23]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [23]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_first_bit_number = 23;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[23]~61 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[23]~61_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[23]~60_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[23]~60_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|mux5|result_node[23]~60_combout ))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[23]~60_combout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[23]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[23]~61 .lut_mask = 16'hEC64;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[23]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[23]~32 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[23]~32_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[23]~61_combout ) # ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre 
// [0] & \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[23]~61_combout ),
	.datac(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[23]~32 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_data[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[23] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [23] = (\mm_interconnect_0|rsp_mux|src_data[23]~32_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[23]~32_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [23]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[23] .lut_mask = 16'hFFA0;
defparam \mm_interconnect_0|rsp_mux|src_data[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[7]~7 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[7]~7_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data [23])))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data [23]),
	.datac(gnd),
	.datad(\cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[7]~7 .lut_mask = 16'hAACC;
defparam \cpu|cpu|av_ld_byte2_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~19 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~19_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~19 .lut_mask = 16'h7000;
defparam \cpu|cpu|av_ld_byte3_data_nxt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \cpu|cpu|E_mem_byte_en[3]~3_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & ((\cpu|cpu|Add1~10_combout ) # ((\cpu|cpu|D_ctrl_mem8~1_combout )))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & (((\cpu|cpu|Add1~10_combout  & \cpu|cpu|Add1~8_combout )) # 
// (!\cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|Add1~10_combout ),
	.datac(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(\cpu|cpu|Add1~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[3]~3 .lut_mask = 16'hEDAD;
defparam \cpu|cpu|E_mem_byte_en[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \cpu|cpu|d_byteenable[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [31]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [31]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [31]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [31]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[31]~62 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[31]~62_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a63~PORTBDATAOUT0 ) # (\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0  & ((!\mem|the_altsyncram|auto_generated|address_reg_b [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[31]~62 .lut_mask = 16'hF0CA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[31]~63 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[31]~63_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[31]~62_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a127~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[31]~62_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a95~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[31]~62_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[31]~62_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[31]~63 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~20 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~20_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[31]~63_combout  & ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]) # ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[31]~63_combout  & (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[31]~63_combout ),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~20 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~21 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~21_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (((\cpu|cpu|av_fill_bit~0_combout )))) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte3_data_nxt~19_combout ) # ((\cpu|cpu|av_ld_byte3_data_nxt~20_combout ))))

	.dataa(\cpu|cpu|av_ld_byte3_data_nxt~19_combout ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_ld_byte3_data_nxt~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~21 .lut_mask = 16'hCFCA;
defparam \cpu|cpu|av_ld_byte3_data_nxt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_rshift8~1 (
// Equation(s):
// \cpu|cpu|av_ld_rshift8~1_combout  = (\cpu|cpu|av_ld_rshift8~0_combout  & \cpu|cpu|av_ld_aligning_data~q )

	.dataa(\cpu|cpu|av_ld_rshift8~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_rshift8~1 .lut_mask = 16'hA0A0;
defparam \cpu|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \cpu|cpu|av_ld_byte3_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \cpu|cpu|av_ld_byte2_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[7]~7_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [30]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [30]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [30]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [30]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[30]~54 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[30]~54_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a62~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0  & !\mem|the_altsyncram|auto_generated|address_reg_b [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[30]~54 .lut_mask = 16'hAAD8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[30]~55 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[30]~55_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[30]~54_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a126~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[30]~54_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a94~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[30]~54_combout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[30]~55 .lut_mask = 16'hACF0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~17 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~17_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[30]~55_combout  & ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]) # ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[30]~55_combout  & (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[30]~55_combout ),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~17 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~30_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~30 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~16 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~16_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~16 .lut_mask = 16'h7000;
defparam \cpu|cpu|av_ld_byte3_data_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~18 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~18_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (((\cpu|cpu|av_fill_bit~0_combout )))) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte3_data_nxt~17_combout ) # ((\cpu|cpu|av_ld_byte3_data_nxt~16_combout ))))

	.dataa(\cpu|cpu|av_ld_byte3_data_nxt~17_combout ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_ld_byte3_data_nxt~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~18 .lut_mask = 16'hCFCA;
defparam \cpu|cpu|av_ld_byte3_data_nxt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \cpu|cpu|av_ld_byte3_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \cpu|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \cpu|cpu|E_invert_arith_src_msb~0_combout  = (\cpu|cpu|D_iw [4] & (!\cpu|cpu|Equal0~5_combout  & (!\cpu|cpu|Equal0~4_combout ))) # (!\cpu|cpu|D_iw [4] & (((!\cpu|cpu|D_ctrl_alu_force_xor~2_combout ))))

	.dataa(\cpu|cpu|Equal0~5_combout ),
	.datab(\cpu|cpu|Equal0~4_combout ),
	.datac(\cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h110F;
defparam \cpu|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \cpu|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \cpu|cpu|E_invert_arith_src_msb~1_combout  = (\cpu|cpu|Equal0~6_combout  & (\cpu|cpu|Equal62~0_combout  & (\cpu|cpu|D_iw [15] $ (\cpu|cpu|D_iw [14]))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'h4800;
defparam \cpu|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \cpu|cpu|E_invert_arith_src_msb~2 (
// Equation(s):
// \cpu|cpu|E_invert_arith_src_msb~2_combout  = (\cpu|cpu|R_valid~q  & ((\cpu|cpu|E_invert_arith_src_msb~1_combout ) # ((!\cpu|cpu|D_iw [5] & !\cpu|cpu|E_invert_arith_src_msb~0_combout ))))

	.dataa(\cpu|cpu|R_valid~q ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.datad(\cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_invert_arith_src_msb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_invert_arith_src_msb~2 .lut_mask = 16'hAA02;
defparam \cpu|cpu|E_invert_arith_src_msb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \cpu|cpu|E_invert_arith_src_msb (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_invert_arith_src_msb~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \cpu|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \cpu|cpu|Equal0~9 (
// Equation(s):
// \cpu|cpu|Equal0~9_combout  = (\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [2] & !\cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~9 .lut_mask = 16'h0020;
defparam \cpu|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_logic~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_logic~0_combout  = (!\cpu|cpu|Equal0~9_combout  & ((!\cpu|cpu|D_iw [4]) # (!\cpu|cpu|Equal0~8_combout )))

	.dataa(\cpu|cpu|Equal0~8_combout ),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\cpu|cpu|Equal0~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_logic~0 .lut_mask = 16'h0077;
defparam \cpu|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\cpu|cpu|D_iw [5] & ((\cpu|cpu|D_iw [4] & ((\cpu|cpu|Equal0~4_combout ))) # (!\cpu|cpu|D_iw [4] & (\cpu|cpu|Equal0~10_combout ))))

	.dataa(\cpu|cpu|Equal0~10_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'hC808;
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((!\cpu|cpu|D_ctrl_logic~0_combout  & !\cpu|cpu|D_iw [5])))

	.dataa(\cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\cpu|cpu|D_ctrl_logic~0_combout ),
	.datac(\cpu|cpu|D_iw [5]),
	.datad(\cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hFFAB;
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \cpu|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_hi_imm16~0_combout  = (!\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [0] & ((\cpu|cpu|D_iw [4]) # (\cpu|cpu|D_iw [3]))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h0302;
defparam \cpu|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_hi_imm16~1_combout  = (\cpu|cpu|D_iw [2] & (\cpu|cpu|D_iw [5] & \cpu|cpu|D_ctrl_hi_imm16~0_combout ))

	.dataa(\cpu|cpu|D_iw [2]),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [5]),
	.datad(\cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'hA000;
defparam \cpu|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \cpu|cpu|R_ctrl_hi_imm16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|cpu|W_rf_wr_data[31]~34_combout ,\cpu|cpu|W_rf_wr_data[30]~30_combout ,\cpu|cpu|W_rf_wr_data[29]~26_combout ,\cpu|cpu|W_rf_wr_data[28]~22_combout ,\cpu|cpu|W_rf_wr_data[27]~18_combout ,\cpu|cpu|W_rf_wr_data[26]~14_combout ,
\cpu|cpu|W_rf_wr_data[25]~10_combout ,\cpu|cpu|W_rf_wr_data[24]~5_combout ,\cpu|cpu|W_rf_wr_data[23]~33_combout ,\cpu|cpu|W_rf_wr_data[22]~29_combout ,\cpu|cpu|W_rf_wr_data[21]~25_combout ,\cpu|cpu|W_rf_wr_data[20]~21_combout ,
\cpu|cpu|W_rf_wr_data[19]~17_combout ,\cpu|cpu|W_rf_wr_data[18]~13_combout ,\cpu|cpu|W_rf_wr_data[17]~9_combout ,\cpu|cpu|W_rf_wr_data[16]~4_combout ,\cpu|cpu|W_rf_wr_data[15]~32_combout ,\cpu|cpu|W_rf_wr_data[14]~28_combout ,
\cpu|cpu|W_rf_wr_data[13]~24_combout ,\cpu|cpu|W_rf_wr_data[12]~20_combout ,\cpu|cpu|W_rf_wr_data[11]~16_combout ,\cpu|cpu|W_rf_wr_data[10]~12_combout ,\cpu|cpu|W_rf_wr_data[9]~8_combout ,\cpu|cpu|W_rf_wr_data[8]~3_combout ,\cpu|cpu|W_rf_wr_data[7]~31_combout ,
\cpu|cpu|W_rf_wr_data[6]~27_combout ,\cpu|cpu|W_rf_wr_data[5]~23_combout ,\cpu|cpu|W_rf_wr_data[4]~19_combout ,\cpu|cpu|W_rf_wr_data[3]~15_combout ,\cpu|cpu|W_rf_wr_data[2]~11_combout ,\cpu|cpu|W_rf_wr_data[1]~7_combout ,\cpu|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\cpu|cpu|R_dst_regnum [4],\cpu|cpu|R_dst_regnum [3],\cpu|cpu|R_dst_regnum [2],\cpu|cpu|R_dst_regnum [1],\cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|D_iw [26],\cpu|cpu|D_iw [25],\cpu|cpu|D_iw [24],\cpu|cpu|D_iw [23],\cpu|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \cpu|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \cpu|cpu|R_src2_hi[15]~1_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|R_ctrl_hi_imm16~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_ctrl_hi_imm16~q  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\cpu|cpu|R_src2_use_imm~q ),
	.datab(\cpu|cpu|D_iw [21]),
	.datac(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_hi[15]~1 .lut_mask = 16'hCDC8;
defparam \cpu|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~6_combout  = ((\cpu|cpu|D_iw [15]) # (!\cpu|cpu|Equal0~6_combout )) # (!\cpu|cpu|Equal62~8_combout )

	.dataa(\cpu|cpu|Equal62~8_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|Equal0~6_combout ),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 16'hFF5F;
defparam \cpu|cpu|D_ctrl_force_src2_zero~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~1_combout  = (\cpu|cpu|D_iw [15] & ((\cpu|cpu|Equal62~9_combout ) # ((!\cpu|cpu|D_iw [14] & \cpu|cpu|Equal62~10_combout ))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal62~9_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 16'h8A88;
defparam \cpu|cpu|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~2_combout  = (\cpu|cpu|Equal0~6_combout  & ((\cpu|cpu|D_ctrl_force_src2_zero~1_combout ) # ((\cpu|cpu|Equal62~11_combout  & !\cpu|cpu|D_iw [15]))))

	.dataa(\cpu|cpu|Equal62~11_combout ),
	.datab(\cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datac(\cpu|cpu|Equal0~6_combout ),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 16'hC0E0;
defparam \cpu|cpu|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~7_combout  = (\cpu|cpu|D_ctrl_force_src2_zero~6_combout  & (!\cpu|cpu|D_ctrl_force_src2_zero~2_combout  & (!\cpu|cpu|Equal0~14_combout  & \cpu|cpu|D_ctrl_force_src2_zero~5_combout )))

	.dataa(\cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datab(\cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datac(\cpu|cpu|Equal0~14_combout ),
	.datad(\cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'h0200;
defparam \cpu|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~8_combout  = (\cpu|cpu|D_iw [4] & (!\cpu|cpu|D_iw [5] & ((\cpu|cpu|Equal0~16_combout )))) # (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|Equal0~2_combout ) # ((\cpu|cpu|D_iw [5] & \cpu|cpu|Equal0~16_combout ))))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'h5E0C;
defparam \cpu|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_force_src2_zero~9 (
// Equation(s):
// \cpu|cpu|D_ctrl_force_src2_zero~9_combout  = ((\cpu|cpu|D_ctrl_force_src2_zero~8_combout ) # ((!\cpu|cpu|D_ctrl_force_src2_zero~0_combout  & \cpu|cpu|D_iw [4]))) # (!\cpu|cpu|D_ctrl_force_src2_zero~7_combout )

	.dataa(\cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(\cpu|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datad(\cpu|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_force_src2_zero~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_force_src2_zero~9 .lut_mask = 16'hFF4F;
defparam \cpu|cpu|D_ctrl_force_src2_zero~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \cpu|cpu|R_ctrl_force_src2_zero (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_force_src2_zero~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \cpu|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \cpu|cpu|R_src2_hi[15]~2_combout  = (!\cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & (\cpu|cpu|R_src2_hi[15]~1_combout  & !\cpu|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(\cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datab(\cpu|cpu|R_src2_hi[15]~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_hi[15]~2 .lut_mask = 16'h0044;
defparam \cpu|cpu|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N29
dffeas \cpu|cpu|E_src2[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \cpu|cpu|Add1~56 (
// Equation(s):
// \cpu|cpu|Add1~56_combout  = \cpu|cpu|E_invert_arith_src_msb~q  $ (\cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [31]))

	.dataa(\cpu|cpu|E_invert_arith_src_msb~q ),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(\cpu|cpu|E_src2 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~56 .lut_mask = 16'h9696;
defparam \cpu|cpu|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|cpu|W_rf_wr_data[31]~34_combout ,\cpu|cpu|W_rf_wr_data[30]~30_combout ,\cpu|cpu|W_rf_wr_data[29]~26_combout ,\cpu|cpu|W_rf_wr_data[28]~22_combout ,\cpu|cpu|W_rf_wr_data[27]~18_combout ,\cpu|cpu|W_rf_wr_data[26]~14_combout ,
\cpu|cpu|W_rf_wr_data[25]~10_combout ,\cpu|cpu|W_rf_wr_data[24]~5_combout ,\cpu|cpu|W_rf_wr_data[23]~33_combout ,\cpu|cpu|W_rf_wr_data[22]~29_combout ,\cpu|cpu|W_rf_wr_data[21]~25_combout ,\cpu|cpu|W_rf_wr_data[20]~21_combout ,
\cpu|cpu|W_rf_wr_data[19]~17_combout ,\cpu|cpu|W_rf_wr_data[18]~13_combout ,\cpu|cpu|W_rf_wr_data[17]~9_combout ,\cpu|cpu|W_rf_wr_data[16]~4_combout ,\cpu|cpu|W_rf_wr_data[15]~32_combout ,\cpu|cpu|W_rf_wr_data[14]~28_combout ,
\cpu|cpu|W_rf_wr_data[13]~24_combout ,\cpu|cpu|W_rf_wr_data[12]~20_combout ,\cpu|cpu|W_rf_wr_data[11]~16_combout ,\cpu|cpu|W_rf_wr_data[10]~12_combout ,\cpu|cpu|W_rf_wr_data[9]~8_combout ,\cpu|cpu|W_rf_wr_data[8]~3_combout ,\cpu|cpu|W_rf_wr_data[7]~31_combout ,
\cpu|cpu|W_rf_wr_data[6]~27_combout ,\cpu|cpu|W_rf_wr_data[5]~23_combout ,\cpu|cpu|W_rf_wr_data[4]~19_combout ,\cpu|cpu|W_rf_wr_data[3]~15_combout ,\cpu|cpu|W_rf_wr_data[2]~11_combout ,\cpu|cpu|W_rf_wr_data[1]~7_combout ,\cpu|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\cpu|cpu|R_dst_regnum [4],\cpu|cpu|R_dst_regnum [3],\cpu|cpu|R_dst_regnum [2],\cpu|cpu|R_dst_regnum [1],\cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|D_iw [31],\cpu|cpu|D_iw [30],\cpu|cpu|D_iw [29],\cpu|cpu|D_iw [28],\cpu|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \cpu|cpu|R_src1[31]~38 (
// Equation(s):
// \cpu|cpu|R_src1[31]~38_combout  = (!\cpu|cpu|R_src1~33_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\cpu|cpu|R_ctrl_jmp_direct~q ) # (!\cpu|cpu|E_valid_from_R~q ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[31]~38 .lut_mask = 16'h0700;
defparam \cpu|cpu|R_src1[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \cpu|cpu|E_src1[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[31]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \cpu|cpu|E_arith_src1[31] (
// Equation(s):
// \cpu|cpu|E_arith_src1 [31] = \cpu|cpu|E_src1 [31] $ (\cpu|cpu|E_invert_arith_src_msb~q )

	.dataa(\cpu|cpu|E_src1 [31]),
	.datab(gnd),
	.datac(\cpu|cpu|E_invert_arith_src_msb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_arith_src1[31] .lut_mask = 16'h5A5A;
defparam \cpu|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \cpu|cpu|E_src2[30]~4 (
// Equation(s):
// \cpu|cpu|E_src2[30]~4_combout  = (\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [21]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[30]~4 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \cpu|cpu|R_src2_hi~0 (
// Equation(s):
// \cpu|cpu|R_src2_hi~0_combout  = (\cpu|cpu|R_ctrl_unsigned_lo_imm16~q ) # (\cpu|cpu|R_ctrl_force_src2_zero~q )

	.dataa(\cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_hi~0 .lut_mask = 16'hFFAA;
defparam \cpu|cpu|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \cpu|cpu|E_src2[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[30]~4_combout ),
	.asdata(\cpu|cpu|D_iw [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \cpu|cpu|Add1~57 (
// Equation(s):
// \cpu|cpu|Add1~57_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [30])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(\cpu|cpu|E_src2 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~57 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \cpu|cpu|R_src1[29]~42 (
// Equation(s):
// \cpu|cpu|R_src1[29]~42_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[29]~42 .lut_mask = 16'h020A;
defparam \cpu|cpu|R_src1[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \cpu|cpu|E_src1[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[29]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \cpu|cpu|E_src2[29]~6 (
// Equation(s):
// \cpu|cpu|E_src2[29]~6_combout  = (\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [21]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(\cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[29]~6 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [19]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [19]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [19]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[19]~38 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[19]~38_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a51~portadataout ) # (\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ((!\mem|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[19]~38 .lut_mask = 16'hF0CA;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [19]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_first_bit_number = 19;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[19]~39 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[19]~39_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[19]~38_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a115~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[19]~38_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a83~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[19]~38_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[19]~38_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[19]~39 .lut_mask = 16'hF838;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~10_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~10 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \cpu|cpu|F_iw[19]~33 (
// Equation(s):
// \cpu|cpu|F_iw[19]~33_combout  = (\mm_interconnect_0|rsp_mux_001|src_payload~10_combout ) # (((\mem|the_altsyncram|auto_generated|mux4|result_node[19]~39_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0])) # 
// (!\cpu|cpu|D_iw[31]~1_combout ))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[19]~39_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[19]~33 .lut_mask = 16'hEFCF;
defparam \cpu|cpu|F_iw[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \cpu|cpu|D_iw[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[19]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \cpu|cpu|E_src2[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[29]~6_combout ),
	.asdata(\cpu|cpu|D_iw [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \cpu|cpu|Add1~58 (
// Equation(s):
// \cpu|cpu|Add1~58_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [29])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~58 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \cpu|cpu|R_src1[28]~44 (
// Equation(s):
// \cpu|cpu|R_src1[28]~44_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datab(\cpu|cpu|R_src1~33_combout ),
	.datac(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[28]~44 .lut_mask = 16'h0222;
defparam \cpu|cpu|R_src1[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \cpu|cpu|E_src1[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[28]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \cpu|cpu|R_src1[27]~46 (
// Equation(s):
// \cpu|cpu|R_src1[27]~46_combout  = (!\cpu|cpu|R_src1~33_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\cpu|cpu|R_ctrl_jmp_direct~q ) # (!\cpu|cpu|E_valid_from_R~q ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[27]~46 .lut_mask = 16'h0700;
defparam \cpu|cpu|R_src1[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \cpu|cpu|E_src1[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \cpu|cpu|Add1~60 (
// Equation(s):
// \cpu|cpu|Add1~60_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [27])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(\cpu|cpu|E_src2 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~60 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \cpu|cpu|R_src1[26]~47 (
// Equation(s):
// \cpu|cpu|R_src1[26]~47_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datab(\cpu|cpu|R_src1~33_combout ),
	.datac(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[26]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[26]~47 .lut_mask = 16'h0222;
defparam \cpu|cpu|R_src1[26]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \cpu|cpu|E_src1[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[26]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \cpu|cpu|Add1~61 (
// Equation(s):
// \cpu|cpu|Add1~61_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [26])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [26]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~61 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \cpu|cpu|E_src2[25]~13 (
// Equation(s):
// \cpu|cpu|E_src2[25]~13_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[25]~13 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src2[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \cpu|cpu|E_src2[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[25]~13_combout ),
	.asdata(\cpu|cpu|D_iw [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \cpu|cpu|Add1~62 (
// Equation(s):
// \cpu|cpu|Add1~62_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [25])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~62 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \cpu|cpu|E_src2[24]~14 (
// Equation(s):
// \cpu|cpu|E_src2[24]~14_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[24]~14 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src2[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \cpu|cpu|E_src2[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[24]~14_combout ),
	.asdata(\cpu|cpu|D_iw [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \cpu|cpu|Add1~63 (
// Equation(s):
// \cpu|cpu|Add1~63_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [24])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~63 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \cpu|cpu|R_src1[24]~49 (
// Equation(s):
// \cpu|cpu|R_src1[24]~49_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[24]~49 .lut_mask = 16'h020A;
defparam \cpu|cpu|R_src1[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \cpu|cpu|E_src1[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[24]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \cpu|cpu|E_src2[23]~2 (
// Equation(s):
// \cpu|cpu|E_src2[23]~2_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[23]~2 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \cpu|cpu|E_src2[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[23]~2_combout ),
	.asdata(\cpu|cpu|D_iw [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \cpu|cpu|Add1~64 (
// Equation(s):
// \cpu|cpu|Add1~64_combout  = \cpu|cpu|E_src2 [23] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [23]),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~64 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \cpu|cpu|E_src2[22]~3 (
// Equation(s):
// \cpu|cpu|E_src2[22]~3_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[22]~3 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \cpu|cpu|E_src2[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[22]~3_combout ),
	.asdata(\cpu|cpu|D_iw [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \cpu|cpu|Add1~65 (
// Equation(s):
// \cpu|cpu|Add1~65_combout  = \cpu|cpu|E_src2 [22] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(\cpu|cpu|E_src2 [22]),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~65 .lut_mask = 16'h5A5A;
defparam \cpu|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \cpu|cpu|E_src2[21]~5 (
// Equation(s):
// \cpu|cpu|E_src2[21]~5_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[21]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \cpu|cpu|E_src2[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[21]~5_combout ),
	.asdata(\cpu|cpu|D_iw [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \cpu|cpu|Add1~66 (
// Equation(s):
// \cpu|cpu|Add1~66_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [21])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~66 .lut_mask = 16'h5A5A;
defparam \cpu|cpu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \cpu|cpu|R_src1[21]~41 (
// Equation(s):
// \cpu|cpu|R_src1[21]~41_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datab(\cpu|cpu|R_src1~33_combout ),
	.datac(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[21]~41 .lut_mask = 16'h0222;
defparam \cpu|cpu|R_src1[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \cpu|cpu|E_src1[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[21]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \cpu|cpu|R_src1[20]~43 (
// Equation(s):
// \cpu|cpu|R_src1[20]~43_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[20]~43 .lut_mask = 16'h020A;
defparam \cpu|cpu|R_src1[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \cpu|cpu|E_src1[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[20]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \cpu|cpu|E_src2[20]~7 (
// Equation(s):
// \cpu|cpu|E_src2[20]~7_combout  = (\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [21]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[20]~7 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \cpu|cpu|E_src2[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[20]~7_combout ),
	.asdata(\cpu|cpu|D_iw [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \cpu|cpu|Add1~67 (
// Equation(s):
// \cpu|cpu|Add1~67_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(\cpu|cpu|E_src2 [20]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~67 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \cpu|cpu|E_src2[19]~9 (
// Equation(s):
// \cpu|cpu|E_src2[19]~9_combout  = (\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [21]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[19]~9 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \cpu|cpu|E_src2[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[19]~9_combout ),
	.asdata(\cpu|cpu|D_iw [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \cpu|cpu|Add1~68 (
// Equation(s):
// \cpu|cpu|Add1~68_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [19])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~68 .lut_mask = 16'h5A5A;
defparam \cpu|cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \cpu|cpu|R_src1[19]~45 (
// Equation(s):
// \cpu|cpu|R_src1[19]~45_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datab(\cpu|cpu|R_src1~33_combout ),
	.datac(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[19]~45 .lut_mask = 16'h0222;
defparam \cpu|cpu|R_src1[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \cpu|cpu|E_src1[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[19]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \cpu|cpu|R_src1[18]~36 (
// Equation(s):
// \cpu|cpu|R_src1[18]~36_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[18]~36 .lut_mask = 16'h020A;
defparam \cpu|cpu|R_src1[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \cpu|cpu|E_src1[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[18]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \cpu|cpu|E_src2[18]~11 (
// Equation(s):
// \cpu|cpu|E_src2[18]~11_combout  = (\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [21]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datab(\cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[18]~11 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \cpu|cpu|E_src2[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[18]~11_combout ),
	.asdata(\cpu|cpu|D_iw [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \cpu|cpu|Add1~69 (
// Equation(s):
// \cpu|cpu|Add1~69_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [18])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~69 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \cpu|cpu|E_src2[17]~0 (
// Equation(s):
// \cpu|cpu|E_src2[17]~0_combout  = (\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [21]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datab(\cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[17]~0 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N1
dffeas \cpu|cpu|E_src2[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[17]~0_combout ),
	.asdata(\cpu|cpu|D_iw [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \cpu|cpu|Add1~20 (
// Equation(s):
// \cpu|cpu|Add1~20_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [17])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~20 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \cpu|cpu|E_src2[16]~1 (
// Equation(s):
// \cpu|cpu|E_src2[16]~1_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[16]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [6]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [6]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[6]~32 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[6]~32_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|address_reg_a [0]) # (\mem|the_altsyncram|auto_generated|ram_block1a70~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a6~portadataout  & (!\mem|the_altsyncram|auto_generated|address_reg_a [0])))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[6]~32 .lut_mask = 16'hAEA4;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [6]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [6]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[6]~33 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[6]~33_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[6]~32_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a102~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[6]~32_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a38~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|mux4|result_node[6]~32_combout ))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[6]~32_combout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a102~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[6]~33 .lut_mask = 16'hE6C4;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~16_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~16 .lut_mask = 16'h8F80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \cpu|cpu|F_iw[6]~29 (
// Equation(s):
// \cpu|cpu|F_iw[6]~29_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6] & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[6]~29 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \cpu|cpu|F_iw[6]~30 (
// Equation(s):
// \cpu|cpu|F_iw[6]~30_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[6]~29_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[6]~33_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[6]~33_combout ),
	.datab(\cpu|cpu|F_iw[6]~29_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[6]~30 .lut_mask = 16'hE0C0;
defparam \cpu|cpu|F_iw[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \cpu|cpu|D_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[6]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \cpu|cpu|E_src2[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[16]~1_combout ),
	.asdata(\cpu|cpu|D_iw [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \cpu|cpu|Add1~21 (
// Equation(s):
// \cpu|cpu|Add1~21_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [16])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~21 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \cpu|cpu|E_src1[15]~3 (
// Equation(s):
// \cpu|cpu|E_src1[15]~3_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [19]))

	.dataa(\cpu|cpu|D_iw [19]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[15]~3 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src1[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \cpu|cpu|E_src1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[15]~3_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\cpu|cpu|D_iw [11]) # ((\cpu|cpu|D_iw [14] & ((!\cpu|cpu|D_iw [15]))) # (!\cpu|cpu|D_iw [14] & (\cpu|cpu|D_iw [16])))

	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hF4FE;
defparam \cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (\cpu|cpu|Equal0~6_combout  & (\cpu|cpu|D_iw [12] & (!\cpu|cpu|D_iw [13] & !\cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout )))

	.dataa(\cpu|cpu|Equal0~6_combout ),
	.datab(\cpu|cpu|D_iw [12]),
	.datac(\cpu|cpu|D_iw [13]),
	.datad(\cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0008;
defparam \cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \cpu|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \cpu|cpu|E_src2[13]~15 (
// Equation(s):
// \cpu|cpu|E_src2[13]~15_combout  = (\cpu|cpu|R_ctrl_force_src2_zero~q ) # ((\cpu|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\cpu|cpu|R_ctrl_hi_imm16~q ))

	.dataa(\cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(\cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[13]~15 .lut_mask = 16'hFFFA;
defparam \cpu|cpu|E_src2[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[12]~11 (
// Equation(s):
// \cpu|cpu|R_src2_lo[12]~11_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [18])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\cpu|cpu|D_iw [18]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datac(\cpu|cpu|E_src2[13]~15_combout ),
	.datad(\cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[12]~11 .lut_mask = 16'h0A0C;
defparam \cpu|cpu|R_src2_lo[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \cpu|cpu|E_src2[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \cpu|cpu|Add1~25 (
// Equation(s):
// \cpu|cpu|Add1~25_combout  = \cpu|cpu|E_src2 [12] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(\cpu|cpu|E_src2 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~25 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[11]~12 (
// Equation(s):
// \cpu|cpu|R_src2_lo[11]~12_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [17])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\cpu|cpu|D_iw [17]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[11]~12 .lut_mask = 16'h00B8;
defparam \cpu|cpu|R_src2_lo[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N3
dffeas \cpu|cpu|E_src2[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \cpu|cpu|Add1~26 (
// Equation(s):
// \cpu|cpu|Add1~26_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [11])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(\cpu|cpu|E_src2 [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~26 .lut_mask = 16'h6666;
defparam \cpu|cpu|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \cpu|cpu|Add1~29 (
// Equation(s):
// \cpu|cpu|Add1~29_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(\cpu|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~29 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \cpu|cpu|Add1~0 (
// Equation(s):
// \cpu|cpu|Add1~0_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(\cpu|cpu|E_src2 [5]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~0 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \cpu|cpu|E_src1[2]~0 (
// Equation(s):
// \cpu|cpu|E_src1[2]~0_combout  = (\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (!\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|D_iw [6])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datab(\cpu|cpu|D_iw [6]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[2]~0 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N31
dffeas \cpu|cpu|E_src1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[2]~0_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[4]~1 (
// Equation(s):
// \cpu|cpu|R_src2_lo[4]~1_combout  = (!\cpu|cpu|R_ctrl_force_src2_zero~q  & !\cpu|cpu|R_ctrl_hi_imm16~q )

	.dataa(\cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[4]~1 .lut_mask = 16'h0055;
defparam \cpu|cpu|R_src2_lo[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \cpu|cpu|R_src2_lo~2 (
// Equation(s):
// \cpu|cpu|R_src2_lo~2_combout  = (\cpu|cpu|R_src2_use_imm~q ) # (\cpu|cpu|R_ctrl_src_imm5_shift_rot~q )

	.dataa(gnd),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(\cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo~2 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|R_src2_lo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[1]~6 (
// Equation(s):
// \cpu|cpu|R_src2_lo[1]~6_combout  = (\cpu|cpu|R_src2_lo[4]~1_combout  & ((\cpu|cpu|R_src2_lo~2_combout  & ((\cpu|cpu|D_iw [7]))) # (!\cpu|cpu|R_src2_lo~2_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(\cpu|cpu|D_iw [7]),
	.datac(\cpu|cpu|R_src2_lo[4]~1_combout ),
	.datad(\cpu|cpu|R_src2_lo~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[1]~6 .lut_mask = 16'hC0A0;
defparam \cpu|cpu|R_src2_lo[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \cpu|cpu|E_src2[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \cpu|cpu|Add1~4 (
// Equation(s):
// \cpu|cpu|Add1~4_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [1])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~4 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[0]~7 (
// Equation(s):
// \cpu|cpu|R_src2_lo[0]~7_combout  = (\cpu|cpu|R_src2_lo[4]~1_combout  & ((\cpu|cpu|R_src2_lo~2_combout  & (\cpu|cpu|D_iw [6])) # (!\cpu|cpu|R_src2_lo~2_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))))

	.dataa(\cpu|cpu|D_iw [6]),
	.datab(\cpu|cpu|R_src2_lo~2_combout ),
	.datac(\cpu|cpu|R_src2_lo[4]~1_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[0]~7 .lut_mask = 16'hB080;
defparam \cpu|cpu|R_src2_lo[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \cpu|cpu|E_src2[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \cpu|cpu|Add1~5 (
// Equation(s):
// \cpu|cpu|Add1~5_combout  = \cpu|cpu|E_src2 [0] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(\cpu|cpu|E_src2 [0]),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~5 .lut_mask = 16'h5A5A;
defparam \cpu|cpu|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \cpu|cpu|Add1~7 (
// Equation(s):
// \cpu|cpu|Add1~7_cout  = CARRY(\cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|cpu|Add1~7_cout ));
// synopsys translate_off
defparam \cpu|cpu|Add1~7 .lut_mask = 16'h00CC;
defparam \cpu|cpu|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \cpu|cpu|Add1~8 (
// Equation(s):
// \cpu|cpu|Add1~8_combout  = (\cpu|cpu|E_src1 [0] & ((\cpu|cpu|Add1~5_combout  & (\cpu|cpu|Add1~7_cout  & VCC)) # (!\cpu|cpu|Add1~5_combout  & (!\cpu|cpu|Add1~7_cout )))) # (!\cpu|cpu|E_src1 [0] & ((\cpu|cpu|Add1~5_combout  & (!\cpu|cpu|Add1~7_cout )) # 
// (!\cpu|cpu|Add1~5_combout  & ((\cpu|cpu|Add1~7_cout ) # (GND)))))
// \cpu|cpu|Add1~9  = CARRY((\cpu|cpu|E_src1 [0] & (!\cpu|cpu|Add1~5_combout  & !\cpu|cpu|Add1~7_cout )) # (!\cpu|cpu|E_src1 [0] & ((!\cpu|cpu|Add1~7_cout ) # (!\cpu|cpu|Add1~5_combout ))))

	.dataa(\cpu|cpu|E_src1 [0]),
	.datab(\cpu|cpu|Add1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~7_cout ),
	.combout(\cpu|cpu|Add1~8_combout ),
	.cout(\cpu|cpu|Add1~9 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~8 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \cpu|cpu|Add1~10 (
// Equation(s):
// \cpu|cpu|Add1~10_combout  = ((\cpu|cpu|E_src1 [1] $ (\cpu|cpu|Add1~4_combout  $ (!\cpu|cpu|Add1~9 )))) # (GND)
// \cpu|cpu|Add1~11  = CARRY((\cpu|cpu|E_src1 [1] & ((\cpu|cpu|Add1~4_combout ) # (!\cpu|cpu|Add1~9 ))) # (!\cpu|cpu|E_src1 [1] & (\cpu|cpu|Add1~4_combout  & !\cpu|cpu|Add1~9 )))

	.dataa(\cpu|cpu|E_src1 [1]),
	.datab(\cpu|cpu|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~9 ),
	.combout(\cpu|cpu|Add1~10_combout ),
	.cout(\cpu|cpu|Add1~11 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~10 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \cpu|cpu|Add1~12 (
// Equation(s):
// \cpu|cpu|Add1~12_combout  = (\cpu|cpu|Add1~3_combout  & ((\cpu|cpu|E_src1 [2] & (\cpu|cpu|Add1~11  & VCC)) # (!\cpu|cpu|E_src1 [2] & (!\cpu|cpu|Add1~11 )))) # (!\cpu|cpu|Add1~3_combout  & ((\cpu|cpu|E_src1 [2] & (!\cpu|cpu|Add1~11 )) # (!\cpu|cpu|E_src1 
// [2] & ((\cpu|cpu|Add1~11 ) # (GND)))))
// \cpu|cpu|Add1~13  = CARRY((\cpu|cpu|Add1~3_combout  & (!\cpu|cpu|E_src1 [2] & !\cpu|cpu|Add1~11 )) # (!\cpu|cpu|Add1~3_combout  & ((!\cpu|cpu|Add1~11 ) # (!\cpu|cpu|E_src1 [2]))))

	.dataa(\cpu|cpu|Add1~3_combout ),
	.datab(\cpu|cpu|E_src1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~11 ),
	.combout(\cpu|cpu|Add1~12_combout ),
	.cout(\cpu|cpu|Add1~13 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~12 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \cpu|cpu|Add1~14 (
// Equation(s):
// \cpu|cpu|Add1~14_combout  = ((\cpu|cpu|Add1~2_combout  $ (\cpu|cpu|E_src1 [3] $ (!\cpu|cpu|Add1~13 )))) # (GND)
// \cpu|cpu|Add1~15  = CARRY((\cpu|cpu|Add1~2_combout  & ((\cpu|cpu|E_src1 [3]) # (!\cpu|cpu|Add1~13 ))) # (!\cpu|cpu|Add1~2_combout  & (\cpu|cpu|E_src1 [3] & !\cpu|cpu|Add1~13 )))

	.dataa(\cpu|cpu|Add1~2_combout ),
	.datab(\cpu|cpu|E_src1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~13 ),
	.combout(\cpu|cpu|Add1~14_combout ),
	.cout(\cpu|cpu|Add1~15 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~14 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \cpu|cpu|Add1~16 (
// Equation(s):
// \cpu|cpu|Add1~16_combout  = (\cpu|cpu|Add1~1_combout  & ((\cpu|cpu|E_src1 [4] & (\cpu|cpu|Add1~15  & VCC)) # (!\cpu|cpu|E_src1 [4] & (!\cpu|cpu|Add1~15 )))) # (!\cpu|cpu|Add1~1_combout  & ((\cpu|cpu|E_src1 [4] & (!\cpu|cpu|Add1~15 )) # (!\cpu|cpu|E_src1 
// [4] & ((\cpu|cpu|Add1~15 ) # (GND)))))
// \cpu|cpu|Add1~17  = CARRY((\cpu|cpu|Add1~1_combout  & (!\cpu|cpu|E_src1 [4] & !\cpu|cpu|Add1~15 )) # (!\cpu|cpu|Add1~1_combout  & ((!\cpu|cpu|Add1~15 ) # (!\cpu|cpu|E_src1 [4]))))

	.dataa(\cpu|cpu|Add1~1_combout ),
	.datab(\cpu|cpu|E_src1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~15 ),
	.combout(\cpu|cpu|Add1~16_combout ),
	.cout(\cpu|cpu|Add1~17 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~16 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \cpu|cpu|Add1~18 (
// Equation(s):
// \cpu|cpu|Add1~18_combout  = ((\cpu|cpu|E_src1 [5] $ (\cpu|cpu|Add1~0_combout  $ (!\cpu|cpu|Add1~17 )))) # (GND)
// \cpu|cpu|Add1~19  = CARRY((\cpu|cpu|E_src1 [5] & ((\cpu|cpu|Add1~0_combout ) # (!\cpu|cpu|Add1~17 ))) # (!\cpu|cpu|E_src1 [5] & (\cpu|cpu|Add1~0_combout  & !\cpu|cpu|Add1~17 )))

	.dataa(\cpu|cpu|E_src1 [5]),
	.datab(\cpu|cpu|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~17 ),
	.combout(\cpu|cpu|Add1~18_combout ),
	.cout(\cpu|cpu|Add1~19 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~18 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \cpu|cpu|Add1~32 (
// Equation(s):
// \cpu|cpu|Add1~32_combout  = (\cpu|cpu|Add1~31_combout  & ((\cpu|cpu|E_src1 [6] & (\cpu|cpu|Add1~19  & VCC)) # (!\cpu|cpu|E_src1 [6] & (!\cpu|cpu|Add1~19 )))) # (!\cpu|cpu|Add1~31_combout  & ((\cpu|cpu|E_src1 [6] & (!\cpu|cpu|Add1~19 )) # (!\cpu|cpu|E_src1 
// [6] & ((\cpu|cpu|Add1~19 ) # (GND)))))
// \cpu|cpu|Add1~33  = CARRY((\cpu|cpu|Add1~31_combout  & (!\cpu|cpu|E_src1 [6] & !\cpu|cpu|Add1~19 )) # (!\cpu|cpu|Add1~31_combout  & ((!\cpu|cpu|Add1~19 ) # (!\cpu|cpu|E_src1 [6]))))

	.dataa(\cpu|cpu|Add1~31_combout ),
	.datab(\cpu|cpu|E_src1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~19 ),
	.combout(\cpu|cpu|Add1~32_combout ),
	.cout(\cpu|cpu|Add1~33 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~32 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \cpu|cpu|Add1~34 (
// Equation(s):
// \cpu|cpu|Add1~34_combout  = ((\cpu|cpu|Add1~30_combout  $ (\cpu|cpu|E_src1 [7] $ (!\cpu|cpu|Add1~33 )))) # (GND)
// \cpu|cpu|Add1~35  = CARRY((\cpu|cpu|Add1~30_combout  & ((\cpu|cpu|E_src1 [7]) # (!\cpu|cpu|Add1~33 ))) # (!\cpu|cpu|Add1~30_combout  & (\cpu|cpu|E_src1 [7] & !\cpu|cpu|Add1~33 )))

	.dataa(\cpu|cpu|Add1~30_combout ),
	.datab(\cpu|cpu|E_src1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~33 ),
	.combout(\cpu|cpu|Add1~34_combout ),
	.cout(\cpu|cpu|Add1~35 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~34 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \cpu|cpu|Add1~36 (
// Equation(s):
// \cpu|cpu|Add1~36_combout  = (\cpu|cpu|E_src1 [8] & ((\cpu|cpu|Add1~29_combout  & (\cpu|cpu|Add1~35  & VCC)) # (!\cpu|cpu|Add1~29_combout  & (!\cpu|cpu|Add1~35 )))) # (!\cpu|cpu|E_src1 [8] & ((\cpu|cpu|Add1~29_combout  & (!\cpu|cpu|Add1~35 )) # 
// (!\cpu|cpu|Add1~29_combout  & ((\cpu|cpu|Add1~35 ) # (GND)))))
// \cpu|cpu|Add1~37  = CARRY((\cpu|cpu|E_src1 [8] & (!\cpu|cpu|Add1~29_combout  & !\cpu|cpu|Add1~35 )) # (!\cpu|cpu|E_src1 [8] & ((!\cpu|cpu|Add1~35 ) # (!\cpu|cpu|Add1~29_combout ))))

	.dataa(\cpu|cpu|E_src1 [8]),
	.datab(\cpu|cpu|Add1~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~35 ),
	.combout(\cpu|cpu|Add1~36_combout ),
	.cout(\cpu|cpu|Add1~37 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~36 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \cpu|cpu|Add1~38 (
// Equation(s):
// \cpu|cpu|Add1~38_combout  = ((\cpu|cpu|Add1~28_combout  $ (\cpu|cpu|E_src1 [9] $ (!\cpu|cpu|Add1~37 )))) # (GND)
// \cpu|cpu|Add1~39  = CARRY((\cpu|cpu|Add1~28_combout  & ((\cpu|cpu|E_src1 [9]) # (!\cpu|cpu|Add1~37 ))) # (!\cpu|cpu|Add1~28_combout  & (\cpu|cpu|E_src1 [9] & !\cpu|cpu|Add1~37 )))

	.dataa(\cpu|cpu|Add1~28_combout ),
	.datab(\cpu|cpu|E_src1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~37 ),
	.combout(\cpu|cpu|Add1~38_combout ),
	.cout(\cpu|cpu|Add1~39 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~38 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \cpu|cpu|Add1~40 (
// Equation(s):
// \cpu|cpu|Add1~40_combout  = (\cpu|cpu|E_src1 [10] & ((\cpu|cpu|Add1~27_combout  & (\cpu|cpu|Add1~39  & VCC)) # (!\cpu|cpu|Add1~27_combout  & (!\cpu|cpu|Add1~39 )))) # (!\cpu|cpu|E_src1 [10] & ((\cpu|cpu|Add1~27_combout  & (!\cpu|cpu|Add1~39 )) # 
// (!\cpu|cpu|Add1~27_combout  & ((\cpu|cpu|Add1~39 ) # (GND)))))
// \cpu|cpu|Add1~41  = CARRY((\cpu|cpu|E_src1 [10] & (!\cpu|cpu|Add1~27_combout  & !\cpu|cpu|Add1~39 )) # (!\cpu|cpu|E_src1 [10] & ((!\cpu|cpu|Add1~39 ) # (!\cpu|cpu|Add1~27_combout ))))

	.dataa(\cpu|cpu|E_src1 [10]),
	.datab(\cpu|cpu|Add1~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~39 ),
	.combout(\cpu|cpu|Add1~40_combout ),
	.cout(\cpu|cpu|Add1~41 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~40 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \cpu|cpu|Add1~42 (
// Equation(s):
// \cpu|cpu|Add1~42_combout  = ((\cpu|cpu|E_src1 [11] $ (\cpu|cpu|Add1~26_combout  $ (!\cpu|cpu|Add1~41 )))) # (GND)
// \cpu|cpu|Add1~43  = CARRY((\cpu|cpu|E_src1 [11] & ((\cpu|cpu|Add1~26_combout ) # (!\cpu|cpu|Add1~41 ))) # (!\cpu|cpu|E_src1 [11] & (\cpu|cpu|Add1~26_combout  & !\cpu|cpu|Add1~41 )))

	.dataa(\cpu|cpu|E_src1 [11]),
	.datab(\cpu|cpu|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~41 ),
	.combout(\cpu|cpu|Add1~42_combout ),
	.cout(\cpu|cpu|Add1~43 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~42 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \cpu|cpu|Add1~44 (
// Equation(s):
// \cpu|cpu|Add1~44_combout  = (\cpu|cpu|E_src1 [12] & ((\cpu|cpu|Add1~25_combout  & (\cpu|cpu|Add1~43  & VCC)) # (!\cpu|cpu|Add1~25_combout  & (!\cpu|cpu|Add1~43 )))) # (!\cpu|cpu|E_src1 [12] & ((\cpu|cpu|Add1~25_combout  & (!\cpu|cpu|Add1~43 )) # 
// (!\cpu|cpu|Add1~25_combout  & ((\cpu|cpu|Add1~43 ) # (GND)))))
// \cpu|cpu|Add1~45  = CARRY((\cpu|cpu|E_src1 [12] & (!\cpu|cpu|Add1~25_combout  & !\cpu|cpu|Add1~43 )) # (!\cpu|cpu|E_src1 [12] & ((!\cpu|cpu|Add1~43 ) # (!\cpu|cpu|Add1~25_combout ))))

	.dataa(\cpu|cpu|E_src1 [12]),
	.datab(\cpu|cpu|Add1~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~43 ),
	.combout(\cpu|cpu|Add1~44_combout ),
	.cout(\cpu|cpu|Add1~45 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~44 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \cpu|cpu|Add1~46 (
// Equation(s):
// \cpu|cpu|Add1~46_combout  = ((\cpu|cpu|Add1~24_combout  $ (\cpu|cpu|E_src1 [13] $ (!\cpu|cpu|Add1~45 )))) # (GND)
// \cpu|cpu|Add1~47  = CARRY((\cpu|cpu|Add1~24_combout  & ((\cpu|cpu|E_src1 [13]) # (!\cpu|cpu|Add1~45 ))) # (!\cpu|cpu|Add1~24_combout  & (\cpu|cpu|E_src1 [13] & !\cpu|cpu|Add1~45 )))

	.dataa(\cpu|cpu|Add1~24_combout ),
	.datab(\cpu|cpu|E_src1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~45 ),
	.combout(\cpu|cpu|Add1~46_combout ),
	.cout(\cpu|cpu|Add1~47 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~46 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \cpu|cpu|Add1~48 (
// Equation(s):
// \cpu|cpu|Add1~48_combout  = (\cpu|cpu|Add1~23_combout  & ((\cpu|cpu|E_src1 [14] & (\cpu|cpu|Add1~47  & VCC)) # (!\cpu|cpu|E_src1 [14] & (!\cpu|cpu|Add1~47 )))) # (!\cpu|cpu|Add1~23_combout  & ((\cpu|cpu|E_src1 [14] & (!\cpu|cpu|Add1~47 )) # 
// (!\cpu|cpu|E_src1 [14] & ((\cpu|cpu|Add1~47 ) # (GND)))))
// \cpu|cpu|Add1~49  = CARRY((\cpu|cpu|Add1~23_combout  & (!\cpu|cpu|E_src1 [14] & !\cpu|cpu|Add1~47 )) # (!\cpu|cpu|Add1~23_combout  & ((!\cpu|cpu|Add1~47 ) # (!\cpu|cpu|E_src1 [14]))))

	.dataa(\cpu|cpu|Add1~23_combout ),
	.datab(\cpu|cpu|E_src1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~47 ),
	.combout(\cpu|cpu|Add1~48_combout ),
	.cout(\cpu|cpu|Add1~49 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~48 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \cpu|cpu|Add1~50 (
// Equation(s):
// \cpu|cpu|Add1~50_combout  = ((\cpu|cpu|Add1~22_combout  $ (\cpu|cpu|E_src1 [15] $ (!\cpu|cpu|Add1~49 )))) # (GND)
// \cpu|cpu|Add1~51  = CARRY((\cpu|cpu|Add1~22_combout  & ((\cpu|cpu|E_src1 [15]) # (!\cpu|cpu|Add1~49 ))) # (!\cpu|cpu|Add1~22_combout  & (\cpu|cpu|E_src1 [15] & !\cpu|cpu|Add1~49 )))

	.dataa(\cpu|cpu|Add1~22_combout ),
	.datab(\cpu|cpu|E_src1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~49 ),
	.combout(\cpu|cpu|Add1~50_combout ),
	.cout(\cpu|cpu|Add1~51 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~50 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \cpu|cpu|Add1~52 (
// Equation(s):
// \cpu|cpu|Add1~52_combout  = (\cpu|cpu|E_src1 [16] & ((\cpu|cpu|Add1~21_combout  & (\cpu|cpu|Add1~51  & VCC)) # (!\cpu|cpu|Add1~21_combout  & (!\cpu|cpu|Add1~51 )))) # (!\cpu|cpu|E_src1 [16] & ((\cpu|cpu|Add1~21_combout  & (!\cpu|cpu|Add1~51 )) # 
// (!\cpu|cpu|Add1~21_combout  & ((\cpu|cpu|Add1~51 ) # (GND)))))
// \cpu|cpu|Add1~53  = CARRY((\cpu|cpu|E_src1 [16] & (!\cpu|cpu|Add1~21_combout  & !\cpu|cpu|Add1~51 )) # (!\cpu|cpu|E_src1 [16] & ((!\cpu|cpu|Add1~51 ) # (!\cpu|cpu|Add1~21_combout ))))

	.dataa(\cpu|cpu|E_src1 [16]),
	.datab(\cpu|cpu|Add1~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~51 ),
	.combout(\cpu|cpu|Add1~52_combout ),
	.cout(\cpu|cpu|Add1~53 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~52 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \cpu|cpu|Add1~54 (
// Equation(s):
// \cpu|cpu|Add1~54_combout  = ((\cpu|cpu|E_src1 [17] $ (\cpu|cpu|Add1~20_combout  $ (!\cpu|cpu|Add1~53 )))) # (GND)
// \cpu|cpu|Add1~55  = CARRY((\cpu|cpu|E_src1 [17] & ((\cpu|cpu|Add1~20_combout ) # (!\cpu|cpu|Add1~53 ))) # (!\cpu|cpu|E_src1 [17] & (\cpu|cpu|Add1~20_combout  & !\cpu|cpu|Add1~53 )))

	.dataa(\cpu|cpu|E_src1 [17]),
	.datab(\cpu|cpu|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~53 ),
	.combout(\cpu|cpu|Add1~54_combout ),
	.cout(\cpu|cpu|Add1~55 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~54 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \cpu|cpu|Add1~70 (
// Equation(s):
// \cpu|cpu|Add1~70_combout  = (\cpu|cpu|E_src1 [18] & ((\cpu|cpu|Add1~69_combout  & (\cpu|cpu|Add1~55  & VCC)) # (!\cpu|cpu|Add1~69_combout  & (!\cpu|cpu|Add1~55 )))) # (!\cpu|cpu|E_src1 [18] & ((\cpu|cpu|Add1~69_combout  & (!\cpu|cpu|Add1~55 )) # 
// (!\cpu|cpu|Add1~69_combout  & ((\cpu|cpu|Add1~55 ) # (GND)))))
// \cpu|cpu|Add1~71  = CARRY((\cpu|cpu|E_src1 [18] & (!\cpu|cpu|Add1~69_combout  & !\cpu|cpu|Add1~55 )) # (!\cpu|cpu|E_src1 [18] & ((!\cpu|cpu|Add1~55 ) # (!\cpu|cpu|Add1~69_combout ))))

	.dataa(\cpu|cpu|E_src1 [18]),
	.datab(\cpu|cpu|Add1~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~55 ),
	.combout(\cpu|cpu|Add1~70_combout ),
	.cout(\cpu|cpu|Add1~71 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~70 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \cpu|cpu|Add1~72 (
// Equation(s):
// \cpu|cpu|Add1~72_combout  = ((\cpu|cpu|Add1~68_combout  $ (\cpu|cpu|E_src1 [19] $ (!\cpu|cpu|Add1~71 )))) # (GND)
// \cpu|cpu|Add1~73  = CARRY((\cpu|cpu|Add1~68_combout  & ((\cpu|cpu|E_src1 [19]) # (!\cpu|cpu|Add1~71 ))) # (!\cpu|cpu|Add1~68_combout  & (\cpu|cpu|E_src1 [19] & !\cpu|cpu|Add1~71 )))

	.dataa(\cpu|cpu|Add1~68_combout ),
	.datab(\cpu|cpu|E_src1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~71 ),
	.combout(\cpu|cpu|Add1~72_combout ),
	.cout(\cpu|cpu|Add1~73 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \cpu|cpu|Add1~74 (
// Equation(s):
// \cpu|cpu|Add1~74_combout  = (\cpu|cpu|E_src1 [20] & ((\cpu|cpu|Add1~67_combout  & (\cpu|cpu|Add1~73  & VCC)) # (!\cpu|cpu|Add1~67_combout  & (!\cpu|cpu|Add1~73 )))) # (!\cpu|cpu|E_src1 [20] & ((\cpu|cpu|Add1~67_combout  & (!\cpu|cpu|Add1~73 )) # 
// (!\cpu|cpu|Add1~67_combout  & ((\cpu|cpu|Add1~73 ) # (GND)))))
// \cpu|cpu|Add1~75  = CARRY((\cpu|cpu|E_src1 [20] & (!\cpu|cpu|Add1~67_combout  & !\cpu|cpu|Add1~73 )) # (!\cpu|cpu|E_src1 [20] & ((!\cpu|cpu|Add1~73 ) # (!\cpu|cpu|Add1~67_combout ))))

	.dataa(\cpu|cpu|E_src1 [20]),
	.datab(\cpu|cpu|Add1~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~73 ),
	.combout(\cpu|cpu|Add1~74_combout ),
	.cout(\cpu|cpu|Add1~75 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \cpu|cpu|Add1~76 (
// Equation(s):
// \cpu|cpu|Add1~76_combout  = ((\cpu|cpu|Add1~66_combout  $ (\cpu|cpu|E_src1 [21] $ (!\cpu|cpu|Add1~75 )))) # (GND)
// \cpu|cpu|Add1~77  = CARRY((\cpu|cpu|Add1~66_combout  & ((\cpu|cpu|E_src1 [21]) # (!\cpu|cpu|Add1~75 ))) # (!\cpu|cpu|Add1~66_combout  & (\cpu|cpu|E_src1 [21] & !\cpu|cpu|Add1~75 )))

	.dataa(\cpu|cpu|Add1~66_combout ),
	.datab(\cpu|cpu|E_src1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~75 ),
	.combout(\cpu|cpu|Add1~76_combout ),
	.cout(\cpu|cpu|Add1~77 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \cpu|cpu|Add1~78 (
// Equation(s):
// \cpu|cpu|Add1~78_combout  = (\cpu|cpu|E_src1 [22] & ((\cpu|cpu|Add1~65_combout  & (\cpu|cpu|Add1~77  & VCC)) # (!\cpu|cpu|Add1~65_combout  & (!\cpu|cpu|Add1~77 )))) # (!\cpu|cpu|E_src1 [22] & ((\cpu|cpu|Add1~65_combout  & (!\cpu|cpu|Add1~77 )) # 
// (!\cpu|cpu|Add1~65_combout  & ((\cpu|cpu|Add1~77 ) # (GND)))))
// \cpu|cpu|Add1~79  = CARRY((\cpu|cpu|E_src1 [22] & (!\cpu|cpu|Add1~65_combout  & !\cpu|cpu|Add1~77 )) # (!\cpu|cpu|E_src1 [22] & ((!\cpu|cpu|Add1~77 ) # (!\cpu|cpu|Add1~65_combout ))))

	.dataa(\cpu|cpu|E_src1 [22]),
	.datab(\cpu|cpu|Add1~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~77 ),
	.combout(\cpu|cpu|Add1~78_combout ),
	.cout(\cpu|cpu|Add1~79 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \cpu|cpu|Add1~80 (
// Equation(s):
// \cpu|cpu|Add1~80_combout  = ((\cpu|cpu|E_src1 [23] $ (\cpu|cpu|Add1~64_combout  $ (!\cpu|cpu|Add1~79 )))) # (GND)
// \cpu|cpu|Add1~81  = CARRY((\cpu|cpu|E_src1 [23] & ((\cpu|cpu|Add1~64_combout ) # (!\cpu|cpu|Add1~79 ))) # (!\cpu|cpu|E_src1 [23] & (\cpu|cpu|Add1~64_combout  & !\cpu|cpu|Add1~79 )))

	.dataa(\cpu|cpu|E_src1 [23]),
	.datab(\cpu|cpu|Add1~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~79 ),
	.combout(\cpu|cpu|Add1~80_combout ),
	.cout(\cpu|cpu|Add1~81 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \cpu|cpu|Add1~82 (
// Equation(s):
// \cpu|cpu|Add1~82_combout  = (\cpu|cpu|Add1~63_combout  & ((\cpu|cpu|E_src1 [24] & (\cpu|cpu|Add1~81  & VCC)) # (!\cpu|cpu|E_src1 [24] & (!\cpu|cpu|Add1~81 )))) # (!\cpu|cpu|Add1~63_combout  & ((\cpu|cpu|E_src1 [24] & (!\cpu|cpu|Add1~81 )) # 
// (!\cpu|cpu|E_src1 [24] & ((\cpu|cpu|Add1~81 ) # (GND)))))
// \cpu|cpu|Add1~83  = CARRY((\cpu|cpu|Add1~63_combout  & (!\cpu|cpu|E_src1 [24] & !\cpu|cpu|Add1~81 )) # (!\cpu|cpu|Add1~63_combout  & ((!\cpu|cpu|Add1~81 ) # (!\cpu|cpu|E_src1 [24]))))

	.dataa(\cpu|cpu|Add1~63_combout ),
	.datab(\cpu|cpu|E_src1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~81 ),
	.combout(\cpu|cpu|Add1~82_combout ),
	.cout(\cpu|cpu|Add1~83 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \cpu|cpu|Add1~84 (
// Equation(s):
// \cpu|cpu|Add1~84_combout  = ((\cpu|cpu|E_src1 [25] $ (\cpu|cpu|Add1~62_combout  $ (!\cpu|cpu|Add1~83 )))) # (GND)
// \cpu|cpu|Add1~85  = CARRY((\cpu|cpu|E_src1 [25] & ((\cpu|cpu|Add1~62_combout ) # (!\cpu|cpu|Add1~83 ))) # (!\cpu|cpu|E_src1 [25] & (\cpu|cpu|Add1~62_combout  & !\cpu|cpu|Add1~83 )))

	.dataa(\cpu|cpu|E_src1 [25]),
	.datab(\cpu|cpu|Add1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~83 ),
	.combout(\cpu|cpu|Add1~84_combout ),
	.cout(\cpu|cpu|Add1~85 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \cpu|cpu|Add1~86 (
// Equation(s):
// \cpu|cpu|Add1~86_combout  = (\cpu|cpu|E_src1 [26] & ((\cpu|cpu|Add1~61_combout  & (\cpu|cpu|Add1~85  & VCC)) # (!\cpu|cpu|Add1~61_combout  & (!\cpu|cpu|Add1~85 )))) # (!\cpu|cpu|E_src1 [26] & ((\cpu|cpu|Add1~61_combout  & (!\cpu|cpu|Add1~85 )) # 
// (!\cpu|cpu|Add1~61_combout  & ((\cpu|cpu|Add1~85 ) # (GND)))))
// \cpu|cpu|Add1~87  = CARRY((\cpu|cpu|E_src1 [26] & (!\cpu|cpu|Add1~61_combout  & !\cpu|cpu|Add1~85 )) # (!\cpu|cpu|E_src1 [26] & ((!\cpu|cpu|Add1~85 ) # (!\cpu|cpu|Add1~61_combout ))))

	.dataa(\cpu|cpu|E_src1 [26]),
	.datab(\cpu|cpu|Add1~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~85 ),
	.combout(\cpu|cpu|Add1~86_combout ),
	.cout(\cpu|cpu|Add1~87 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \cpu|cpu|Add1~88 (
// Equation(s):
// \cpu|cpu|Add1~88_combout  = ((\cpu|cpu|E_src1 [27] $ (\cpu|cpu|Add1~60_combout  $ (!\cpu|cpu|Add1~87 )))) # (GND)
// \cpu|cpu|Add1~89  = CARRY((\cpu|cpu|E_src1 [27] & ((\cpu|cpu|Add1~60_combout ) # (!\cpu|cpu|Add1~87 ))) # (!\cpu|cpu|E_src1 [27] & (\cpu|cpu|Add1~60_combout  & !\cpu|cpu|Add1~87 )))

	.dataa(\cpu|cpu|E_src1 [27]),
	.datab(\cpu|cpu|Add1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~87 ),
	.combout(\cpu|cpu|Add1~88_combout ),
	.cout(\cpu|cpu|Add1~89 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \cpu|cpu|Add1~90 (
// Equation(s):
// \cpu|cpu|Add1~90_combout  = (\cpu|cpu|Add1~59_combout  & ((\cpu|cpu|E_src1 [28] & (\cpu|cpu|Add1~89  & VCC)) # (!\cpu|cpu|E_src1 [28] & (!\cpu|cpu|Add1~89 )))) # (!\cpu|cpu|Add1~59_combout  & ((\cpu|cpu|E_src1 [28] & (!\cpu|cpu|Add1~89 )) # 
// (!\cpu|cpu|E_src1 [28] & ((\cpu|cpu|Add1~89 ) # (GND)))))
// \cpu|cpu|Add1~91  = CARRY((\cpu|cpu|Add1~59_combout  & (!\cpu|cpu|E_src1 [28] & !\cpu|cpu|Add1~89 )) # (!\cpu|cpu|Add1~59_combout  & ((!\cpu|cpu|Add1~89 ) # (!\cpu|cpu|E_src1 [28]))))

	.dataa(\cpu|cpu|Add1~59_combout ),
	.datab(\cpu|cpu|E_src1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~89 ),
	.combout(\cpu|cpu|Add1~90_combout ),
	.cout(\cpu|cpu|Add1~91 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \cpu|cpu|Add1~92 (
// Equation(s):
// \cpu|cpu|Add1~92_combout  = ((\cpu|cpu|E_src1 [29] $ (\cpu|cpu|Add1~58_combout  $ (!\cpu|cpu|Add1~91 )))) # (GND)
// \cpu|cpu|Add1~93  = CARRY((\cpu|cpu|E_src1 [29] & ((\cpu|cpu|Add1~58_combout ) # (!\cpu|cpu|Add1~91 ))) # (!\cpu|cpu|E_src1 [29] & (\cpu|cpu|Add1~58_combout  & !\cpu|cpu|Add1~91 )))

	.dataa(\cpu|cpu|E_src1 [29]),
	.datab(\cpu|cpu|Add1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~91 ),
	.combout(\cpu|cpu|Add1~92_combout ),
	.cout(\cpu|cpu|Add1~93 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \cpu|cpu|Add1~94 (
// Equation(s):
// \cpu|cpu|Add1~94_combout  = (\cpu|cpu|E_src1 [30] & ((\cpu|cpu|Add1~57_combout  & (\cpu|cpu|Add1~93  & VCC)) # (!\cpu|cpu|Add1~57_combout  & (!\cpu|cpu|Add1~93 )))) # (!\cpu|cpu|E_src1 [30] & ((\cpu|cpu|Add1~57_combout  & (!\cpu|cpu|Add1~93 )) # 
// (!\cpu|cpu|Add1~57_combout  & ((\cpu|cpu|Add1~93 ) # (GND)))))
// \cpu|cpu|Add1~95  = CARRY((\cpu|cpu|E_src1 [30] & (!\cpu|cpu|Add1~57_combout  & !\cpu|cpu|Add1~93 )) # (!\cpu|cpu|E_src1 [30] & ((!\cpu|cpu|Add1~93 ) # (!\cpu|cpu|Add1~57_combout ))))

	.dataa(\cpu|cpu|E_src1 [30]),
	.datab(\cpu|cpu|Add1~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~93 ),
	.combout(\cpu|cpu|Add1~94_combout ),
	.cout(\cpu|cpu|Add1~95 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \cpu|cpu|Add1~96 (
// Equation(s):
// \cpu|cpu|Add1~96_combout  = ((\cpu|cpu|Add1~56_combout  $ (\cpu|cpu|E_arith_src1 [31] $ (!\cpu|cpu|Add1~95 )))) # (GND)
// \cpu|cpu|Add1~97  = CARRY((\cpu|cpu|Add1~56_combout  & ((\cpu|cpu|E_arith_src1 [31]) # (!\cpu|cpu|Add1~95 ))) # (!\cpu|cpu|Add1~56_combout  & (\cpu|cpu|E_arith_src1 [31] & !\cpu|cpu|Add1~95 )))

	.dataa(\cpu|cpu|Add1~56_combout ),
	.datab(\cpu|cpu|E_arith_src1 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~95 ),
	.combout(\cpu|cpu|Add1~96_combout ),
	.cout(\cpu|cpu|Add1~97 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \cpu|cpu|E_logic_result[31]~17 (
// Equation(s):
// \cpu|cpu|E_logic_result[31]~17_combout  = (\cpu|cpu|E_src1 [31] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [31]))))) # (!\cpu|cpu|E_src1 [31] & ((\cpu|cpu|E_src2 [31] & ((\cpu|cpu|R_logic_op [1]))) # (!\cpu|cpu|E_src2 [31] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|R_logic_op [1]))))

	.dataa(\cpu|cpu|E_src1 [31]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|E_src2 [31]),
	.datad(\cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[31]~17 .lut_mask = 16'h7A81;
defparam \cpu|cpu|E_logic_result[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \cpu|cpu|W_alu_result[31]~31 (
// Equation(s):
// \cpu|cpu|W_alu_result[31]~31_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[31]~17_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~96_combout ))

	.dataa(\cpu|cpu|Add1~96_combout ),
	.datab(\cpu|cpu|E_logic_result[31]~17_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[31]~31 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|W_alu_result[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_rot_right~0_combout  = (\cpu|cpu|D_iw [12] & ((\cpu|cpu|D_iw [15]) # ((\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [16]))))

	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 16'hF020;
defparam \cpu|cpu|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_rot_right~1_combout  = (\cpu|cpu|D_iw [14] & (!\cpu|cpu|D_iw [13] & (\cpu|cpu|D_ctrl_shift_rot_right~0_combout  & \cpu|cpu|Equal0~6_combout )))

	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datad(\cpu|cpu|Equal0~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 16'h2000;
defparam \cpu|cpu|D_ctrl_shift_rot_right~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \cpu|cpu|R_ctrl_shift_rot_right (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \cpu|cpu|Equal62~7 (
// Equation(s):
// \cpu|cpu|Equal62~7_combout  = (\cpu|cpu|D_iw [12] & (!\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~7 .lut_mask = 16'h0020;
defparam \cpu|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \cpu|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \cpu|cpu|R_ctrl_rot_right_nxt~0_combout  = (\cpu|cpu|Equal0~3_combout  & (\cpu|cpu|Equal0~2_combout  & (\cpu|cpu|Equal62~7_combout  & \cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))

	.dataa(\cpu|cpu|Equal0~3_combout ),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|Equal62~7_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h8000;
defparam \cpu|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \cpu|cpu|R_ctrl_rot_right (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[30]~29 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[30]~29_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [31]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [29]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[30]~29 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \cpu|cpu|E_shift_rot_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[30]~29_combout ),
	.asdata(\cpu|cpu|E_src1 [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[29]~27 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[29]~27_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [30]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [28]))

	.dataa(\cpu|cpu|E_shift_rot_result [28]),
	.datab(\cpu|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[29]~27 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \cpu|cpu|E_shift_rot_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[29]~27_combout ),
	.asdata(\cpu|cpu|E_src1 [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[28]~25 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[28]~25_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [29])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [27])))

	.dataa(\cpu|cpu|E_shift_rot_result [29]),
	.datab(\cpu|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[28]~25 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_shift_rot_result_nxt[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \cpu|cpu|E_shift_rot_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.asdata(\cpu|cpu|E_src1 [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[27]~23 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[27]~23_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [28])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [26])))

	.dataa(\cpu|cpu|E_shift_rot_result [28]),
	.datab(\cpu|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[27]~23 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_shift_rot_result_nxt[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \cpu|cpu|E_shift_rot_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[27]~23_combout ),
	.asdata(\cpu|cpu|E_src1 [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[26]~22 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[26]~22_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [27]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [25]))

	.dataa(\cpu|cpu|E_shift_rot_result [25]),
	.datab(\cpu|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[26]~22 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \cpu|cpu|E_shift_rot_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[26]~22_combout ),
	.asdata(\cpu|cpu|E_src1 [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[25]~21 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[25]~21_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [26]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [24]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [24]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[25]~21 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \cpu|cpu|E_shift_rot_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[25]~21_combout ),
	.asdata(\cpu|cpu|E_src1 [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[24]~20 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[24]~20_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [25]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [23]))

	.dataa(\cpu|cpu|E_shift_rot_result [23]),
	.datab(\cpu|cpu|E_shift_rot_result [25]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[24]~20 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \cpu|cpu|E_shift_rot_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[24]~20_combout ),
	.asdata(\cpu|cpu|E_src1 [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[23]~30 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[23]~30_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [24])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [22])))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [24]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [22]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[23]~30 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_shift_rot_result_nxt[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \cpu|cpu|E_shift_rot_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[23]~30_combout ),
	.asdata(\cpu|cpu|E_src1 [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[22]~28 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[22]~28_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [23]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [21]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[22]~28 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \cpu|cpu|E_shift_rot_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[22]~28_combout ),
	.asdata(\cpu|cpu|E_src1 [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[21]~26 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[21]~26_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [22]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [20]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [20]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [22]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[21]~26 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \cpu|cpu|E_shift_rot_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[21]~26_combout ),
	.asdata(\cpu|cpu|E_src1 [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[20]~24 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[20]~24_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [21]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [19]))

	.dataa(\cpu|cpu|E_shift_rot_result [19]),
	.datab(\cpu|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[20]~24 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \cpu|cpu|E_shift_rot_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[20]~24_combout ),
	.asdata(\cpu|cpu|E_src1 [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[19]~18 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[19]~18_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [20])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [18])))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [20]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[19]~18 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_shift_rot_result_nxt[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \cpu|cpu|E_shift_rot_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[19]~18_combout ),
	.asdata(\cpu|cpu|E_src1 [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[18]~16 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[18]~16_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [19])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [17])))

	.dataa(\cpu|cpu|E_shift_rot_result [19]),
	.datab(\cpu|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[18]~16 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_shift_rot_result_nxt[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \cpu|cpu|E_shift_rot_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.asdata(\cpu|cpu|E_src1 [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[17]~1 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[17]~1_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [18]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [16]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [16]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[17]~1 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \cpu|cpu|E_shift_rot_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[17]~1_combout ),
	.asdata(\cpu|cpu|E_src1 [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[16]~2 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[16]~2_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [17]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [15]))

	.dataa(\cpu|cpu|E_shift_rot_result [15]),
	.datab(\cpu|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[16]~2 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \cpu|cpu|E_shift_rot_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[16]~2_combout ),
	.asdata(\cpu|cpu|E_src1 [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[15]~3 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[15]~3_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [16])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [14])))

	.dataa(\cpu|cpu|E_shift_rot_result [16]),
	.datab(\cpu|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[15]~3 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_shift_rot_result_nxt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \cpu|cpu|E_shift_rot_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.asdata(\cpu|cpu|E_src1 [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[14]~4 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[14]~4_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [15])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [13])))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[14]~4 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_shift_rot_result_nxt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \cpu|cpu|E_shift_rot_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.asdata(\cpu|cpu|E_src1 [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[13]~12 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[13]~12_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [14]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [12]))

	.dataa(\cpu|cpu|E_shift_rot_result [12]),
	.datab(\cpu|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[13]~12 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \cpu|cpu|E_shift_rot_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[13]~12_combout ),
	.asdata(\cpu|cpu|E_src1 [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[12]~5 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[12]~5_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [13]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [11]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [11]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[12]~5 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N15
dffeas \cpu|cpu|E_shift_rot_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[12]~5_combout ),
	.asdata(\cpu|cpu|E_src1 [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[11]~6 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[11]~6_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [12]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [10]))

	.dataa(\cpu|cpu|E_shift_rot_result [10]),
	.datab(\cpu|cpu|E_shift_rot_result [12]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[11]~6 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \cpu|cpu|E_shift_rot_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[11]~6_combout ),
	.asdata(\cpu|cpu|E_src1 [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[10]~7 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[10]~7_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [11]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [9]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [9]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[10]~7 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N27
dffeas \cpu|cpu|E_shift_rot_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.asdata(\cpu|cpu|E_src1 [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[9]~8 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[9]~8_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [10])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [8])))

	.dataa(\cpu|cpu|E_shift_rot_result [10]),
	.datab(\cpu|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[9]~8 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_shift_rot_result_nxt[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N21
dffeas \cpu|cpu|E_shift_rot_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.asdata(\cpu|cpu|E_src1 [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[8]~9 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[8]~9_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [9])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [7])))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [9]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [7]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[8]~9 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_shift_rot_result_nxt[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N31
dffeas \cpu|cpu|E_shift_rot_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[8]~9_combout ),
	.asdata(\cpu|cpu|E_src1 [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[7]~10 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[7]~10_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [8])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [6])))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[7]~10 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_shift_rot_result_nxt[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N1
dffeas \cpu|cpu|E_shift_rot_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[7]~10_combout ),
	.asdata(\cpu|cpu|E_src1 [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[6]~11 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[6]~11_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [7]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [5]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [5]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [7]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[6]~11 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N11
dffeas \cpu|cpu|E_shift_rot_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[6]~11_combout ),
	.asdata(\cpu|cpu|E_src1 [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[5]~0 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[5]~0_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [6]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [4]))

	.dataa(\cpu|cpu|E_shift_rot_result [4]),
	.datab(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[5]~0 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_shift_rot_result_nxt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N9
dffeas \cpu|cpu|E_shift_rot_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[5]~0_combout ),
	.asdata(\cpu|cpu|E_src1 [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[4]~13 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[4]~13_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [5])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [3])))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [5]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[4]~13 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_shift_rot_result_nxt[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N7
dffeas \cpu|cpu|E_shift_rot_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[4]~13_combout ),
	.asdata(\cpu|cpu|E_src1 [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[3]~14 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[3]~14_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [4])) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [2])))

	.dataa(\cpu|cpu|E_shift_rot_result [4]),
	.datab(\cpu|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[3]~14 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_shift_rot_result_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \cpu|cpu|E_shift_rot_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[3]~14_combout ),
	.asdata(\cpu|cpu|E_src1 [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[2]~15 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[2]~15_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [3]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [1]))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[2]~15 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_shift_rot_result_nxt[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N3
dffeas \cpu|cpu|E_shift_rot_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[2]~15_combout ),
	.asdata(\cpu|cpu|E_src1 [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[1]~17 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[1]~17_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [2]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_result [0]))

	.dataa(\cpu|cpu|E_shift_rot_result [0]),
	.datab(\cpu|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[1]~17 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N29
dffeas \cpu|cpu|E_shift_rot_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.asdata(\cpu|cpu|E_src1 [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[0]~19 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[0]~19_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [1]))) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_fill_bit~0_combout ))

	.dataa(\cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datab(\cpu|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[0]~19 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_shift_rot_result_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N23
dffeas \cpu|cpu|E_shift_rot_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.asdata(\cpu|cpu|E_src1 [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_logical~0_combout  = (!\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [12] & !\cpu|cpu|D_iw [13]))

	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h0030;
defparam \cpu|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_logical~1_combout  = (\cpu|cpu|D_iw [14] & ((\cpu|cpu|Equal62~7_combout ) # ((\cpu|cpu|Equal62~4_combout )))) # (!\cpu|cpu|D_iw [14] & (((\cpu|cpu|D_ctrl_shift_logical~0_combout ))))

	.dataa(\cpu|cpu|Equal62~7_combout ),
	.datab(\cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.datac(\cpu|cpu|Equal62~4_combout ),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hFACC;
defparam \cpu|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_logical~2_combout  = (\cpu|cpu|D_iw [15] & (\cpu|cpu|D_ctrl_shift_logical~1_combout  & \cpu|cpu|Equal0~6_combout ))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Equal0~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'h8800;
defparam \cpu|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \cpu|cpu|R_ctrl_shift_logical (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \cpu|cpu|E_shift_rot_fill_bit~0_combout  = (!\cpu|cpu|R_ctrl_shift_logical~q  & ((\cpu|cpu|R_ctrl_rot_right~q  & (\cpu|cpu|E_shift_rot_result [0])) # (!\cpu|cpu|R_ctrl_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [31])))))

	.dataa(\cpu|cpu|R_ctrl_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_result [0]),
	.datac(\cpu|cpu|R_ctrl_shift_logical~q ),
	.datad(\cpu|cpu|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h0D08;
defparam \cpu|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_result_nxt[31]~31 (
// Equation(s):
// \cpu|cpu|E_shift_rot_result_nxt[31]~31_combout  = (\cpu|cpu|R_ctrl_shift_rot_right~q  & (\cpu|cpu|E_shift_rot_fill_bit~0_combout )) # (!\cpu|cpu|R_ctrl_shift_rot_right~q  & ((\cpu|cpu|E_shift_rot_result [30])))

	.dataa(\cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_result_nxt[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result_nxt[31]~31 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_shift_rot_result_nxt[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \cpu|cpu|E_shift_rot_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_result_nxt[31]~31_combout ),
	.asdata(\cpu|cpu|E_src1 [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_rot~1_combout  = (\cpu|cpu|Equal62~7_combout  & ((\cpu|cpu|D_iw [14]) # (!\cpu|cpu|D_iw [15])))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|Equal62~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'hD0D0;
defparam \cpu|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_rot~2_combout  = (!\cpu|cpu|D_iw [14] & ((\cpu|cpu|D_iw [15] & ((\cpu|cpu|D_ctrl_shift_logical~0_combout ))) # (!\cpu|cpu|D_iw [15] & (\cpu|cpu|Equal62~4_combout ))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|Equal62~4_combout ),
	.datad(\cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'h3210;
defparam \cpu|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \cpu|cpu|D_op_opx_rsv63~0 (
// Equation(s):
// \cpu|cpu|D_op_opx_rsv63~0_combout  = (\cpu|cpu|D_iw [15] & \cpu|cpu|D_iw [14])

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_opx_rsv63~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_opx_rsv63~0 .lut_mask = 16'hA0A0;
defparam \cpu|cpu|D_op_opx_rsv63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \cpu|cpu|Equal62~6 (
// Equation(s):
// \cpu|cpu|Equal62~6_combout  = (\cpu|cpu|D_iw [12] & (\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~6 .lut_mask = 16'h0080;
defparam \cpu|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \cpu|cpu|Equal62~5 (
// Equation(s):
// \cpu|cpu|Equal62~5_combout  = (\cpu|cpu|D_iw [12] & (\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~5 .lut_mask = 16'h0008;
defparam \cpu|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_rot~0_combout  = (\cpu|cpu|D_op_opx_rsv63~0_combout  & ((\cpu|cpu|Equal62~4_combout ) # ((\cpu|cpu|Equal62~6_combout ) # (\cpu|cpu|Equal62~5_combout ))))

	.dataa(\cpu|cpu|Equal62~4_combout ),
	.datab(\cpu|cpu|D_op_opx_rsv63~0_combout ),
	.datac(\cpu|cpu|Equal62~6_combout ),
	.datad(\cpu|cpu|Equal62~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hCCC8;
defparam \cpu|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_shift_rot~3_combout  = (\cpu|cpu|Equal0~6_combout  & ((\cpu|cpu|D_ctrl_shift_rot~1_combout ) # ((\cpu|cpu|D_ctrl_shift_rot~2_combout ) # (\cpu|cpu|D_ctrl_shift_rot~0_combout ))))

	.dataa(\cpu|cpu|Equal0~6_combout ),
	.datab(\cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.datac(\cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.datad(\cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hAAA8;
defparam \cpu|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \cpu|cpu|R_ctrl_shift_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \cpu|cpu|W_alu_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[31]~31_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[31]~34 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[31]~34_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte3_data [7])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & ((\cpu|cpu|W_alu_result [31]))))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|av_ld_byte3_data [7]),
	.datad(\cpu|cpu|W_alu_result [31]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[31]~34 .lut_mask = 16'hD1C0;
defparam \cpu|cpu|W_rf_wr_data[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \cpu|cpu|R_src1[30]~40 (
// Equation(s):
// \cpu|cpu|R_src1[30]~40_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|R_ctrl_jmp_direct~q ) # (!\cpu|cpu|E_valid_from_R~q ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datac(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\cpu|cpu|R_src1~33_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[30]~40 .lut_mask = 16'h004C;
defparam \cpu|cpu|R_src1[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \cpu|cpu|E_src1[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[30]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \cpu|cpu|E_logic_result[30]~19 (
// Equation(s):
// \cpu|cpu|E_logic_result[30]~19_combout  = (\cpu|cpu|E_src1 [30] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [30]))))) # (!\cpu|cpu|E_src1 [30] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [30]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [30]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|E_src1 [30]),
	.datac(\cpu|cpu|R_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [30]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[30]~19 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \cpu|cpu|W_alu_result[30]~29 (
// Equation(s):
// \cpu|cpu|W_alu_result[30]~29_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[30]~19_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~94_combout )))

	.dataa(\cpu|cpu|E_logic_result[30]~19_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|Add1~94_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[30]~29 .lut_mask = 16'hBB88;
defparam \cpu|cpu|W_alu_result[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \cpu|cpu|W_alu_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[30]~29_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[30]~30 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[30]~30_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte3_data [6])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & ((\cpu|cpu|W_alu_result [30]))))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|av_ld_byte3_data [6]),
	.datad(\cpu|cpu|W_alu_result [30]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[30]~30 .lut_mask = 16'hD1C0;
defparam \cpu|cpu|W_rf_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \cpu|cpu|d_writedata[29]~5 (
// Equation(s):
// \cpu|cpu|d_writedata[29]~5_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[29]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N7
dffeas \cpu|cpu|d_writedata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[29]~5_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [29]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [29]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [29]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [29]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[29]~46 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[29]~46_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a61~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [1] & \mem|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[29]~46 .lut_mask = 16'hCBC8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[29]~47 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[29]~47_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[29]~46_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a125~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[29]~46_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a93~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[29]~46_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[29]~46_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[29]~47 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~29_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~29 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~14_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[29]~47_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]))))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[29]~47_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~15_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte3_data_nxt~14_combout )))

	.dataa(gnd),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \cpu|cpu|av_ld_byte3_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \cpu|cpu|E_logic_result[29]~21 (
// Equation(s):
// \cpu|cpu|E_logic_result[29]~21_combout  = (\cpu|cpu|E_src1 [29] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [29]))))) # (!\cpu|cpu|E_src1 [29] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [29]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [29]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src1 [29]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[29]~21 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \cpu|cpu|W_alu_result[29]~27 (
// Equation(s):
// \cpu|cpu|W_alu_result[29]~27_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[29]~21_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~92_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~92_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[29]~21_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[29]~27 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \cpu|cpu|W_alu_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[29]~27_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[29]~26 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[29]~26_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte3_data [5])) # (!\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|W_alu_result [29] & !\cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\cpu|cpu|av_ld_byte3_data [5]),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|W_alu_result [29]),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[29]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[29]~26 .lut_mask = 16'h88B8;
defparam \cpu|cpu|W_rf_wr_data[29]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \cpu|cpu|E_src2[28]~8 (
// Equation(s):
// \cpu|cpu|E_src2[28]~8_combout  = (\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [21]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))

	.dataa(\cpu|cpu|R_src2_use_imm~q ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[28]~8 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_src2[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \cpu|cpu|E_src2[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[28]~8_combout ),
	.asdata(\cpu|cpu|D_iw [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \cpu|cpu|Add1~59 (
// Equation(s):
// \cpu|cpu|Add1~59_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [28])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~59 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \cpu|cpu|E_logic_result[28]~23 (
// Equation(s):
// \cpu|cpu|E_logic_result[28]~23_combout  = (\cpu|cpu|E_src1 [28] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [28]))))) # (!\cpu|cpu|E_src1 [28] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [28]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [28]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src1 [28]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[28]~23 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \cpu|cpu|W_alu_result[28]~25 (
// Equation(s):
// \cpu|cpu|W_alu_result[28]~25_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[28]~23_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~90_combout ))

	.dataa(\cpu|cpu|Add1~90_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[28]~23_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[28]~25 .lut_mask = 16'hEE22;
defparam \cpu|cpu|W_alu_result[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \cpu|cpu|W_alu_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[28]~25_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\cpu|cpu|d_writedata [24] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [24]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~24 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~24_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [24])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [24])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~24 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \cpu|cpu|d_writedata[26]~2 (
// Equation(s):
// \cpu|cpu|d_writedata[26]~2_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[26]~2 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N1
dffeas \cpu|cpu|d_writedata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[26]~2_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\cpu|cpu|d_writedata [26] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [26]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~18_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [29])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hF808;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [26]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [26]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [26]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \cpu|cpu|d_writedata[27]~3 (
// Equation(s):
// \cpu|cpu|d_writedata[27]~3_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[27]~3 .lut_mask = 16'hAACC;
defparam \cpu|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N11
dffeas \cpu|cpu|d_writedata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[27]~3_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = (\cpu|cpu|d_writedata [27] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [27]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [27]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [27]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [27]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hFA50;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~19_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [31])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hAAC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \cpu|cpu|d_writedata[28]~4 (
// Equation(s):
// \cpu|cpu|d_writedata[28]~4_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[28]~4 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N21
dffeas \cpu|cpu|d_writedata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[28]~4_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [28])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [28])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [28]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [29]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [29]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [29]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [30]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [30]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [30]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [31]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [31]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [35] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_byteenable [3]))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 16'hFAF0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [3])

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~24_combout ,gnd,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~18_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~19_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~20_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout }),
	.portaaddr({\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout ,\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 2;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 9;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 18;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 255;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 256;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 18;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~16_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [28])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hD888;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [25])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [25])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25 .lut_mask = 16'hB8B8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~28_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~28 .lut_mask = 16'hCA0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~11_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'h7000;
defparam \cpu|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [28]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [28]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[28]~38 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[28]~38_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|ram_block1a60~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[28]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[28]~38 .lut_mask = 16'hEE30;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[28]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [28]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [28]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_first_bit_number = 28;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[28]~39 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[28]~39_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[28]~38_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a124~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[28]~38_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a92~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[28]~38_combout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[28]~39 .lut_mask = 16'hD8AA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~12_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[28]~39_combout ) # ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[28]~39_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~13_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (((\cpu|cpu|av_fill_bit~0_combout )))) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte3_data_nxt~11_combout ) # ((\cpu|cpu|av_ld_byte3_data_nxt~12_combout ))))

	.dataa(\cpu|cpu|av_ld_byte3_data_nxt~11_combout ),
	.datab(\cpu|cpu|av_ld_byte3_data_nxt~12_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hFE0E;
defparam \cpu|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \cpu|cpu|av_ld_byte3_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[28]~22 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[28]~22_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte3_data [4])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [28] & ((!\cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\cpu|cpu|W_alu_result [28]),
	.datab(\cpu|cpu|av_ld_byte3_data [4]),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[28]~22 .lut_mask = 16'hCC0A;
defparam \cpu|cpu|W_rf_wr_data[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \cpu|cpu|E_src2[27]~10 (
// Equation(s):
// \cpu|cpu|E_src2[27]~10_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[27]~10 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \cpu|cpu|E_src2[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[27]~10_combout ),
	.asdata(\cpu|cpu|D_iw [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \cpu|cpu|E_logic_result[27]~25 (
// Equation(s):
// \cpu|cpu|E_logic_result[27]~25_combout  = (\cpu|cpu|E_src2 [27] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [27]))))) # (!\cpu|cpu|E_src2 [27] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src1 [27]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src1 [27]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src2 [27]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src1 [27]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[27]~25 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \cpu|cpu|W_alu_result[27]~23 (
// Equation(s):
// \cpu|cpu|W_alu_result[27]~23_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[27]~25_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~88_combout )))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[27]~25_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add1~88_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[27]~23 .lut_mask = 16'hDD88;
defparam \cpu|cpu|W_alu_result[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \cpu|cpu|W_alu_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[27]~23_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [27]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [27]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [27]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[27]~30 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[27]~30_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a59~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [1] & \mem|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[27]~30 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [27]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_first_bit_number = 27;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[27]~31 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[27]~31_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[27]~30_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a123~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[27]~30_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a91~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[27]~30_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[27]~30_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[27]~31 .lut_mask = 16'hBCB0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~9_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[27]~31_combout  & ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]) # ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[27]~31_combout  & (((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[27]~31_combout ),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~9 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~8_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~8 .lut_mask = 16'h2A00;
defparam \cpu|cpu|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~10_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (((\cpu|cpu|av_fill_bit~0_combout )))) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte3_data_nxt~9_combout ) # ((\cpu|cpu|av_ld_byte3_data_nxt~8_combout ))))

	.dataa(\cpu|cpu|av_ld_byte3_data_nxt~9_combout ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hCFCA;
defparam \cpu|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \cpu|cpu|av_ld_byte3_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[27]~18 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[27]~18_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte3_data [3])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [27] & ((!\cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\cpu|cpu|W_alu_result [27]),
	.datab(\cpu|cpu|av_ld_byte3_data [3]),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[27]~18 .lut_mask = 16'hC0CA;
defparam \cpu|cpu|W_rf_wr_data[27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \cpu|cpu|E_src2[26]~12 (
// Equation(s):
// \cpu|cpu|E_src2[26]~12_combout  = (\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[26]~12 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src2[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \cpu|cpu|E_src2[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[26]~12_combout ),
	.asdata(\cpu|cpu|D_iw [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|R_src2_hi~0_combout ),
	.sload(\cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \cpu|cpu|E_logic_result[26]~27 (
// Equation(s):
// \cpu|cpu|E_logic_result[26]~27_combout  = (\cpu|cpu|E_src2 [26] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [26]))))) # (!\cpu|cpu|E_src2 [26] & ((\cpu|cpu|E_src1 [26] & ((\cpu|cpu|R_logic_op [1]))) # (!\cpu|cpu|E_src1 [26] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|R_logic_op [1]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src2 [26]),
	.datac(\cpu|cpu|E_src1 [26]),
	.datad(\cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[26]~27 .lut_mask = 16'h7C81;
defparam \cpu|cpu|E_logic_result[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \cpu|cpu|W_alu_result[26]~21 (
// Equation(s):
// \cpu|cpu|W_alu_result[26]~21_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[26]~27_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~86_combout )))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[26]~27_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add1~86_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[26]~21 .lut_mask = 16'hDD88;
defparam \cpu|cpu|W_alu_result[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \cpu|cpu|W_alu_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[26]~21_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [26]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [26]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[26]~22 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[26]~22_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a58~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0  & !\mem|the_altsyncram|auto_generated|address_reg_b [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[26]~22 .lut_mask = 16'hAAD8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [26]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [26]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_first_bit_number = 26;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[26]~23 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[26]~23_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[26]~22_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a122~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[26]~22_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a90~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[26]~22_combout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[26]~23 .lut_mask = 16'hD8AA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~6_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[26]~23_combout  & ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]) # ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[26]~23_combout  & (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[26]~23_combout ),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~6 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~5_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~5 .lut_mask = 16'h20A0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~7_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (((\cpu|cpu|av_fill_bit~0_combout )))) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte3_data_nxt~6_combout ) # ((\cpu|cpu|av_ld_byte3_data_nxt~5_combout ))))

	.dataa(\cpu|cpu|av_ld_byte3_data_nxt~6_combout ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~7 .lut_mask = 16'hCFCA;
defparam \cpu|cpu|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \cpu|cpu|av_ld_byte3_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[26]~14 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[26]~14_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte3_data [2])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [26] & ((!\cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\cpu|cpu|W_alu_result [26]),
	.datab(\cpu|cpu|av_ld_byte3_data [2]),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[26]~14 .lut_mask = 16'hC0CA;
defparam \cpu|cpu|W_rf_wr_data[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \cpu|cpu|R_src1[25]~48 (
// Equation(s):
// \cpu|cpu|R_src1[25]~48_combout  = (!\cpu|cpu|R_src1~33_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\cpu|cpu|R_ctrl_jmp_direct~q ) # (!\cpu|cpu|E_valid_from_R~q ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[25]~48 .lut_mask = 16'h0700;
defparam \cpu|cpu|R_src1[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \cpu|cpu|E_src1[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[25]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \cpu|cpu|E_logic_result[25]~29 (
// Equation(s):
// \cpu|cpu|E_logic_result[25]~29_combout  = (\cpu|cpu|E_src2 [25] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|E_src1 [25] & \cpu|cpu|R_logic_op [0]))))) # (!\cpu|cpu|E_src2 [25] & ((\cpu|cpu|E_src1 [25] & (\cpu|cpu|R_logic_op [1])) # (!\cpu|cpu|E_src1 [25] & 
// (!\cpu|cpu|R_logic_op [1] & !\cpu|cpu|R_logic_op [0]))))

	.dataa(\cpu|cpu|E_src2 [25]),
	.datab(\cpu|cpu|E_src1 [25]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[25]~29 .lut_mask = 16'h68E1;
defparam \cpu|cpu|E_logic_result[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \cpu|cpu|W_alu_result[25]~19 (
// Equation(s):
// \cpu|cpu|W_alu_result[25]~19_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[25]~29_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~84_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~84_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[25]~29_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[25]~19 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \cpu|cpu|W_alu_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[25]~19_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[25]~10 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[25]~10_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte3_data [1])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [25]))))

	.dataa(\cpu|cpu|R_ctrl_ld~q ),
	.datab(\cpu|cpu|av_ld_byte3_data [1]),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|W_alu_result [25]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[25]~10 .lut_mask = 16'h8D88;
defparam \cpu|cpu|W_rf_wr_data[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \cpu|cpu|d_writedata[24]~0 (
// Equation(s):
// \cpu|cpu|d_writedata[24]~0_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[24]~0 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \cpu|cpu|d_writedata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[24]~0_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [24]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [24]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [24]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [24]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[24]~6 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[24]~6_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a56~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [1] & \mem|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[24]~6 .lut_mask = 16'hCBC8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[24]~7 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[24]~7_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[24]~6_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a120~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[24]~6_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a88~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[24]~6_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[24]~6_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[24]~7 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~0_combout  = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]) # ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// \mem|the_altsyncram|auto_generated|mux5|result_node[24]~7_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// ((\mem|the_altsyncram|auto_generated|mux5|result_node[24]~7_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[24]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~0 .lut_mask = 16'hECA0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~1_combout  = (\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_fill_bit~0_combout ))) # (!\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_ld_byte3_data_nxt~0_combout ))

	.dataa(\cpu|cpu|av_ld_byte3_data_nxt~0_combout ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~1 .lut_mask = 16'hCACA;
defparam \cpu|cpu|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \cpu|cpu|av_ld_byte3_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \cpu|cpu|E_logic_result[24]~31 (
// Equation(s):
// \cpu|cpu|E_logic_result[24]~31_combout  = (\cpu|cpu|E_src2 [24] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [24]))))) # (!\cpu|cpu|E_src2 [24] & ((\cpu|cpu|E_src1 [24] & ((\cpu|cpu|R_logic_op [1]))) # (!\cpu|cpu|E_src1 [24] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|R_logic_op [1]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src2 [24]),
	.datac(\cpu|cpu|E_src1 [24]),
	.datad(\cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[24]~31 .lut_mask = 16'h7C81;
defparam \cpu|cpu|E_logic_result[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \cpu|cpu|W_alu_result[24]~17 (
// Equation(s):
// \cpu|cpu|W_alu_result[24]~17_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[24]~31_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~82_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~82_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[24]~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[24]~17 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \cpu|cpu|W_alu_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[24]~17_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[24]~5 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[24]~5_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte3_data [0])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [24]))))

	.dataa(\cpu|cpu|R_ctrl_ld~q ),
	.datab(\cpu|cpu|av_ld_byte3_data [0]),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|W_alu_result [24]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[24]~5 .lut_mask = 16'h8D88;
defparam \cpu|cpu|W_rf_wr_data[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \cpu|cpu|R_src1[23]~37 (
// Equation(s):
// \cpu|cpu|R_src1[23]~37_combout  = (!\cpu|cpu|R_src1~33_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\cpu|cpu|R_ctrl_jmp_direct~q ) # (!\cpu|cpu|E_valid_from_R~q ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[23]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[23]~37 .lut_mask = 16'h0700;
defparam \cpu|cpu|R_src1[23]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \cpu|cpu|E_src1[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[23]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \cpu|cpu|E_logic_result[23]~16 (
// Equation(s):
// \cpu|cpu|E_logic_result[23]~16_combout  = (\cpu|cpu|E_src2 [23] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|E_src1 [23] & \cpu|cpu|R_logic_op [0]))))) # (!\cpu|cpu|E_src2 [23] & ((\cpu|cpu|R_logic_op [1] & (\cpu|cpu|E_src1 [23])) # (!\cpu|cpu|R_logic_op [1] 
// & (!\cpu|cpu|E_src1 [23] & !\cpu|cpu|R_logic_op [0]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|E_src2 [23]),
	.datac(\cpu|cpu|E_src1 [23]),
	.datad(\cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[23]~16 .lut_mask = 16'h68A9;
defparam \cpu|cpu|E_logic_result[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \cpu|cpu|W_alu_result[23]~30 (
// Equation(s):
// \cpu|cpu|W_alu_result[23]~30_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[23]~16_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~80_combout ))

	.dataa(\cpu|cpu|Add1~80_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[23]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[23]~30 .lut_mask = 16'hEE22;
defparam \cpu|cpu|W_alu_result[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \cpu|cpu|W_alu_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[23]~30_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[23]~33 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[23]~33_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte2_data [7])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & ((\cpu|cpu|W_alu_result [23]))))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|av_ld_byte2_data [7]),
	.datad(\cpu|cpu|W_alu_result [23]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[23]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[23]~33 .lut_mask = 16'hD1C0;
defparam \cpu|cpu|W_rf_wr_data[23]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \cpu|cpu|R_src1[22]~39 (
// Equation(s):
// \cpu|cpu|R_src1[22]~39_combout  = (!\cpu|cpu|R_src1~33_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datab(\cpu|cpu|R_src1~33_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[22]~39 .lut_mask = 16'h1030;
defparam \cpu|cpu|R_src1[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \cpu|cpu|E_src1[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[22]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \cpu|cpu|E_logic_result[22]~18 (
// Equation(s):
// \cpu|cpu|E_logic_result[22]~18_combout  = (\cpu|cpu|E_src2 [22] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [22]))))) # (!\cpu|cpu|E_src2 [22] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src1 [22]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src1 [22]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|E_src2 [22]),
	.datad(\cpu|cpu|E_src1 [22]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[22]~18 .lut_mask = 16'h6AA1;
defparam \cpu|cpu|E_logic_result[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \cpu|cpu|W_alu_result[22]~28 (
// Equation(s):
// \cpu|cpu|W_alu_result[22]~28_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[22]~18_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~78_combout ))

	.dataa(\cpu|cpu|Add1~78_combout ),
	.datab(\cpu|cpu|E_logic_result[22]~18_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[22]~28 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|W_alu_result[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \cpu|cpu|W_alu_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[22]~28_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[22]~29 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[22]~29_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte2_data [6])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & ((\cpu|cpu|W_alu_result [22]))))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|av_ld_byte2_data [6]),
	.datac(\cpu|cpu|W_alu_result [22]),
	.datad(\cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[22]~29 .lut_mask = 16'hCC50;
defparam \cpu|cpu|W_rf_wr_data[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \cpu|cpu|E_st_data[23]~15 (
// Equation(s):
// \cpu|cpu|E_st_data[23]~15_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[23]~15 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_st_data[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \cpu|cpu|d_writedata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[23]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [23])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [23])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [23]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~17_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~17 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [21]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [21]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [21]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[21]~44 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[21]~44_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|address_reg_b [0]) # (\mem|the_altsyncram|auto_generated|ram_block1a85~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0  & (!\mem|the_altsyncram|auto_generated|address_reg_b [0])))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[21]~44 .lut_mask = 16'hAEA4;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [21]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_first_bit_number = 21;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[21]~45 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[21]~45_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[21]~44_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[21]~44_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a53~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[21]~44_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[21]~44_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[21]~45 .lut_mask = 16'hF838;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[21]~24 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[21]~24_combout  = (\mm_interconnect_0|rsp_mux|src_data[21]~23_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~6_combout ) # ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// \mem|the_altsyncram|auto_generated|mux5|result_node[21]~45_combout )))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|rsp_mux|src_data[21]~23_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[21]~45_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[21]~24 .lut_mask = 16'hFEFC;
defparam \mm_interconnect_0|rsp_mux|src_data[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[5]~5 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[5]~5_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[21]~24_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[21]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[5]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \cpu|cpu|av_ld_byte2_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[5]~5_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \cpu|cpu|E_logic_result[21]~20 (
// Equation(s):
// \cpu|cpu|E_logic_result[21]~20_combout  = (\cpu|cpu|E_src2 [21] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [21]))))) # (!\cpu|cpu|E_src2 [21] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src1 [21]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src1 [21]))))

	.dataa(\cpu|cpu|E_src2 [21]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src1 [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[21]~20 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \cpu|cpu|W_alu_result[21]~26 (
// Equation(s):
// \cpu|cpu|W_alu_result[21]~26_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[21]~20_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~76_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~76_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[21]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[21]~26 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N11
dffeas \cpu|cpu|W_alu_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[21]~26_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[21]~25 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[21]~25_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte2_data [5])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & ((\cpu|cpu|W_alu_result [21]))))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|av_ld_byte2_data [5]),
	.datac(\cpu|cpu|W_alu_result [21]),
	.datad(\cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[21]~25 .lut_mask = 16'hCC50;
defparam \cpu|cpu|W_rf_wr_data[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \cpu|cpu|E_st_data[21]~11 (
// Equation(s):
// \cpu|cpu|E_st_data[21]~11_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(gnd),
	.datab(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[21]~11 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|E_st_data[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \cpu|cpu|d_writedata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [21]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~29_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hE4A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~17 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [21]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [21]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [21]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~17 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~18_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~18 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[20] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [20] = (\mm_interconnect_0|rsp_mux|src_data[20]~20_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[20]~20_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [20]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[20] .lut_mask = 16'hEAEA;
defparam \mm_interconnect_0|rsp_mux|src_data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[4]~4 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[4]~4_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data [20])))

	.dataa(\cpu|cpu|av_ld_aligning_data~q ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data [20]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[4]~4 .lut_mask = 16'hDD88;
defparam \cpu|cpu|av_ld_byte2_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \cpu|cpu|av_ld_byte2_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[4]~4_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \cpu|cpu|E_logic_result[20]~22 (
// Equation(s):
// \cpu|cpu|E_logic_result[20]~22_combout  = (\cpu|cpu|E_src1 [20] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [20]))))) # (!\cpu|cpu|E_src1 [20] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [20]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [20]))))

	.dataa(\cpu|cpu|E_src1 [20]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [20]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[20]~22 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \cpu|cpu|W_alu_result[20]~24 (
// Equation(s):
// \cpu|cpu|W_alu_result[20]~24_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[20]~22_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~74_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~74_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[20]~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[20]~24 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N9
dffeas \cpu|cpu|W_alu_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[20]~24_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[20]~21 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[20]~21_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte2_data [4])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [20]))))

	.dataa(\cpu|cpu|av_ld_byte2_data [4]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [20]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[20]~21 .lut_mask = 16'hA3A0;
defparam \cpu|cpu|W_rf_wr_data[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \cpu|cpu|E_st_data[20]~9 (
// Equation(s):
// \cpu|cpu|E_st_data[20]~9_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))

	.dataa(gnd),
	.datab(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[20]~9 .lut_mask = 16'hFC30;
defparam \cpu|cpu|E_st_data[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \cpu|cpu|d_writedata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[20]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~18 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~18_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [20])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [20])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [20]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~18 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~19_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~19 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[19]~28 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[19]~28_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a83~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [0] & \mem|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[19]~28 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[19]~29 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[19]~29_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[19]~28_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a115~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[19]~28_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[19]~28_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[19]~28_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[19]~29 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N7
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[19]~15 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[19]~15_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19])))) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[19]~15 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[19]~16 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[19]~16_combout  = (\mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[19]~15_combout ) # ((\mem|the_altsyncram|auto_generated|mux5|result_node[19]~29_combout  & 
// \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[19]~29_combout ),
	.datac(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[19]~15_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[19]~16 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[3]~3 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[3]~3_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[19]~16_combout )))

	.dataa(\cpu|cpu|av_ld_aligning_data~q ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[19]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[3]~3 .lut_mask = 16'hDD88;
defparam \cpu|cpu|av_ld_byte2_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \cpu|cpu|av_ld_byte2_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[3]~3_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \cpu|cpu|E_logic_result[19]~24 (
// Equation(s):
// \cpu|cpu|E_logic_result[19]~24_combout  = (\cpu|cpu|E_src2 [19] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [19]))))) # (!\cpu|cpu|E_src2 [19] & ((\cpu|cpu|E_src1 [19] & ((\cpu|cpu|R_logic_op [1]))) # (!\cpu|cpu|E_src1 [19] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|R_logic_op [1]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src2 [19]),
	.datac(\cpu|cpu|E_src1 [19]),
	.datad(\cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[19]~24 .lut_mask = 16'h7C81;
defparam \cpu|cpu|E_logic_result[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \cpu|cpu|W_alu_result[19]~22 (
// Equation(s):
// \cpu|cpu|W_alu_result[19]~22_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[19]~24_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~72_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~72_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[19]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[19]~22 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \cpu|cpu|W_alu_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[19]~22_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[19]~17 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[19]~17_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte2_data [3])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & ((\cpu|cpu|W_alu_result [19]))))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|av_ld_byte2_data [3]),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [19]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[19]~17 .lut_mask = 16'hC5C0;
defparam \cpu|cpu|W_rf_wr_data[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \cpu|cpu|E_st_data[19]~7 (
// Equation(s):
// \cpu|cpu|E_st_data[19]~7_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]))) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(gnd),
	.datac(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[19]~7 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|E_st_data[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \cpu|cpu|d_writedata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[19]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\cpu|cpu|d_writedata [19] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~15_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [22])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~19 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~19_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [19]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [19]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [19]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~19 .lut_mask = 16'hCACA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~20_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~20 .lut_mask = 16'h8F80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[18]~11 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[18]~11_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18])))) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[18]~11 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[18]~12 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[18]~12_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[18]~11_combout ) # ((\mem|the_altsyncram|auto_generated|mux5|result_node[18]~21_combout  & 
// \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0])))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[18]~21_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datac(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[18]~11_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[18]~12 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[2]~2 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[2]~2_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[18]~12_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[18]~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[2]~2 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte2_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \cpu|cpu|av_ld_byte2_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[2]~2_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[18]~26 (
// Equation(s):
// \cpu|cpu|E_logic_result[18]~26_combout  = (\cpu|cpu|E_src1 [18] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [18]))))) # (!\cpu|cpu|E_src1 [18] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [18]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [18]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|R_logic_op [1]),
	.datac(\cpu|cpu|E_src1 [18]),
	.datad(\cpu|cpu|E_src2 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[18]~26 .lut_mask = 16'h6CC1;
defparam \cpu|cpu|E_logic_result[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \cpu|cpu|W_alu_result[18]~20 (
// Equation(s):
// \cpu|cpu|W_alu_result[18]~20_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[18]~26_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~70_combout ))

	.dataa(\cpu|cpu|Add1~70_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[18]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[18]~20 .lut_mask = 16'hEE22;
defparam \cpu|cpu|W_alu_result[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \cpu|cpu|W_alu_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[18]~20_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[18]~13 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[18]~13_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte2_data [2])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & ((\cpu|cpu|W_alu_result [18]))))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|av_ld_byte2_data [2]),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[18]~13 .lut_mask = 16'hC5C0;
defparam \cpu|cpu|W_rf_wr_data[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \cpu|cpu|d_writedata[25]~1 (
// Equation(s):
// \cpu|cpu|d_writedata[25]~1_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[25]~1 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \cpu|cpu|d_writedata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[25]~1_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [25]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [25]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[25]~14 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[25]~14_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a57~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0  & !\mem|the_altsyncram|auto_generated|address_reg_b [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[25]~14 .lut_mask = 16'hAAD8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [25]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [25]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_first_bit_number = 25;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[25]~15 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[25]~15_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[25]~14_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a121~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[25]~14_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a89~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[25]~14_combout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[25]~15 .lut_mask = 16'hD8AA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~3_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[25]~15_combout ) # ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[25]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~3 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~2_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~2 .lut_mask = 16'h40C0;
defparam \cpu|cpu|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \cpu|cpu|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \cpu|cpu|av_ld_byte3_data_nxt~4_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (((\cpu|cpu|av_fill_bit~0_combout )))) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte3_data_nxt~3_combout ) # ((\cpu|cpu|av_ld_byte3_data_nxt~2_combout ))))

	.dataa(\cpu|cpu|av_ld_byte3_data_nxt~3_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(\cpu|cpu|av_ld_byte3_data_nxt~2_combout ),
	.datad(\cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data_nxt~4 .lut_mask = 16'hFE32;
defparam \cpu|cpu|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \cpu|cpu|av_ld_byte3_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte3_data_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \cpu|cpu|av_ld_byte2_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[1]~1_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[17]~9 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[17]~9_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte2_data [1])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [17]))))

	.dataa(\cpu|cpu|av_ld_byte2_data [1]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[17]~9 .lut_mask = 16'hA3A0;
defparam \cpu|cpu|W_rf_wr_data[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \cpu|cpu|E_st_data[18]~5 (
// Equation(s):
// \cpu|cpu|E_st_data[18]~5_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(gnd),
	.datab(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[18]~5 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|E_st_data[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N7
dffeas \cpu|cpu|d_writedata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[18]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = (\cpu|cpu|d_writedata [18] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [18]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg 
// [3] & !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4 .lut_mask = 16'h0050;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18]~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18]~6_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18]~6 .lut_mask = 16'hAACC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18]~6_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~20 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~20_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [18]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [18]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [18]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~20 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~7_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~7 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[16]~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[16]~2_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[16]~2 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_data[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [16]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [16]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [16]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[16]~4 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[16]~4_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a80~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[16]~4 .lut_mask = 16'hEE50;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [16]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_first_bit_number = 16;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[16]~5 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[16]~5_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[16]~4_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a112~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[16]~4_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a48~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[16]~4_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[16]~4_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[16]~5 .lut_mask = 16'hF858;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[16]~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[16]~3_combout  = (\mm_interconnect_0|rsp_mux|src_payload~1_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[16]~2_combout ) # ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// \mem|the_altsyncram|auto_generated|mux5|result_node[16]~5_combout )))

	.dataa(\mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[16]~2_combout ),
	.datac(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[16]~5_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[16]~3 .lut_mask = 16'hFEEE;
defparam \mm_interconnect_0|rsp_mux|src_data[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[0]~0 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[0]~0_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[16]~3_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[16]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[0]~0 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte2_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \cpu|cpu|av_ld_byte2_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[0]~0_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[16]~4 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[16]~4_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte2_data [0])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [16]))))

	.dataa(\cpu|cpu|av_ld_byte2_data [0]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [16]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[16]~4 .lut_mask = 16'hA3A0;
defparam \cpu|cpu|W_rf_wr_data[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \cpu|cpu|E_st_data[22]~13 (
// Equation(s):
// \cpu|cpu|E_st_data[22]~13_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datab(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[22]~13 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_st_data[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \cpu|cpu|d_writedata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[22]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [22]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [22]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [22]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [22]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[22]~52 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[22]~52_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a86~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[22]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[22]~52 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[22]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[22]~53 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[22]~53_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[22]~52_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a118~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[22]~52_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a54~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[22]~52_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[22]~52_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[22]~53 .lut_mask = 16'hDDA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18  $ 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hF00F;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[22]~28 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[22]~28_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[22]~53_combout  & ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[22]~53_combout  & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[22]~53_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[22]~28 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[22] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [22] = (\mm_interconnect_0|rsp_mux|src_data[22]~28_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]))

	.dataa(gnd),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[22]~28_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [22]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[22] .lut_mask = 16'hFFC0;
defparam \mm_interconnect_0|rsp_mux|src_data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \cpu|cpu|av_ld_byte2_data[6]~6 (
// Equation(s):
// \cpu|cpu|av_ld_byte2_data[6]~6_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data [22])))

	.dataa(\cpu|cpu|av_ld_aligning_data~q ),
	.datab(\cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data [22]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte2_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[6]~6 .lut_mask = 16'hDD88;
defparam \cpu|cpu|av_ld_byte2_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \cpu|cpu|av_ld_byte2_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte2_data[6]~6_combout ),
	.asdata(\cpu|cpu|av_ld_byte3_data [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data_en~0_combout  = (\cpu|cpu|av_ld_rshift8~0_combout ) # (((\cpu|cpu|D_iw [4]) # (!\cpu|cpu|D_ctrl_mem16~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q ))

	.dataa(\cpu|cpu|av_ld_rshift8~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data_en~0 .lut_mask = 16'hFBFF;
defparam \cpu|cpu|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \cpu|cpu|av_ld_byte1_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[6]~6_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[14]~28 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[14]~28_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte1_data [6])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [14] & (!\cpu|cpu|E_alu_result~0_combout )))

	.dataa(\cpu|cpu|W_alu_result [14]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|av_ld_byte1_data [6]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[14]~28 .lut_mask = 16'hF202;
defparam \cpu|cpu|W_rf_wr_data[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \cpu|cpu|E_st_data[12]~8 (
// Equation(s):
// \cpu|cpu|E_st_data[12]~8_combout  = (\cpu|cpu|D_iw [4] & (((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) # (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[12]~8 .lut_mask = 16'hFB40;
defparam \cpu|cpu|E_st_data[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N29
dffeas \cpu|cpu|d_writedata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[12]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \sys_clk_timer|period_h_register[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[12] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \sys_clk_timer|internal_counter[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[28]~88_combout ),
	.asdata(\sys_clk_timer|period_h_register [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[28] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \sys_clk_timer|internal_counter[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[29]~90_combout ),
	.asdata(\sys_clk_timer|period_h_register [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[29] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[29]~feeder (
// Equation(s):
// \sys_clk_timer|counter_snapshot[29]~feeder_combout  = \sys_clk_timer|internal_counter [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [29]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[29]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|counter_snapshot[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \sys_clk_timer|counter_snapshot[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[29] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[13]~33 (
// Equation(s):
// \sys_clk_timer|read_mux_out[13]~33_combout  = (\sys_clk_timer|read_mux_out~32_combout ) # ((\sys_clk_timer|read_mux_out[13]~31_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [29])))

	.dataa(\sys_clk_timer|read_mux_out~32_combout ),
	.datab(\sys_clk_timer|read_mux_out[13]~31_combout ),
	.datac(\sys_clk_timer|Equal6~3_combout ),
	.datad(\sys_clk_timer|counter_snapshot [29]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[13]~33 .lut_mask = 16'hFEEE;
defparam \sys_clk_timer|read_mux_out[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \sys_clk_timer|readdata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[13]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[13] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h00FF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[13]~21 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[13]~21_combout  = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13])))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[13]~21 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [13]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [13]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [13]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [13]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[13]~42 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[13]~42_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a45~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [1] & \mem|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[13]~42 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[13]~43 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[13]~43_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[13]~42_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[13]~42_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a77~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[13]~42_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[13]~42_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[13]~43 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[13]~22 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[13]~22_combout  = (\mm_interconnect_0|rsp_mux|src_data[13]~21_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~5_combout ) # ((\mem|the_altsyncram|auto_generated|mux5|result_node[13]~43_combout  & 
// \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[13]~21_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[13]~43_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[13]~22 .lut_mask = 16'hFEFA;
defparam \mm_interconnect_0|rsp_mux|src_data[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[5]~5 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[5]~5_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[13]~22_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[5]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte1_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \cpu|cpu|av_ld_byte1_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[5]~5_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[13]~24 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[13]~24_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte1_data [5])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & (\cpu|cpu|W_alu_result [13])))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|W_alu_result [13]),
	.datad(\cpu|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[13]~24 .lut_mask = 16'hDC10;
defparam \cpu|cpu|W_rf_wr_data[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \cpu|cpu|R_src1[0]~35 (
// Equation(s):
// \cpu|cpu|R_src1[0]~35_combout  = (!\cpu|cpu|R_src1~33_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\cpu|cpu|R_ctrl_jmp_direct~q ) # (!\cpu|cpu|E_valid_from_R~q ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\cpu|cpu|R_src1~33_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[0]~35 .lut_mask = 16'h0700;
defparam \cpu|cpu|R_src1[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \cpu|cpu|E_src1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[0]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \cpu|cpu|E_mem_byte_en[2]~2_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & ((\cpu|cpu|Add1~10_combout ) # ((\cpu|cpu|D_ctrl_mem8~1_combout )))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & (((\cpu|cpu|Add1~10_combout  & !\cpu|cpu|Add1~8_combout )) # 
// (!\cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|Add1~10_combout ),
	.datac(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(\cpu|cpu|Add1~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[2]~2 .lut_mask = 16'hADED;
defparam \cpu|cpu|E_mem_byte_en[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \cpu|cpu|d_byteenable[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [34] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\cpu|cpu|d_byteenable [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\cpu|cpu|d_byteenable [2]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 16'hFF88;
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [2]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [2]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2 .lut_mask = 16'hFAFA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~30_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [20])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hE2C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [17])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [17])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~56_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout 
//  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [19] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55_combout ) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [19] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [19]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~56 .lut_mask = 16'hD5C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~25_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [18])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hB888;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~25_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [15] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [15]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [15]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~68_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [17] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [17] 
// & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [17]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~67_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~23_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [16])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [13])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [13])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~72_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [15])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~71_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hF404;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13 .lut_mask = 16'h5040;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~23_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [7] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [7])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [7])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~64_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [9])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~63_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~64 .lut_mask = 16'hCE02;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~26_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [8] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hEF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [8])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [8])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~70_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [10])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [10]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~69_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~70 .lut_mask = 16'hAA0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~32_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [9] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [9]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [9]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~82_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [11])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~81_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~82 .lut_mask = 16'hCE02;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~31_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [10] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [10])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [10])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hCCF0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~80_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [12])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [12]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~79_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~80 .lut_mask = 16'hC5C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~29_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [11] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [11])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [11])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~76_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [13])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [13]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~75_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~76 .lut_mask = 16'h8B88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~30_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [12] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [12])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [12])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77 .lut_mask = 16'hAACC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~78_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [14])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [14]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~77_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~78 .lut_mask = 16'h8B88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~26_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [13])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~13 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~13_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [10])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [10])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [10]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~13 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9]~7 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9]~7_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9]~7 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9]~7_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~12 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~12_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [9]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [9]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [9]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~12 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg 
// [3] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h5000;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]~5 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]~5_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]~5_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~14 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [8]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [8]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [8]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~14 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~27 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~27_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [10])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~27 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [7])

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~15 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~15_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [7])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [7])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~15 .lut_mask = 16'hB8B8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~28_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [9])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hF088;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~21_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [6] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [6]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [6]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0 .lut_mask = 16'h0C0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [7]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0_combout ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux30~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8_combout 

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4]~1_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [4]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [4]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [4]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hFA50;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~11_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [3]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [3]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [3]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg 
// [3] & !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0005;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5]~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5]~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5]~2 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5]~2_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~10_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [5] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [5]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [5]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~40_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [7])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hCE02;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0]~5 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0]~5_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [1]))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~q  & (\altera_internal_jtag~TDIUTAP ))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [1]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0]~5 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [41] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|W_alu_result [5]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [3])))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// (((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [3]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\cpu|cpu|W_alu_result [5]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|F_pc [3]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [2] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [4] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [1] & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [3])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [2]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [4]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [1]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [0] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [0]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h0A00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|hbreak_enabled~q )

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'h8800;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q ) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [0] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout 
// ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [0]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h0E0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~10 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~10_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [0])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [0]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~10 .lut_mask = 16'hD888;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0]~5_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [0] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'hAAA0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [0]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [0]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11 .lut_mask = 16'hE4E4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~12_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [2])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~12 .lut_mask = 16'hCE02;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [1] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hFC00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [1])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [1])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14 .lut_mask = 16'hACAC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~15 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~15_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [3])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~15 .lut_mask = 16'hCE02;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~3_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [2] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hF0C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [2])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [2])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~17_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [4])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~17 .lut_mask = 16'hCE02;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~4_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [3] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [3]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [3]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hCACA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~19 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~19_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [5])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [5]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~19 .lut_mask = 16'hD1C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~5_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [4] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [4]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [4]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~27_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [6])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [6]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~27 .lut_mask = 16'h8B88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~10 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~10_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [5])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~10 .lut_mask = 16'hE4A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [2]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [2]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [2]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]~0 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [1]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [1]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [1]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~8_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~8 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \sys_clk_timer|period_l_register[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[12] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[12]~25 (
// Equation(s):
// \sys_clk_timer|read_mux_out[12]~25_combout  = (\sys_clk_timer|Equal6~2_combout  & ((\sys_clk_timer|period_l_register [12]) # ((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [12])))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [12])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [12]),
	.datad(\sys_clk_timer|period_l_register [12]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[12]~25 .lut_mask = 16'hEAC0;
defparam \sys_clk_timer|read_mux_out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \sys_clk_timer|counter_snapshot[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[12] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~26 (
// Equation(s):
// \sys_clk_timer|read_mux_out~26_combout  = (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [2] & (\sys_clk_timer|counter_snapshot [12] & !\cpu|cpu|W_alu_result [3])))

	.dataa(\cpu|cpu|W_alu_result [4]),
	.datab(\cpu|cpu|W_alu_result [2]),
	.datac(\sys_clk_timer|counter_snapshot [12]),
	.datad(\cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~26 .lut_mask = 16'h0020;
defparam \sys_clk_timer|read_mux_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \sys_clk_timer|counter_snapshot[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[28] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[12]~27 (
// Equation(s):
// \sys_clk_timer|read_mux_out[12]~27_combout  = (\sys_clk_timer|read_mux_out[12]~25_combout ) # ((\sys_clk_timer|read_mux_out~26_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [28])))

	.dataa(\sys_clk_timer|read_mux_out[12]~25_combout ),
	.datab(\sys_clk_timer|read_mux_out~26_combout ),
	.datac(\sys_clk_timer|Equal6~3_combout ),
	.datad(\sys_clk_timer|counter_snapshot [28]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[12]~27 .lut_mask = 16'hFEEE;
defparam \sys_clk_timer|read_mux_out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \sys_clk_timer|readdata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[12]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[12] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [12]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [12]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [12]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[12]~34 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[12]~34_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a44~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [1] & \mem|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[12]~34 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [12]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[12]~35 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[12]~35_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[12]~34_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a108~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[12]~34_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a76~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[12]~34_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[12]~34_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[12]~35 .lut_mask = 16'hF858;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[12]~18 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[12]~18_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[12]~35_combout ) # 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12])))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[12]~35_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[12]~18 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[12]~19 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[12]~19_combout  = (\mm_interconnect_0|rsp_mux|src_data[12]~17_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[12]~18_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[12]~17_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[12]~18_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[12]~19 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[4]~4 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[4]~4_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[12]~19_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[12]~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[4]~4 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte1_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \cpu|cpu|av_ld_byte1_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[4]~4_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[12]~20 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[12]~20_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte1_data [4])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [12] & (!\cpu|cpu|E_alu_result~0_combout )))

	.dataa(\cpu|cpu|W_alu_result [12]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[12]~20 .lut_mask = 16'hF202;
defparam \cpu|cpu|W_rf_wr_data[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \cpu|cpu|E_st_data[11]~6 (
// Equation(s):
// \cpu|cpu|E_st_data[11]~6_combout  = (\cpu|cpu|D_iw [4] & (((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) # (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[11]~6 .lut_mask = 16'hFB40;
defparam \cpu|cpu|E_st_data[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N19
dffeas \cpu|cpu|d_writedata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[11]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [11]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [11]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [11]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[11]~26 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[11]~26_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1]) # (\mem|the_altsyncram|auto_generated|ram_block1a43~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0  & (!\mem|the_altsyncram|auto_generated|address_reg_b [1])))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[11]~26 .lut_mask = 16'hAEA4;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [11]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[11]~27 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[11]~27_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[11]~26_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a107~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[11]~26_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a75~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[11]~26_combout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[11]~27 .lut_mask = 16'hB8CC;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \sys_clk_timer|period_l_register[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[11] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[11]~19 (
// Equation(s):
// \sys_clk_timer|read_mux_out[11]~19_combout  = (\sys_clk_timer|Equal6~1_combout  & ((\sys_clk_timer|period_h_register [11]) # ((\sys_clk_timer|period_l_register [11] & \sys_clk_timer|Equal6~2_combout )))) # (!\sys_clk_timer|Equal6~1_combout  & 
// (\sys_clk_timer|period_l_register [11] & ((\sys_clk_timer|Equal6~2_combout ))))

	.dataa(\sys_clk_timer|Equal6~1_combout ),
	.datab(\sys_clk_timer|period_l_register [11]),
	.datac(\sys_clk_timer|period_h_register [11]),
	.datad(\sys_clk_timer|Equal6~2_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[11]~19 .lut_mask = 16'hECA0;
defparam \sys_clk_timer|read_mux_out[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \sys_clk_timer|counter_snapshot[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[11] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~20 (
// Equation(s):
// \sys_clk_timer|read_mux_out~20_combout  = (!\cpu|cpu|W_alu_result [3] & (\cpu|cpu|W_alu_result [4] & (\sys_clk_timer|counter_snapshot [11] & !\cpu|cpu|W_alu_result [2])))

	.dataa(\cpu|cpu|W_alu_result [3]),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(\sys_clk_timer|counter_snapshot [11]),
	.datad(\cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~20 .lut_mask = 16'h0040;
defparam \sys_clk_timer|read_mux_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[27]~feeder (
// Equation(s):
// \sys_clk_timer|counter_snapshot[27]~feeder_combout  = \sys_clk_timer|internal_counter [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [27]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[27]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|counter_snapshot[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \sys_clk_timer|counter_snapshot[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[27] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[11]~21 (
// Equation(s):
// \sys_clk_timer|read_mux_out[11]~21_combout  = (\sys_clk_timer|read_mux_out[11]~19_combout ) # ((\sys_clk_timer|read_mux_out~20_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [27])))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|read_mux_out[11]~19_combout ),
	.datac(\sys_clk_timer|read_mux_out~20_combout ),
	.datad(\sys_clk_timer|counter_snapshot [27]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[11]~21 .lut_mask = 16'hFEFC;
defparam \sys_clk_timer|read_mux_out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \sys_clk_timer|readdata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[11] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[11]~13 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[11]~13_combout  = (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & ((\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & 
// (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[11]~13 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_data[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~5_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~5 .lut_mask = 16'hD580;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[11]~14 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[11]~14_combout  = (\mm_interconnect_0|rsp_mux|src_data[11]~13_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\mem|the_altsyncram|auto_generated|mux5|result_node[11]~27_combout  & 
// \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0])))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[11]~27_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[11]~13_combout ),
	.datac(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[11]~14 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[3]~3 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[3]~3_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[11]~14_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[3]~3 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte1_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \cpu|cpu|av_ld_byte1_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[3]~3_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[11]~16 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[11]~16_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte1_data [3])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [11] & (!\cpu|cpu|E_alu_result~0_combout )))

	.dataa(\cpu|cpu|W_alu_result [11]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|av_ld_byte1_data [3]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[11]~16 .lut_mask = 16'hF202;
defparam \cpu|cpu|W_rf_wr_data[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \cpu|cpu|R_src1[1]~34 (
// Equation(s):
// \cpu|cpu|R_src1[1]~34_combout  = (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & (!\cpu|cpu|R_src1~33_combout  & ((!\cpu|cpu|E_valid_from_R~q ) # (!\cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datab(\cpu|cpu|R_src1~33_combout ),
	.datac(\cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src1[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src1[1]~34 .lut_mask = 16'h0222;
defparam \cpu|cpu|R_src1[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \cpu|cpu|E_src1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src1[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \cpu|cpu|E_mem_byte_en[0]~0_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & (((\cpu|cpu|D_ctrl_mem8~1_combout )) # (!\cpu|cpu|Add1~10_combout ))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & (((!\cpu|cpu|Add1~10_combout  & !\cpu|cpu|Add1~8_combout )) # 
// (!\cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|Add1~10_combout ),
	.datac(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(\cpu|cpu|Add1~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'hA7B7;
defparam \cpu|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \cpu|cpu|d_byteenable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [32] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_byteenable [0]))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|d_byteenable [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 16'hFAF0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [0])

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|byteenable [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~13_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~13 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N7
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \sys_clk_timer|counter_snapshot[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[10] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~15 (
// Equation(s):
// \sys_clk_timer|read_mux_out~15_combout  = (!\cpu|cpu|W_alu_result [2] & (!\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|counter_snapshot [10] & \cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|counter_snapshot [10]),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~15 .lut_mask = 16'h1000;
defparam \sys_clk_timer|read_mux_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \sys_clk_timer|period_l_register[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[10] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[10]~14 (
// Equation(s):
// \sys_clk_timer|read_mux_out[10]~14_combout  = (\sys_clk_timer|Equal6~1_combout  & ((\sys_clk_timer|period_h_register [10]) # ((\sys_clk_timer|Equal6~2_combout  & \sys_clk_timer|period_l_register [10])))) # (!\sys_clk_timer|Equal6~1_combout  & 
// (\sys_clk_timer|Equal6~2_combout  & ((\sys_clk_timer|period_l_register [10]))))

	.dataa(\sys_clk_timer|Equal6~1_combout ),
	.datab(\sys_clk_timer|Equal6~2_combout ),
	.datac(\sys_clk_timer|period_h_register [10]),
	.datad(\sys_clk_timer|period_l_register [10]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[10]~14 .lut_mask = 16'hECA0;
defparam \sys_clk_timer|read_mux_out[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[26]~feeder (
// Equation(s):
// \sys_clk_timer|counter_snapshot[26]~feeder_combout  = \sys_clk_timer|internal_counter [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [26]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[26]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|counter_snapshot[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \sys_clk_timer|counter_snapshot[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[26] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[10]~16 (
// Equation(s):
// \sys_clk_timer|read_mux_out[10]~16_combout  = (\sys_clk_timer|read_mux_out~15_combout ) # ((\sys_clk_timer|read_mux_out[10]~14_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [26])))

	.dataa(\sys_clk_timer|read_mux_out~15_combout ),
	.datab(\sys_clk_timer|read_mux_out[10]~14_combout ),
	.datac(\sys_clk_timer|Equal6~3_combout ),
	.datad(\sys_clk_timer|counter_snapshot [26]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[10]~16 .lut_mask = 16'hFEEE;
defparam \sys_clk_timer|read_mux_out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \sys_clk_timer|readdata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[10]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[10] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [10]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [10]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [10]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [10]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[10]~18 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[10]~18_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1]) # (\mem|the_altsyncram|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0  & (!\mem|the_altsyncram|auto_generated|address_reg_b [1])))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[10]~18 .lut_mask = 16'hAEA4;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[10]~19 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[10]~19_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[10]~18_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a106~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[10]~18_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a74~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[10]~18_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[10]~18_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[10]~19 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[10]~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[10]~9_combout  = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10]) # 
// ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux5|result_node[10]~19_combout )))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[10]~19_combout ))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[10]~19_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[10]~9 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[10]~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[10]~10_combout  = (\mm_interconnect_0|rsp_mux|src_data[10]~8_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[10]~9_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10])))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[10]~8_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[10]~9_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[10]~10 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[2]~2 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[2]~2_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[10]~10_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[10]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[2]~2 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte1_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \cpu|cpu|av_ld_byte1_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[2]~2_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[10]~12 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[10]~12_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte1_data [2])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [10] & (!\cpu|cpu|E_alu_result~0_combout )))

	.dataa(\cpu|cpu|W_alu_result [10]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[10]~12 .lut_mask = 16'hF202;
defparam \cpu|cpu|W_rf_wr_data[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \cpu|cpu|E_src1[14]~4 (
// Equation(s):
// \cpu|cpu|E_src1[14]~4_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [18]))

	.dataa(\cpu|cpu|D_iw [18]),
	.datab(\cpu|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[14]~4 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src1[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[9]~18_combout  = (\cpu|cpu|F_pc [9] & (!\cpu|cpu|F_pc_plus_one[8]~17 )) # (!\cpu|cpu|F_pc [9] & ((\cpu|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \cpu|cpu|F_pc_plus_one[9]~19  = CARRY((!\cpu|cpu|F_pc_plus_one[8]~17 ) # (!\cpu|cpu|F_pc [9]))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[8]~17 ),
	.combout(\cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[10]~20_combout  = (\cpu|cpu|F_pc [10] & (\cpu|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\cpu|cpu|F_pc [10] & (!\cpu|cpu|F_pc_plus_one[9]~19  & VCC))
// \cpu|cpu|F_pc_plus_one[10]~21  = CARRY((\cpu|cpu|F_pc [10] & !\cpu|cpu|F_pc_plus_one[9]~19 ))

	.dataa(\cpu|cpu|F_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[9]~19 ),
	.combout(\cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hA50A;
defparam \cpu|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[11]~22_combout  = (\cpu|cpu|F_pc [11] & (!\cpu|cpu|F_pc_plus_one[10]~21 )) # (!\cpu|cpu|F_pc [11] & ((\cpu|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \cpu|cpu|F_pc_plus_one[11]~23  = CARRY((!\cpu|cpu|F_pc_plus_one[10]~21 ) # (!\cpu|cpu|F_pc [11]))

	.dataa(\cpu|cpu|F_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[10]~21 ),
	.combout(\cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[12]~24_combout  = (\cpu|cpu|F_pc [12] & (\cpu|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\cpu|cpu|F_pc [12] & (!\cpu|cpu|F_pc_plus_one[11]~23  & VCC))
// \cpu|cpu|F_pc_plus_one[12]~25  = CARRY((\cpu|cpu|F_pc [12] & !\cpu|cpu|F_pc_plus_one[11]~23 ))

	.dataa(\cpu|cpu|F_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[11]~23 ),
	.combout(\cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \cpu|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \cpu|cpu|E_src1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[14]~4_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[14]~9 (
// Equation(s):
// \cpu|cpu|R_src2_lo[14]~9_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [20]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\cpu|cpu|R_src2_use_imm~q ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(\cpu|cpu|D_iw [20]),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[14]~9 .lut_mask = 16'h00E4;
defparam \cpu|cpu|R_src2_lo[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \cpu|cpu|E_src2[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[14]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \cpu|cpu|E_logic_result[14]~4 (
// Equation(s):
// \cpu|cpu|E_logic_result[14]~4_combout  = (\cpu|cpu|E_src1 [14] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [14]))))) # (!\cpu|cpu|E_src1 [14] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [14]))) # (!\cpu|cpu|R_logic_op [1] 
// & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [14]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|E_src1 [14]),
	.datac(\cpu|cpu|R_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[14]~4 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \cpu|cpu|W_alu_result[14]~4 (
// Equation(s):
// \cpu|cpu|W_alu_result[14]~4_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[14]~4_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~48_combout )))

	.dataa(\cpu|cpu|E_logic_result[14]~4_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|Add1~48_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[14]~4 .lut_mask = 16'hBB88;
defparam \cpu|cpu|W_alu_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \cpu|cpu|W_alu_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[14]~4_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [9]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [9]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [9]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[9]~10 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[9]~10_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a41~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0  & !\mem|the_altsyncram|auto_generated|address_reg_b [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[9]~10 .lut_mask = 16'hF0AC;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [9]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[9]~11 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[9]~11_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[9]~10_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a105~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[9]~10_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a73~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[9]~10_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[9]~10_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[9]~11 .lut_mask = 16'hF858;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[9]~3 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[9]~3_combout  = !\sys_clk_timer|internal_counter [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [9]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[9]~3 .lut_mask = 16'h00FF;
defparam \sys_clk_timer|counter_snapshot[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \sys_clk_timer|counter_snapshot[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[9]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[9] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~10 (
// Equation(s):
// \sys_clk_timer|read_mux_out~10_combout  = (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [2] & (!\cpu|cpu|W_alu_result [3] & \sys_clk_timer|counter_snapshot [9])))

	.dataa(\cpu|cpu|W_alu_result [4]),
	.datab(\cpu|cpu|W_alu_result [2]),
	.datac(\cpu|cpu|W_alu_result [3]),
	.datad(\sys_clk_timer|counter_snapshot [9]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~10 .lut_mask = 16'h0200;
defparam \sys_clk_timer|read_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \sys_clk_timer|period_l_register[9]~6 (
// Equation(s):
// \sys_clk_timer|period_l_register[9]~6_combout  = !\cpu|cpu|d_writedata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[9]~6 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \sys_clk_timer|period_l_register[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[9] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[9]~9 (
// Equation(s):
// \sys_clk_timer|read_mux_out[9]~9_combout  = (\sys_clk_timer|Equal6~1_combout  & ((\sys_clk_timer|period_h_register [9]) # ((\sys_clk_timer|Equal6~2_combout  & !\sys_clk_timer|period_l_register [9])))) # (!\sys_clk_timer|Equal6~1_combout  & 
// (\sys_clk_timer|Equal6~2_combout  & ((!\sys_clk_timer|period_l_register [9]))))

	.dataa(\sys_clk_timer|Equal6~1_combout ),
	.datab(\sys_clk_timer|Equal6~2_combout ),
	.datac(\sys_clk_timer|period_h_register [9]),
	.datad(\sys_clk_timer|period_l_register [9]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[9]~9 .lut_mask = 16'hA0EC;
defparam \sys_clk_timer|read_mux_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[25]~feeder (
// Equation(s):
// \sys_clk_timer|counter_snapshot[25]~feeder_combout  = \sys_clk_timer|internal_counter [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [25]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[25]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|counter_snapshot[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \sys_clk_timer|counter_snapshot[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[25] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[9]~11 (
// Equation(s):
// \sys_clk_timer|read_mux_out[9]~11_combout  = (\sys_clk_timer|read_mux_out~10_combout ) # ((\sys_clk_timer|read_mux_out[9]~9_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [25])))

	.dataa(\sys_clk_timer|read_mux_out~10_combout ),
	.datab(\sys_clk_timer|read_mux_out[9]~9_combout ),
	.datac(\sys_clk_timer|Equal6~3_combout ),
	.datad(\sys_clk_timer|counter_snapshot [25]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[9]~11 .lut_mask = 16'hFEEE;
defparam \sys_clk_timer|read_mux_out[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \sys_clk_timer|readdata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[9] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[9]~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[9]~5_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[9]~11_combout  & ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[9]~11_combout  & 
// (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9])))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[9]~11_combout ),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9]),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[9]~5 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[9]~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[9]~6_combout  = (\mm_interconnect_0|rsp_mux|src_data[9]~4_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[9]~5_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9])))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[9]~4_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[9]~5_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[9]~6 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[1]~1 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[1]~1_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[9]~6_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[9]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[1]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte1_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \cpu|cpu|av_ld_byte1_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[1]~1_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[9]~8 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[9]~8_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte1_data [1])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [9]))))

	.dataa(\cpu|cpu|av_ld_byte1_data [1]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[9]~8 .lut_mask = 16'hA3A0;
defparam \cpu|cpu|W_rf_wr_data[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \cpu|cpu|E_st_data[17]~3 (
// Equation(s):
// \cpu|cpu|E_st_data[17]~3_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datab(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[17]~3 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_st_data[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N27
dffeas \cpu|cpu|d_writedata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[17]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[17]~42 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[17]~42_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|address_reg_a [0])) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a49~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a17~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[17]~42 .lut_mask = 16'hD9C8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[17]~43 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[17]~43_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[17]~42_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a113~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[17]~42_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a81~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[17]~42_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a113~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[17]~42_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[17]~43 .lut_mask = 16'hDDA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \cpu|cpu|F_iw[17]~35 (
// Equation(s):
// \cpu|cpu|F_iw[17]~35_combout  = (\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[17]~43_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17])))) # (!\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]))))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[17]~43_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[17]~35 .lut_mask = 16'hECA0;
defparam \cpu|cpu|F_iw[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \cpu|cpu|F_iw[17]~58 (
// Equation(s):
// \cpu|cpu|F_iw[17]~58_combout  = (\cpu|cpu|F_iw[17]~35_combout  & (((\cpu|cpu|hbreak_enabled~q )) # (!\cpu|cpu|hbreak_req~0_combout ))) # (!\cpu|cpu|F_iw[17]~35_combout  & (!\cpu|cpu|D_iw[31]~0_combout  & ((\cpu|cpu|hbreak_enabled~q ) # 
// (!\cpu|cpu|hbreak_req~0_combout ))))

	.dataa(\cpu|cpu|F_iw[17]~35_combout ),
	.datab(\cpu|cpu|hbreak_req~0_combout ),
	.datac(\cpu|cpu|D_iw[31]~0_combout ),
	.datad(\cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[17]~58 .lut_mask = 16'hAF23;
defparam \cpu|cpu|F_iw[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \cpu|cpu|D_iw[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[17]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \cpu|cpu|E_src1[13]~5 (
// Equation(s):
// \cpu|cpu|E_src1[13]~5_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [17]))

	.dataa(\cpu|cpu|D_iw [17]),
	.datab(\cpu|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[13]~5 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src1[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \cpu|cpu|E_src1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[13]~5_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[13]~12 (
// Equation(s):
// \cpu|cpu|E_logic_result[13]~12_combout  = (\cpu|cpu|E_src1 [13] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [13]))))) # (!\cpu|cpu|E_src1 [13] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [13]))) # (!\cpu|cpu|R_logic_op 
// [1] & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [13]))))

	.dataa(\cpu|cpu|E_src1 [13]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[13]~12 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \cpu|cpu|W_alu_result[13]~5 (
// Equation(s):
// \cpu|cpu|W_alu_result[13]~5_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[13]~12_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~46_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~46_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[13]~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[13]~5 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \cpu|cpu|W_alu_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[13]~5_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [15]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [15]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[15]~58 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[15]~58_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[15]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[15]~58 .lut_mask = 16'hE3E0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[15]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [15]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [15]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[15]~59 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[15]~59_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[15]~58_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a111~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[15]~58_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a79~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[15]~58_combout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[15]~59 .lut_mask = 16'hD8AA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \sys_clk_timer|period_l_register[15]~8 (
// Equation(s):
// \sys_clk_timer|period_l_register[15]~8_combout  = !\cpu|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[15]~8 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \sys_clk_timer|period_l_register[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[15] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N7
dffeas \sys_clk_timer|period_h_register[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[15] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[15]~43 (
// Equation(s):
// \sys_clk_timer|read_mux_out[15]~43_combout  = (\sys_clk_timer|period_l_register [15] & (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [15]))) # (!\sys_clk_timer|period_l_register [15] & ((\sys_clk_timer|Equal6~2_combout ) # 
// ((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [15]))))

	.dataa(\sys_clk_timer|period_l_register [15]),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [15]),
	.datad(\sys_clk_timer|Equal6~2_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[15]~43 .lut_mask = 16'hD5C0;
defparam \sys_clk_timer|read_mux_out[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[15]~8 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[15]~8_combout  = !\sys_clk_timer|internal_counter [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [15]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[15]~8 .lut_mask = 16'h00FF;
defparam \sys_clk_timer|counter_snapshot[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \sys_clk_timer|counter_snapshot[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[15] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~44 (
// Equation(s):
// \sys_clk_timer|read_mux_out~44_combout  = (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [3] & (!\cpu|cpu|W_alu_result [2] & \sys_clk_timer|counter_snapshot [15])))

	.dataa(\cpu|cpu|W_alu_result [4]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\cpu|cpu|W_alu_result [2]),
	.datad(\sys_clk_timer|counter_snapshot [15]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~44 .lut_mask = 16'h0200;
defparam \sys_clk_timer|read_mux_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \sys_clk_timer|internal_counter[31]~94 (
// Equation(s):
// \sys_clk_timer|internal_counter[31]~94_combout  = \sys_clk_timer|internal_counter [31] $ (!\sys_clk_timer|internal_counter[30]~93 )

	.dataa(\sys_clk_timer|internal_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sys_clk_timer|internal_counter[30]~93 ),
	.combout(\sys_clk_timer|internal_counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[31]~94 .lut_mask = 16'hA5A5;
defparam \sys_clk_timer|internal_counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \sys_clk_timer|internal_counter[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[31]~94_combout ),
	.asdata(\sys_clk_timer|period_h_register [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[31] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \sys_clk_timer|counter_snapshot[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[31] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[15]~45 (
// Equation(s):
// \sys_clk_timer|read_mux_out[15]~45_combout  = (\sys_clk_timer|read_mux_out[15]~43_combout ) # ((\sys_clk_timer|read_mux_out~44_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [31])))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|read_mux_out[15]~43_combout ),
	.datac(\sys_clk_timer|read_mux_out~44_combout ),
	.datad(\sys_clk_timer|counter_snapshot [31]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[15]~45 .lut_mask = 16'hFEFC;
defparam \sys_clk_timer|read_mux_out[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \sys_clk_timer|readdata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[15]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[15] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[15]~30 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[15]~30_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[15]~59_combout ) # 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[15]~59_combout ),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[15]~30 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_data[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \jtag_uart|rvalid~0 (
// Equation(s):
// \jtag_uart|rvalid~0_combout  = (\jtag_uart|fifo_rd~2_combout  & ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) # (!\jtag_uart|fifo_rd~2_combout  & (\jtag_uart|rvalid~q ))

	.dataa(\jtag_uart|fifo_rd~2_combout ),
	.datab(gnd),
	.datac(\jtag_uart|rvalid~q ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\jtag_uart|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|rvalid~0 .lut_mask = 16'hFA50;
defparam \jtag_uart|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \jtag_uart|rvalid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|rvalid .is_wysiwyg = "true";
defparam \jtag_uart|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N7
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|rvalid~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[15]~29 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[15]~29_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]) # 
// ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & ((\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[15]~29 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[15]~31 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[15]~31_combout  = (\mm_interconnect_0|rsp_mux|src_data[15]~30_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[15]~29_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15])))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[15]~30_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\mm_interconnect_0|rsp_mux|src_data[15]~29_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[15]~31 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[7]~7 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[7]~7_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[15]~31_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[15]~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[7]~7 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte1_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \cpu|cpu|av_ld_byte1_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[7]~7_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \cpu|cpu|av_fill_bit~0 (
// Equation(s):
// \cpu|cpu|av_fill_bit~0_combout  = (\cpu|cpu|R_ctrl_ld_signed~q  & ((\cpu|cpu|D_ctrl_mem16~1_combout  & ((\cpu|cpu|av_ld_byte1_data [7]))) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & (\cpu|cpu|av_ld_byte0_data [7]))))

	.dataa(\cpu|cpu|av_ld_byte0_data [7]),
	.datab(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(\cpu|cpu|R_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\cpu|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_fill_bit~0 .lut_mask = 16'hE020;
defparam \cpu|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \sys_clk_timer|period_l_register[8]~1 (
// Equation(s):
// \sys_clk_timer|period_l_register[8]~1_combout  = !\cpu|cpu|d_writedata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[8]~1 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \sys_clk_timer|period_l_register[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[8] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[8]~3 (
// Equation(s):
// \sys_clk_timer|read_mux_out[8]~3_combout  = (\sys_clk_timer|Equal6~2_combout  & (((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [8])) # (!\sys_clk_timer|period_l_register [8]))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [8])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [8]),
	.datad(\sys_clk_timer|period_l_register [8]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[8]~3 .lut_mask = 16'hC0EA;
defparam \sys_clk_timer|read_mux_out[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \sys_clk_timer|counter_snapshot[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[24] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[8]~1 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[8]~1_combout  = !\sys_clk_timer|internal_counter [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sys_clk_timer|internal_counter [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[8]~1 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|counter_snapshot[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \sys_clk_timer|counter_snapshot[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[8] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~4 (
// Equation(s):
// \sys_clk_timer|read_mux_out~4_combout  = (!\cpu|cpu|W_alu_result [2] & (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [3] & \sys_clk_timer|counter_snapshot [8])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(\cpu|cpu|W_alu_result [3]),
	.datad(\sys_clk_timer|counter_snapshot [8]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~4 .lut_mask = 16'h0400;
defparam \sys_clk_timer|read_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[8]~5 (
// Equation(s):
// \sys_clk_timer|read_mux_out[8]~5_combout  = (\sys_clk_timer|read_mux_out[8]~3_combout ) # ((\sys_clk_timer|read_mux_out~4_combout ) # ((\sys_clk_timer|counter_snapshot [24] & \sys_clk_timer|Equal6~3_combout )))

	.dataa(\sys_clk_timer|read_mux_out[8]~3_combout ),
	.datab(\sys_clk_timer|counter_snapshot [24]),
	.datac(\sys_clk_timer|Equal6~3_combout ),
	.datad(\sys_clk_timer|read_mux_out~4_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[8]~5 .lut_mask = 16'hFFEA;
defparam \sys_clk_timer|read_mux_out[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \sys_clk_timer|readdata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[8] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \jtag_uart|pause_irq~0 (
// Equation(s):
// \jtag_uart|pause_irq~0_combout  = (\jtag_uart|read_0~q  & (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q  & ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # (!\jtag_uart|read_0~q  & 
// ((\jtag_uart|pause_irq~q ) # ((\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q  & \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))

	.dataa(\jtag_uart|read_0~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.datac(\jtag_uart|pause_irq~q ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\jtag_uart|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|pause_irq~0 .lut_mask = 16'hDC50;
defparam \jtag_uart|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \jtag_uart|pause_irq (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|pause_irq .is_wysiwyg = "true";
defparam \jtag_uart|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \jtag_uart|ien_AF~feeder (
// Equation(s):
// \jtag_uart|ien_AF~feeder_combout  = \cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\jtag_uart|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \jtag_uart|ien_AF (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|ien_AF .is_wysiwyg = "true";
defparam \jtag_uart|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \jtag_uart|Add0~0 (
// Equation(s):
// \jtag_uart|Add0~0_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] & VCC)) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)))
// \jtag_uart|Add0~1  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & !\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0]))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|Add0~0_combout ),
	.cout(\jtag_uart|Add0~1 ));
// synopsys translate_off
defparam \jtag_uart|Add0~0 .lut_mask = 16'h6611;
defparam \jtag_uart|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \jtag_uart|Add0~2 (
// Equation(s):
// \jtag_uart|Add0~2_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\jtag_uart|Add0~1 ) # (GND))) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\jtag_uart|Add0~1 ))
// \jtag_uart|Add0~3  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\jtag_uart|Add0~1 ))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~1 ),
	.combout(\jtag_uart|Add0~2_combout ),
	.cout(\jtag_uart|Add0~3 ));
// synopsys translate_off
defparam \jtag_uart|Add0~2 .lut_mask = 16'hA5AF;
defparam \jtag_uart|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \jtag_uart|Add0~4 (
// Equation(s):
// \jtag_uart|Add0~4_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\jtag_uart|Add0~3  & VCC)) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\jtag_uart|Add0~3  $ (GND)))
// \jtag_uart|Add0~5  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\jtag_uart|Add0~3 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~3 ),
	.combout(\jtag_uart|Add0~4_combout ),
	.cout(\jtag_uart|Add0~5 ));
// synopsys translate_off
defparam \jtag_uart|Add0~4 .lut_mask = 16'h3C03;
defparam \jtag_uart|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \jtag_uart|Add0~6 (
// Equation(s):
// \jtag_uart|Add0~6_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\jtag_uart|Add0~5 ) # (GND))) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\jtag_uart|Add0~5 ))
// \jtag_uart|Add0~7  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\jtag_uart|Add0~5 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~5 ),
	.combout(\jtag_uart|Add0~6_combout ),
	.cout(\jtag_uart|Add0~7 ));
// synopsys translate_off
defparam \jtag_uart|Add0~6 .lut_mask = 16'hC3CF;
defparam \jtag_uart|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \jtag_uart|Add0~8 (
// Equation(s):
// \jtag_uart|Add0~8_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\jtag_uart|Add0~7  & VCC)) # 
// (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\jtag_uart|Add0~7  $ (GND)))
// \jtag_uart|Add0~9  = CARRY((!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\jtag_uart|Add0~7 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~7 ),
	.combout(\jtag_uart|Add0~8_combout ),
	.cout(\jtag_uart|Add0~9 ));
// synopsys translate_off
defparam \jtag_uart|Add0~8 .lut_mask = 16'h3C03;
defparam \jtag_uart|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \jtag_uart|Add0~10 (
// Equation(s):
// \jtag_uart|Add0~10_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\jtag_uart|Add0~9 )) # (!\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (\jtag_uart|Add0~9  & VCC))
// \jtag_uart|Add0~11  = CARRY((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\jtag_uart|Add0~9 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~9 ),
	.combout(\jtag_uart|Add0~10_combout ),
	.cout(\jtag_uart|Add0~11 ));
// synopsys translate_off
defparam \jtag_uart|Add0~10 .lut_mask = 16'h3C0C;
defparam \jtag_uart|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \jtag_uart|Add0~12 (
// Equation(s):
// \jtag_uart|Add0~12_combout  = \jtag_uart|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|Add0~11 ),
	.combout(\jtag_uart|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Add0~12 .lut_mask = 16'hF0F0;
defparam \jtag_uart|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \jtag_uart|LessThan1~0 (
// Equation(s):
// \jtag_uart|LessThan1~0_combout  = (\jtag_uart|Add0~4_combout  & ((\jtag_uart|Add0~0_combout ) # ((\jtag_uart|Add0~2_combout ) # (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\jtag_uart|Add0~0_combout ),
	.datab(\jtag_uart|Add0~2_combout ),
	.datac(\jtag_uart|Add0~4_combout ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan1~0 .lut_mask = 16'hF0E0;
defparam \jtag_uart|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \jtag_uart|LessThan1~1 (
// Equation(s):
// \jtag_uart|LessThan1~1_combout  = (\jtag_uart|Add0~6_combout ) # (\jtag_uart|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|Add0~6_combout ),
	.datad(\jtag_uart|Add0~8_combout ),
	.cin(gnd),
	.combout(\jtag_uart|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \jtag_uart|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \jtag_uart|LessThan1~2 (
// Equation(s):
// \jtag_uart|LessThan1~2_combout  = (!\jtag_uart|Add0~12_combout  & (!\jtag_uart|LessThan1~0_combout  & (!\jtag_uart|LessThan1~1_combout  & !\jtag_uart|Add0~10_combout )))

	.dataa(\jtag_uart|Add0~12_combout ),
	.datab(\jtag_uart|LessThan1~0_combout ),
	.datac(\jtag_uart|LessThan1~1_combout ),
	.datad(\jtag_uart|Add0~10_combout ),
	.cin(gnd),
	.combout(\jtag_uart|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan1~2 .lut_mask = 16'h0001;
defparam \jtag_uart|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \jtag_uart|fifo_AF (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|fifo_AF .is_wysiwyg = "true";
defparam \jtag_uart|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \jtag_uart|av_readdata[8]~0 (
// Equation(s):
// \jtag_uart|av_readdata[8]~0_combout  = (\jtag_uart|ien_AF~q  & ((\jtag_uart|pause_irq~q ) # (\jtag_uart|fifo_AF~q )))

	.dataa(\jtag_uart|pause_irq~q ),
	.datab(\jtag_uart|ien_AF~q ),
	.datac(\jtag_uart|fifo_AF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[8]~0 .lut_mask = 16'hC8C8;
defparam \jtag_uart|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[8]~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[8]~0_combout  = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8])))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[8]~0 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~14_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~14 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [8]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [8]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [8]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [8]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[8]~2 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[8]~2_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a40~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [1] & \mem|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[8]~2 .lut_mask = 16'hCBC8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[8]~3 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[8]~3_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[8]~2_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a104~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[8]~2_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a72~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[8]~2_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[8]~2_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[8]~3 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[8]~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[8]~1_combout  = (\mm_interconnect_0|rsp_mux|src_data[8]~0_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// \mem|the_altsyncram|auto_generated|mux5|result_node[8]~3_combout )))

	.dataa(\mm_interconnect_0|rsp_mux|src_data[8]~0_combout ),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[8]~1 .lut_mask = 16'hFEFA;
defparam \mm_interconnect_0|rsp_mux|src_data[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \cpu|cpu|av_ld_byte1_data[0]~0 (
// Equation(s):
// \cpu|cpu|av_ld_byte1_data[0]~0_combout  = (\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_fill_bit~0_combout )) # (!\cpu|cpu|av_ld_aligning_data~q  & ((\mm_interconnect_0|rsp_mux|src_data[8]~1_combout )))

	.dataa(\cpu|cpu|av_fill_bit~0_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_data[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte1_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[0]~0 .lut_mask = 16'hBB88;
defparam \cpu|cpu|av_ld_byte1_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \cpu|cpu|av_ld_byte1_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte1_data[0]~0_combout ),
	.asdata(\cpu|cpu|av_ld_byte2_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[8]~3 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[8]~3_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte1_data [0])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [8]))))

	.dataa(\cpu|cpu|av_ld_byte1_data [0]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[8]~3 .lut_mask = 16'hA3A0;
defparam \cpu|cpu|W_rf_wr_data[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \cpu|cpu|d_writedata[31]~7 (
// Equation(s):
// \cpu|cpu|d_writedata[31]~7_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[31]~7 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \cpu|cpu|d_writedata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[31]~7_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[31]~62 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a63~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a31~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[31]~62 .lut_mask = 16'hEE50;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[31]~63 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a127~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a95~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a127~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a95~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[31]~63 .lut_mask = 16'hDDA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \cpu|cpu|F_iw[31]~55 (
// Equation(s):
// \cpu|cpu|F_iw[31]~55_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[31]~54_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ))))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\cpu|cpu|F_iw[31]~54_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[31]~55 .lut_mask = 16'hE0C0;
defparam \cpu|cpu|F_iw[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \cpu|cpu|D_iw[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[31]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \cpu|cpu|E_src1[12]~6 (
// Equation(s):
// \cpu|cpu|E_src1[12]~6_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [16]))

	.dataa(\cpu|cpu|D_iw [16]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[12]~6 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src1[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N13
dffeas \cpu|cpu|E_src1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[12]~6_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \cpu|cpu|E_logic_result[12]~5 (
// Equation(s):
// \cpu|cpu|E_logic_result[12]~5_combout  = (\cpu|cpu|E_src1 [12] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [12]))))) # (!\cpu|cpu|E_src1 [12] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [12]))) # (!\cpu|cpu|R_logic_op [1] 
// & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [12]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|E_src1 [12]),
	.datad(\cpu|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[12]~5 .lut_mask = 16'h6AA1;
defparam \cpu|cpu|E_logic_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \cpu|cpu|W_alu_result[12]~6 (
// Equation(s):
// \cpu|cpu|W_alu_result[12]~6_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[12]~5_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~44_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~44_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[12]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[12]~6 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \cpu|cpu|W_alu_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[12]~6_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [7]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [7]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [7]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [7]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[7]~56 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[7]~56_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a71~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[7]~56 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[7]~57 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[7]~57_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[7]~56_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a103~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[7]~56_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[7]~56_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[7]~56_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[7]~57 .lut_mask = 16'hDDA0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[7]~35 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[7]~35_combout  = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7]) # 
// ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux5|result_node[7]~57_combout )))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[7]~57_combout ))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[7]~57_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~35 .lut_mask = 16'hECA0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~15_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~15 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[7]~36 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[7]~36_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[7]~34_combout ) # ((\cpu|cpu|av_ld_byte0_data_nxt[7]~35_combout ) # ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[7]~34_combout ),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[7]~35_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~36 .lut_mask = 16'hFEEE;
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[7]~40 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[7]~40_combout  = (\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_rshift8~0_combout  & ((\cpu|cpu|av_ld_byte1_data [7]))) # (!\cpu|cpu|av_ld_rshift8~0_combout  & (\cpu|cpu|av_ld_byte0_data_nxt[7]~36_combout )))) # 
// (!\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_ld_byte0_data_nxt[7]~36_combout ))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[7]~36_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(\cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(\cpu|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~40 .lut_mask = 16'hEA2A;
defparam \cpu|cpu|av_ld_byte0_data_nxt[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data[2]~0 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data[2]~0_combout  = (\cpu|cpu|av_ld_rshift8~0_combout ) # (!\cpu|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(\cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[2]~0 .lut_mask = 16'hF3F3;
defparam \cpu|cpu|av_ld_byte0_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \cpu|cpu|av_ld_byte0_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[7]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[7]~31 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[7]~31_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte0_data [7])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & (\cpu|cpu|W_alu_result [7])))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|W_alu_result [7]),
	.datad(\cpu|cpu|av_ld_byte0_data [7]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[7]~31 .lut_mask = 16'hDC10;
defparam \cpu|cpu|W_rf_wr_data[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \cpu|cpu|d_writedata[6]~feeder (
// Equation(s):
// \cpu|cpu|d_writedata[6]~feeder_combout  = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|d_writedata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \cpu|cpu|d_writedata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~13 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [2]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hACAC;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hB000;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~11 (
	.dataa(gnd),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [1]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hFC0C;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~12 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hD000;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N31
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~8 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [0]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hE4E4;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'hC4E4;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~5 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hF5A0;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~6 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hDC0C;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~0 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hF5A0;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~3 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hB8FC;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~2 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~2 .lut_mask = 16'h0080;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~2_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [0]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'hB8F0;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read1~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read2~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hB7FF;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~2 (
	.dataa(gnd),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h3033;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\jtag_uart|r_val~q ),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h005F;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \jtag_uart|r_val~0 (
// Equation(s):
// \jtag_uart|r_val~0_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~q  & ((!\jtag_uart|r_val~q ) # 
// (!\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1~q ))))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datac(\jtag_uart|r_val~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\jtag_uart|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|r_val~0 .lut_mask = 16'h002A;
defparam \jtag_uart|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \jtag_uart|fifo_wr~q  $ (\jtag_uart|r_val~0_combout )

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(gnd),
	.datac(\jtag_uart|r_val~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h5A5A;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & \jtag_uart|fifo_wr~q )))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\jtag_uart|fifo_wr~q ),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\jtag_uart|r_val~0_combout  & ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\jtag_uart|r_val~0_combout ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h3230;
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \jtag_uart|fifo_wr~0 (
// Equation(s):
// \jtag_uart|fifo_wr~0_combout  = (!\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \jtag_uart|woverflow~0_combout )

	.dataa(gnd),
	.datab(\jtag_uart|the_niosII_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(\jtag_uart|woverflow~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|fifo_wr~0 .lut_mask = 16'h3300;
defparam \jtag_uart|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \jtag_uart|fifo_wr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|fifo_wr .is_wysiwyg = "true";
defparam \jtag_uart|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~7 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hD8D8;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [1]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h2A00;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~15 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rdata [3]),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hFA0A;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hF250;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N31
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 16'hF0F0;
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N3
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \jtag_uart|av_readdata[6]~7 (
// Equation(s):
// \jtag_uart|av_readdata[6]~7_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] & \jtag_uart|read_0~q )

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[6]~7 .lut_mask = 16'hAA00;
defparam \jtag_uart|av_readdata[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[6]~6 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[6]~6_combout  = !\sys_clk_timer|internal_counter [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [6]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[6]~6 .lut_mask = 16'h00FF;
defparam \sys_clk_timer|counter_snapshot[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \sys_clk_timer|counter_snapshot[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[6] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~35 (
// Equation(s):
// \sys_clk_timer|read_mux_out~35_combout  = (!\cpu|cpu|W_alu_result [2] & (\sys_clk_timer|counter_snapshot [6] & (\cpu|cpu|W_alu_result [4] & !\cpu|cpu|W_alu_result [3])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\sys_clk_timer|counter_snapshot [6]),
	.datac(\cpu|cpu|W_alu_result [4]),
	.datad(\cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~35 .lut_mask = 16'h0040;
defparam \sys_clk_timer|read_mux_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \sys_clk_timer|period_l_register[6]~5 (
// Equation(s):
// \sys_clk_timer|period_l_register[6]~5_combout  = !\cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[6]~5 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \sys_clk_timer|period_l_register[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[6] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[6]~34 (
// Equation(s):
// \sys_clk_timer|read_mux_out[6]~34_combout  = (\sys_clk_timer|Equal6~2_combout  & (((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [6])) # (!\sys_clk_timer|period_l_register [6]))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [6])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [6]),
	.datad(\sys_clk_timer|period_l_register [6]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[6]~34 .lut_mask = 16'hC0EA;
defparam \sys_clk_timer|read_mux_out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \sys_clk_timer|counter_snapshot[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[22] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[6]~36 (
// Equation(s):
// \sys_clk_timer|read_mux_out[6]~36_combout  = (\sys_clk_timer|read_mux_out~35_combout ) # ((\sys_clk_timer|read_mux_out[6]~34_combout ) # ((\sys_clk_timer|counter_snapshot [22] & \sys_clk_timer|Equal6~3_combout )))

	.dataa(\sys_clk_timer|read_mux_out~35_combout ),
	.datab(\sys_clk_timer|read_mux_out[6]~34_combout ),
	.datac(\sys_clk_timer|counter_snapshot [22]),
	.datad(\sys_clk_timer|Equal6~3_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[6]~36 .lut_mask = 16'hFEEE;
defparam \sys_clk_timer|read_mux_out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \sys_clk_timer|readdata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[6]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[6] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[6]~31 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[6]~31_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]) # 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~31 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[6]~48 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[6]~48_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a70~PORTBDATAOUT0 ) # ((\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_b [0] & \mem|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[6]~48 .lut_mask = 16'hCBC8;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[6]~49 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[6]~49_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[6]~48_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a102~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[6]~48_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[6]~48_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[6]~48_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[6]~49 .lut_mask = 16'hF838;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[6]~32 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[6]~32_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[6]~31_combout ) # ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux5|result_node[6]~49_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[6]~31_combout ),
	.datac(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[6]~49_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~32 .lut_mask = 16'hFCCC;
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[6]~30 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[6]~30_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~30 .lut_mask = 16'h7000;
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[6]~33 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[6]~33_combout  = (\cpu|cpu|av_ld_rshift8~1_combout  & (((\cpu|cpu|av_ld_byte1_data [6])))) # (!\cpu|cpu|av_ld_rshift8~1_combout  & ((\cpu|cpu|av_ld_byte0_data_nxt[6]~32_combout ) # 
// ((\cpu|cpu|av_ld_byte0_data_nxt[6]~30_combout ))))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[6]~32_combout ),
	.datab(\cpu|cpu|av_ld_rshift8~1_combout ),
	.datac(\cpu|cpu|av_ld_byte0_data_nxt[6]~30_combout ),
	.datad(\cpu|cpu|av_ld_byte1_data [6]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~33 .lut_mask = 16'hFE32;
defparam \cpu|cpu|av_ld_byte0_data_nxt[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \cpu|cpu|av_ld_byte0_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[6]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[6]~27 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[6]~27_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte0_data [6])) # (!\cpu|cpu|R_ctrl_ld~q  & (((!\cpu|cpu|E_alu_result~0_combout  & \cpu|cpu|W_alu_result [6]))))

	.dataa(\cpu|cpu|av_ld_byte0_data [6]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[6]~27 .lut_mask = 16'hA3A0;
defparam \cpu|cpu|W_rf_wr_data[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \cpu|cpu|d_writedata[30]~6 (
// Equation(s):
// \cpu|cpu|d_writedata[30]~6_combout  = (\cpu|cpu|D_ctrl_mem16~1_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[30]~6 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \cpu|cpu|d_writedata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[30]~6_combout ),
	.asdata(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[30]~60 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a94~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[30]~60 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[30]~61 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a126~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a62~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a126~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[30]~61 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \cpu|cpu|F_iw[30]~52 (
// Equation(s):
// \cpu|cpu|F_iw[30]~52_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] 
// & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[30]~52 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \cpu|cpu|F_iw[30]~53 (
// Equation(s):
// \cpu|cpu|F_iw[30]~53_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[30]~52_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu|cpu|D_iw[31]~1_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ),
	.datac(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datad(\cpu|cpu|F_iw[30]~52_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[30]~53 .lut_mask = 16'hAA80;
defparam \cpu|cpu|F_iw[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \cpu|cpu|D_iw[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[30]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \cpu|cpu|E_src1[11]~7 (
// Equation(s):
// \cpu|cpu|E_src1[11]~7_combout  = (\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) # (!\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|D_iw [15])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datab(\cpu|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[11]~7 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src1[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N23
dffeas \cpu|cpu|E_src1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[11]~7_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \cpu|cpu|E_logic_result[11]~6 (
// Equation(s):
// \cpu|cpu|E_logic_result[11]~6_combout  = (\cpu|cpu|E_src2 [11] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [11]))))) # (!\cpu|cpu|E_src2 [11] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src1 [11]))) # (!\cpu|cpu|R_logic_op [1] 
// & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src1 [11]))))

	.dataa(\cpu|cpu|E_src2 [11]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src1 [11]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[11]~6 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \cpu|cpu|W_alu_result[11]~7 (
// Equation(s):
// \cpu|cpu|W_alu_result[11]~7_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[11]~6_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~42_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~42_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[11]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[11]~7 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N27
dffeas \cpu|cpu|W_alu_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[11]~7_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [5]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [5]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [5]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [5]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[5]~40 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[5]~40_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|address_reg_b [0]) # (\mem|the_altsyncram|auto_generated|ram_block1a69~PORTBDATAOUT0 )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0  & (!\mem|the_altsyncram|auto_generated|address_reg_b [0])))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[5]~40 .lut_mask = 16'hCEC2;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[5]~41 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[5]~41_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[5]~40_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[5]~40_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a37~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[5]~40_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[5]~40_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[5]~41 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[5]~28 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[5]~28_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[5]~41_combout ) # 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5])))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[5]~41_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~28 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~9_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~9 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \jtag_uart|av_readdata[5]~6 (
// Equation(s):
// \jtag_uart|av_readdata[5]~6_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] & \jtag_uart|read_0~q )

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(gnd),
	.datac(\jtag_uart|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[5]~6 .lut_mask = 16'hA0A0;
defparam \jtag_uart|av_readdata[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N21
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[5]~27 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[5]~27_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]) # 
// ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~27 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[5]~29 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[5]~29_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[5]~28_combout ) # ((\cpu|cpu|av_ld_byte0_data_nxt[5]~27_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[5]~28_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\cpu|cpu|av_ld_byte0_data_nxt[5]~27_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~29 .lut_mask = 16'hFFEC;
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[5]~39 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[5]~39_combout  = (\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_rshift8~0_combout  & ((\cpu|cpu|av_ld_byte1_data [5]))) # (!\cpu|cpu|av_ld_rshift8~0_combout  & (\cpu|cpu|av_ld_byte0_data_nxt[5]~29_combout )))) # 
// (!\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_ld_byte0_data_nxt[5]~29_combout ))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[5]~29_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(\cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(\cpu|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~39 .lut_mask = 16'hEA2A;
defparam \cpu|cpu|av_ld_byte0_data_nxt[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \cpu|cpu|av_ld_byte0_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[5]~23 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[5]~23_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte0_data [5])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & (\cpu|cpu|W_alu_result [5])))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|W_alu_result [5]),
	.datac(\cpu|cpu|av_ld_byte0_data [5]),
	.datad(\cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[5]~23 .lut_mask = 16'hF044;
defparam \cpu|cpu|W_rf_wr_data[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \cpu|cpu|d_writedata[1]~feeder (
// Equation(s):
// \cpu|cpu|d_writedata[1]~feeder_combout  = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|d_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \cpu|cpu|d_writedata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \sys_clk_timer|control_register[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|control_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|control_register[1] .is_wysiwyg = "true";
defparam \sys_clk_timer|control_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \sys_clk_timer|counter_is_running~0 (
// Equation(s):
// \sys_clk_timer|counter_is_running~0_combout  = (\sys_clk_timer|counter_is_running~q  & (!\sys_clk_timer|force_reload~q  & ((\sys_clk_timer|control_register [1]) # (!\sys_clk_timer|Equal0~10_combout ))))

	.dataa(\sys_clk_timer|counter_is_running~q ),
	.datab(\sys_clk_timer|force_reload~q ),
	.datac(\sys_clk_timer|control_register [1]),
	.datad(\sys_clk_timer|Equal0~10_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_is_running~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_is_running~0 .lut_mask = 16'h2022;
defparam \sys_clk_timer|counter_is_running~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \sys_clk_timer|counter_is_running~1 (
// Equation(s):
// \sys_clk_timer|counter_is_running~1_combout  = (\sys_clk_timer|control_wr_strobe~combout  & ((\cpu|cpu|d_writedata [2]) # ((!\cpu|cpu|d_writedata [3] & \sys_clk_timer|counter_is_running~0_combout )))) # (!\sys_clk_timer|control_wr_strobe~combout  & 
// (((\sys_clk_timer|counter_is_running~0_combout ))))

	.dataa(\sys_clk_timer|control_wr_strobe~combout ),
	.datab(\cpu|cpu|d_writedata [3]),
	.datac(\cpu|cpu|d_writedata [2]),
	.datad(\sys_clk_timer|counter_is_running~0_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_is_running~1_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_is_running~1 .lut_mask = 16'hF7A0;
defparam \sys_clk_timer|counter_is_running~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \sys_clk_timer|counter_is_running (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_is_running~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_is_running .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \sys_clk_timer|always0~1 (
// Equation(s):
// \sys_clk_timer|always0~1_combout  = (\sys_clk_timer|counter_is_running~q ) # (\sys_clk_timer|force_reload~q )

	.dataa(\sys_clk_timer|counter_is_running~q ),
	.datab(gnd),
	.datac(\sys_clk_timer|force_reload~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|always0~1 .lut_mask = 16'hFAFA;
defparam \sys_clk_timer|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \sys_clk_timer|internal_counter[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[21]~74_combout ),
	.asdata(\sys_clk_timer|period_h_register [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[21] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \sys_clk_timer|Equal0~6 (
// Equation(s):
// \sys_clk_timer|Equal0~6_combout  = (!\sys_clk_timer|internal_counter [21] & (!\sys_clk_timer|internal_counter [22] & (!\sys_clk_timer|internal_counter [20] & !\sys_clk_timer|internal_counter [23])))

	.dataa(\sys_clk_timer|internal_counter [21]),
	.datab(\sys_clk_timer|internal_counter [22]),
	.datac(\sys_clk_timer|internal_counter [20]),
	.datad(\sys_clk_timer|internal_counter [23]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~6 .lut_mask = 16'h0001;
defparam \sys_clk_timer|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \sys_clk_timer|Equal0~7 (
// Equation(s):
// \sys_clk_timer|Equal0~7_combout  = (!\sys_clk_timer|internal_counter [27] & (!\sys_clk_timer|internal_counter [26] & (!\sys_clk_timer|internal_counter [24] & !\sys_clk_timer|internal_counter [25])))

	.dataa(\sys_clk_timer|internal_counter [27]),
	.datab(\sys_clk_timer|internal_counter [26]),
	.datac(\sys_clk_timer|internal_counter [24]),
	.datad(\sys_clk_timer|internal_counter [25]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~7 .lut_mask = 16'h0001;
defparam \sys_clk_timer|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \sys_clk_timer|Equal0~8 (
// Equation(s):
// \sys_clk_timer|Equal0~8_combout  = (!\sys_clk_timer|internal_counter [28] & (!\sys_clk_timer|internal_counter [30] & (!\sys_clk_timer|internal_counter [31] & !\sys_clk_timer|internal_counter [29])))

	.dataa(\sys_clk_timer|internal_counter [28]),
	.datab(\sys_clk_timer|internal_counter [30]),
	.datac(\sys_clk_timer|internal_counter [31]),
	.datad(\sys_clk_timer|internal_counter [29]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~8 .lut_mask = 16'h0001;
defparam \sys_clk_timer|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \sys_clk_timer|Equal0~9 (
// Equation(s):
// \sys_clk_timer|Equal0~9_combout  = (\sys_clk_timer|Equal0~7_combout  & \sys_clk_timer|Equal0~8_combout )

	.dataa(gnd),
	.datab(\sys_clk_timer|Equal0~7_combout ),
	.datac(gnd),
	.datad(\sys_clk_timer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~9 .lut_mask = 16'hCC00;
defparam \sys_clk_timer|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \sys_clk_timer|Equal0~5 (
// Equation(s):
// \sys_clk_timer|Equal0~5_combout  = (!\sys_clk_timer|internal_counter [17] & (!\sys_clk_timer|internal_counter [18] & (!\sys_clk_timer|internal_counter [19] & !\sys_clk_timer|internal_counter [16])))

	.dataa(\sys_clk_timer|internal_counter [17]),
	.datab(\sys_clk_timer|internal_counter [18]),
	.datac(\sys_clk_timer|internal_counter [19]),
	.datad(\sys_clk_timer|internal_counter [16]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~5 .lut_mask = 16'h0001;
defparam \sys_clk_timer|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \sys_clk_timer|Equal0~10 (
// Equation(s):
// \sys_clk_timer|Equal0~10_combout  = (\sys_clk_timer|Equal0~4_combout  & (\sys_clk_timer|Equal0~6_combout  & (\sys_clk_timer|Equal0~9_combout  & \sys_clk_timer|Equal0~5_combout )))

	.dataa(\sys_clk_timer|Equal0~4_combout ),
	.datab(\sys_clk_timer|Equal0~6_combout ),
	.datac(\sys_clk_timer|Equal0~9_combout ),
	.datad(\sys_clk_timer|Equal0~5_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal0~10 .lut_mask = 16'h8000;
defparam \sys_clk_timer|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \sys_clk_timer|always0~0 (
// Equation(s):
// \sys_clk_timer|always0~0_combout  = (\sys_clk_timer|force_reload~q ) # (\sys_clk_timer|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sys_clk_timer|force_reload~q ),
	.datad(\sys_clk_timer|Equal0~10_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|always0~0 .lut_mask = 16'hFFF0;
defparam \sys_clk_timer|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \sys_clk_timer|internal_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[0]~32_combout ),
	.asdata(\sys_clk_timer|period_l_register [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[0] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \sys_clk_timer|internal_counter[1]~34 (
// Equation(s):
// \sys_clk_timer|internal_counter[1]~34_combout  = (\sys_clk_timer|internal_counter [1] & (\sys_clk_timer|internal_counter[0]~33  $ (GND))) # (!\sys_clk_timer|internal_counter [1] & (!\sys_clk_timer|internal_counter[0]~33  & VCC))
// \sys_clk_timer|internal_counter[1]~35  = CARRY((\sys_clk_timer|internal_counter [1] & !\sys_clk_timer|internal_counter[0]~33 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[0]~33 ),
	.combout(\sys_clk_timer|internal_counter[1]~34_combout ),
	.cout(\sys_clk_timer|internal_counter[1]~35 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[1]~34 .lut_mask = 16'hC30C;
defparam \sys_clk_timer|internal_counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \sys_clk_timer|period_l_register[1]~2 (
// Equation(s):
// \sys_clk_timer|period_l_register[1]~2_combout  = !\cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[1]~2 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N25
dffeas \sys_clk_timer|period_l_register[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[1] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \sys_clk_timer|internal_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[1]~34_combout ),
	.asdata(\sys_clk_timer|period_l_register [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[1] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \sys_clk_timer|internal_counter[2]~36 (
// Equation(s):
// \sys_clk_timer|internal_counter[2]~36_combout  = (\sys_clk_timer|internal_counter [2] & (!\sys_clk_timer|internal_counter[1]~35 )) # (!\sys_clk_timer|internal_counter [2] & ((\sys_clk_timer|internal_counter[1]~35 ) # (GND)))
// \sys_clk_timer|internal_counter[2]~37  = CARRY((!\sys_clk_timer|internal_counter[1]~35 ) # (!\sys_clk_timer|internal_counter [2]))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[1]~35 ),
	.combout(\sys_clk_timer|internal_counter[2]~36_combout ),
	.cout(\sys_clk_timer|internal_counter[2]~37 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[2]~36 .lut_mask = 16'h3C3F;
defparam \sys_clk_timer|internal_counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \sys_clk_timer|period_l_register[2]~3 (
// Equation(s):
// \sys_clk_timer|period_l_register[2]~3_combout  = !\cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[2]~3 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \sys_clk_timer|period_l_register[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[2] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \sys_clk_timer|internal_counter[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[2]~36_combout ),
	.asdata(\sys_clk_timer|period_l_register [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[2] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \sys_clk_timer|internal_counter[3]~38 (
// Equation(s):
// \sys_clk_timer|internal_counter[3]~38_combout  = (\sys_clk_timer|internal_counter [3] & (\sys_clk_timer|internal_counter[2]~37  $ (GND))) # (!\sys_clk_timer|internal_counter [3] & (!\sys_clk_timer|internal_counter[2]~37  & VCC))
// \sys_clk_timer|internal_counter[3]~39  = CARRY((\sys_clk_timer|internal_counter [3] & !\sys_clk_timer|internal_counter[2]~37 ))

	.dataa(\sys_clk_timer|internal_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[2]~37 ),
	.combout(\sys_clk_timer|internal_counter[3]~38_combout ),
	.cout(\sys_clk_timer|internal_counter[3]~39 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[3]~38 .lut_mask = 16'hA50A;
defparam \sys_clk_timer|internal_counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \sys_clk_timer|period_l_register[3]~4 (
// Equation(s):
// \sys_clk_timer|period_l_register[3]~4_combout  = !\cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_register[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[3]~4 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|period_l_register[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \sys_clk_timer|period_l_register[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|period_l_register[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_l_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_l_register[3] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_l_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \sys_clk_timer|internal_counter[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[3]~38_combout ),
	.asdata(\sys_clk_timer|period_l_register [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[3] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \sys_clk_timer|internal_counter[4]~40 (
// Equation(s):
// \sys_clk_timer|internal_counter[4]~40_combout  = (\sys_clk_timer|internal_counter [4] & ((GND) # (!\sys_clk_timer|internal_counter[3]~39 ))) # (!\sys_clk_timer|internal_counter [4] & (\sys_clk_timer|internal_counter[3]~39  $ (GND)))
// \sys_clk_timer|internal_counter[4]~41  = CARRY((\sys_clk_timer|internal_counter [4]) # (!\sys_clk_timer|internal_counter[3]~39 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[3]~39 ),
	.combout(\sys_clk_timer|internal_counter[4]~40_combout ),
	.cout(\sys_clk_timer|internal_counter[4]~41 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[4]~40 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \sys_clk_timer|internal_counter[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[4]~40_combout ),
	.asdata(\sys_clk_timer|period_l_register [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[4] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \sys_clk_timer|internal_counter[5]~42 (
// Equation(s):
// \sys_clk_timer|internal_counter[5]~42_combout  = (\sys_clk_timer|internal_counter [5] & (\sys_clk_timer|internal_counter[4]~41  & VCC)) # (!\sys_clk_timer|internal_counter [5] & (!\sys_clk_timer|internal_counter[4]~41 ))
// \sys_clk_timer|internal_counter[5]~43  = CARRY((!\sys_clk_timer|internal_counter [5] & !\sys_clk_timer|internal_counter[4]~41 ))

	.dataa(\sys_clk_timer|internal_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[4]~41 ),
	.combout(\sys_clk_timer|internal_counter[5]~42_combout ),
	.cout(\sys_clk_timer|internal_counter[5]~43 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[5]~42 .lut_mask = 16'hA505;
defparam \sys_clk_timer|internal_counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \sys_clk_timer|internal_counter[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[5]~42_combout ),
	.asdata(\sys_clk_timer|period_l_register [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[5] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \sys_clk_timer|internal_counter[6]~44 (
// Equation(s):
// \sys_clk_timer|internal_counter[6]~44_combout  = (\sys_clk_timer|internal_counter [6] & (!\sys_clk_timer|internal_counter[5]~43 )) # (!\sys_clk_timer|internal_counter [6] & ((\sys_clk_timer|internal_counter[5]~43 ) # (GND)))
// \sys_clk_timer|internal_counter[6]~45  = CARRY((!\sys_clk_timer|internal_counter[5]~43 ) # (!\sys_clk_timer|internal_counter [6]))

	.dataa(\sys_clk_timer|internal_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[5]~43 ),
	.combout(\sys_clk_timer|internal_counter[6]~44_combout ),
	.cout(\sys_clk_timer|internal_counter[6]~45 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[6]~44 .lut_mask = 16'h5A5F;
defparam \sys_clk_timer|internal_counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \sys_clk_timer|internal_counter[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[6]~44_combout ),
	.asdata(\sys_clk_timer|period_l_register [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[6] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \sys_clk_timer|internal_counter[7]~46 (
// Equation(s):
// \sys_clk_timer|internal_counter[7]~46_combout  = (\sys_clk_timer|internal_counter [7] & (\sys_clk_timer|internal_counter[6]~45  & VCC)) # (!\sys_clk_timer|internal_counter [7] & (!\sys_clk_timer|internal_counter[6]~45 ))
// \sys_clk_timer|internal_counter[7]~47  = CARRY((!\sys_clk_timer|internal_counter [7] & !\sys_clk_timer|internal_counter[6]~45 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[6]~45 ),
	.combout(\sys_clk_timer|internal_counter[7]~46_combout ),
	.cout(\sys_clk_timer|internal_counter[7]~47 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[7]~46 .lut_mask = 16'hC303;
defparam \sys_clk_timer|internal_counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \sys_clk_timer|internal_counter[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[7]~46_combout ),
	.asdata(\sys_clk_timer|period_l_register [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[7] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \sys_clk_timer|internal_counter[8]~48 (
// Equation(s):
// \sys_clk_timer|internal_counter[8]~48_combout  = (\sys_clk_timer|internal_counter [8] & (!\sys_clk_timer|internal_counter[7]~47 )) # (!\sys_clk_timer|internal_counter [8] & ((\sys_clk_timer|internal_counter[7]~47 ) # (GND)))
// \sys_clk_timer|internal_counter[8]~49  = CARRY((!\sys_clk_timer|internal_counter[7]~47 ) # (!\sys_clk_timer|internal_counter [8]))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[7]~47 ),
	.combout(\sys_clk_timer|internal_counter[8]~48_combout ),
	.cout(\sys_clk_timer|internal_counter[8]~49 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[8]~48 .lut_mask = 16'h3C3F;
defparam \sys_clk_timer|internal_counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \sys_clk_timer|internal_counter[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[8]~48_combout ),
	.asdata(\sys_clk_timer|period_l_register [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[8] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \sys_clk_timer|internal_counter[9]~50 (
// Equation(s):
// \sys_clk_timer|internal_counter[9]~50_combout  = (\sys_clk_timer|internal_counter [9] & (\sys_clk_timer|internal_counter[8]~49  $ (GND))) # (!\sys_clk_timer|internal_counter [9] & (!\sys_clk_timer|internal_counter[8]~49  & VCC))
// \sys_clk_timer|internal_counter[9]~51  = CARRY((\sys_clk_timer|internal_counter [9] & !\sys_clk_timer|internal_counter[8]~49 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[8]~49 ),
	.combout(\sys_clk_timer|internal_counter[9]~50_combout ),
	.cout(\sys_clk_timer|internal_counter[9]~51 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[9]~50 .lut_mask = 16'hC30C;
defparam \sys_clk_timer|internal_counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \sys_clk_timer|internal_counter[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[9]~50_combout ),
	.asdata(\sys_clk_timer|period_l_register [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[9] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \sys_clk_timer|internal_counter[10]~52 (
// Equation(s):
// \sys_clk_timer|internal_counter[10]~52_combout  = (\sys_clk_timer|internal_counter [10] & ((GND) # (!\sys_clk_timer|internal_counter[9]~51 ))) # (!\sys_clk_timer|internal_counter [10] & (\sys_clk_timer|internal_counter[9]~51  $ (GND)))
// \sys_clk_timer|internal_counter[10]~53  = CARRY((\sys_clk_timer|internal_counter [10]) # (!\sys_clk_timer|internal_counter[9]~51 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[9]~51 ),
	.combout(\sys_clk_timer|internal_counter[10]~52_combout ),
	.cout(\sys_clk_timer|internal_counter[10]~53 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[10]~52 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \sys_clk_timer|internal_counter[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[10]~52_combout ),
	.asdata(\sys_clk_timer|period_l_register [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[10] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \sys_clk_timer|internal_counter[11]~54 (
// Equation(s):
// \sys_clk_timer|internal_counter[11]~54_combout  = (\sys_clk_timer|internal_counter [11] & (\sys_clk_timer|internal_counter[10]~53  & VCC)) # (!\sys_clk_timer|internal_counter [11] & (!\sys_clk_timer|internal_counter[10]~53 ))
// \sys_clk_timer|internal_counter[11]~55  = CARRY((!\sys_clk_timer|internal_counter [11] & !\sys_clk_timer|internal_counter[10]~53 ))

	.dataa(\sys_clk_timer|internal_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[10]~53 ),
	.combout(\sys_clk_timer|internal_counter[11]~54_combout ),
	.cout(\sys_clk_timer|internal_counter[11]~55 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[11]~54 .lut_mask = 16'hA505;
defparam \sys_clk_timer|internal_counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \sys_clk_timer|internal_counter[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[11]~54_combout ),
	.asdata(\sys_clk_timer|period_l_register [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[11] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \sys_clk_timer|internal_counter[12]~56 (
// Equation(s):
// \sys_clk_timer|internal_counter[12]~56_combout  = (\sys_clk_timer|internal_counter [12] & ((GND) # (!\sys_clk_timer|internal_counter[11]~55 ))) # (!\sys_clk_timer|internal_counter [12] & (\sys_clk_timer|internal_counter[11]~55  $ (GND)))
// \sys_clk_timer|internal_counter[12]~57  = CARRY((\sys_clk_timer|internal_counter [12]) # (!\sys_clk_timer|internal_counter[11]~55 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[11]~55 ),
	.combout(\sys_clk_timer|internal_counter[12]~56_combout ),
	.cout(\sys_clk_timer|internal_counter[12]~57 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[12]~56 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \sys_clk_timer|internal_counter[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[12]~56_combout ),
	.asdata(\sys_clk_timer|period_l_register [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[12] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \sys_clk_timer|internal_counter[13]~58 (
// Equation(s):
// \sys_clk_timer|internal_counter[13]~58_combout  = (\sys_clk_timer|internal_counter [13] & (\sys_clk_timer|internal_counter[12]~57  & VCC)) # (!\sys_clk_timer|internal_counter [13] & (!\sys_clk_timer|internal_counter[12]~57 ))
// \sys_clk_timer|internal_counter[13]~59  = CARRY((!\sys_clk_timer|internal_counter [13] & !\sys_clk_timer|internal_counter[12]~57 ))

	.dataa(\sys_clk_timer|internal_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[12]~57 ),
	.combout(\sys_clk_timer|internal_counter[13]~58_combout ),
	.cout(\sys_clk_timer|internal_counter[13]~59 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[13]~58 .lut_mask = 16'hA505;
defparam \sys_clk_timer|internal_counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \sys_clk_timer|internal_counter[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[13]~58_combout ),
	.asdata(\sys_clk_timer|period_l_register [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[13] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \sys_clk_timer|internal_counter[14]~60 (
// Equation(s):
// \sys_clk_timer|internal_counter[14]~60_combout  = (\sys_clk_timer|internal_counter [14] & (!\sys_clk_timer|internal_counter[13]~59 )) # (!\sys_clk_timer|internal_counter [14] & ((\sys_clk_timer|internal_counter[13]~59 ) # (GND)))
// \sys_clk_timer|internal_counter[14]~61  = CARRY((!\sys_clk_timer|internal_counter[13]~59 ) # (!\sys_clk_timer|internal_counter [14]))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[13]~59 ),
	.combout(\sys_clk_timer|internal_counter[14]~60_combout ),
	.cout(\sys_clk_timer|internal_counter[14]~61 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[14]~60 .lut_mask = 16'h3C3F;
defparam \sys_clk_timer|internal_counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \sys_clk_timer|internal_counter[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[14]~60_combout ),
	.asdata(\sys_clk_timer|period_l_register [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[14] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \sys_clk_timer|internal_counter[15]~62 (
// Equation(s):
// \sys_clk_timer|internal_counter[15]~62_combout  = (\sys_clk_timer|internal_counter [15] & (\sys_clk_timer|internal_counter[14]~61  $ (GND))) # (!\sys_clk_timer|internal_counter [15] & (!\sys_clk_timer|internal_counter[14]~61  & VCC))
// \sys_clk_timer|internal_counter[15]~63  = CARRY((\sys_clk_timer|internal_counter [15] & !\sys_clk_timer|internal_counter[14]~61 ))

	.dataa(\sys_clk_timer|internal_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[14]~61 ),
	.combout(\sys_clk_timer|internal_counter[15]~62_combout ),
	.cout(\sys_clk_timer|internal_counter[15]~63 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[15]~62 .lut_mask = 16'hA50A;
defparam \sys_clk_timer|internal_counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \sys_clk_timer|internal_counter[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[15]~62_combout ),
	.asdata(\sys_clk_timer|period_l_register [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[15] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \sys_clk_timer|internal_counter[16]~64 (
// Equation(s):
// \sys_clk_timer|internal_counter[16]~64_combout  = (\sys_clk_timer|internal_counter [16] & ((GND) # (!\sys_clk_timer|internal_counter[15]~63 ))) # (!\sys_clk_timer|internal_counter [16] & (\sys_clk_timer|internal_counter[15]~63  $ (GND)))
// \sys_clk_timer|internal_counter[16]~65  = CARRY((\sys_clk_timer|internal_counter [16]) # (!\sys_clk_timer|internal_counter[15]~63 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[15]~63 ),
	.combout(\sys_clk_timer|internal_counter[16]~64_combout ),
	.cout(\sys_clk_timer|internal_counter[16]~65 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[16]~64 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \sys_clk_timer|period_h_register[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[0] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \sys_clk_timer|internal_counter[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[16]~64_combout ),
	.asdata(\sys_clk_timer|period_h_register [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[16] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \sys_clk_timer|internal_counter[17]~66 (
// Equation(s):
// \sys_clk_timer|internal_counter[17]~66_combout  = (\sys_clk_timer|internal_counter [17] & (\sys_clk_timer|internal_counter[16]~65  & VCC)) # (!\sys_clk_timer|internal_counter [17] & (!\sys_clk_timer|internal_counter[16]~65 ))
// \sys_clk_timer|internal_counter[17]~67  = CARRY((!\sys_clk_timer|internal_counter [17] & !\sys_clk_timer|internal_counter[16]~65 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[16]~65 ),
	.combout(\sys_clk_timer|internal_counter[17]~66_combout ),
	.cout(\sys_clk_timer|internal_counter[17]~67 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[17]~66 .lut_mask = 16'hC303;
defparam \sys_clk_timer|internal_counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \sys_clk_timer|period_h_register[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[1] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \sys_clk_timer|internal_counter[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[17]~66_combout ),
	.asdata(\sys_clk_timer|period_h_register [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[17] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \sys_clk_timer|internal_counter[18]~68 (
// Equation(s):
// \sys_clk_timer|internal_counter[18]~68_combout  = (\sys_clk_timer|internal_counter [18] & ((GND) # (!\sys_clk_timer|internal_counter[17]~67 ))) # (!\sys_clk_timer|internal_counter [18] & (\sys_clk_timer|internal_counter[17]~67  $ (GND)))
// \sys_clk_timer|internal_counter[18]~69  = CARRY((\sys_clk_timer|internal_counter [18]) # (!\sys_clk_timer|internal_counter[17]~67 ))

	.dataa(gnd),
	.datab(\sys_clk_timer|internal_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[17]~67 ),
	.combout(\sys_clk_timer|internal_counter[18]~68_combout ),
	.cout(\sys_clk_timer|internal_counter[18]~69 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[18]~68 .lut_mask = 16'h3CCF;
defparam \sys_clk_timer|internal_counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \sys_clk_timer|period_h_register[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[2] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \sys_clk_timer|internal_counter[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[18]~68_combout ),
	.asdata(\sys_clk_timer|period_h_register [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[18] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \sys_clk_timer|internal_counter[19]~70 (
// Equation(s):
// \sys_clk_timer|internal_counter[19]~70_combout  = (\sys_clk_timer|internal_counter [19] & (\sys_clk_timer|internal_counter[18]~69  & VCC)) # (!\sys_clk_timer|internal_counter [19] & (!\sys_clk_timer|internal_counter[18]~69 ))
// \sys_clk_timer|internal_counter[19]~71  = CARRY((!\sys_clk_timer|internal_counter [19] & !\sys_clk_timer|internal_counter[18]~69 ))

	.dataa(\sys_clk_timer|internal_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sys_clk_timer|internal_counter[18]~69 ),
	.combout(\sys_clk_timer|internal_counter[19]~70_combout ),
	.cout(\sys_clk_timer|internal_counter[19]~71 ));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[19]~70 .lut_mask = 16'hA505;
defparam \sys_clk_timer|internal_counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \sys_clk_timer|period_h_register[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|period_h_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|period_h_register[3] .is_wysiwyg = "true";
defparam \sys_clk_timer|period_h_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \sys_clk_timer|internal_counter[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[19]~70_combout ),
	.asdata(\sys_clk_timer|period_h_register [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[19] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \sys_clk_timer|internal_counter[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|internal_counter[20]~72_combout ),
	.asdata(\sys_clk_timer|period_h_register [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sys_clk_timer|always0~0_combout ),
	.ena(\sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|internal_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|internal_counter[20] .is_wysiwyg = "true";
defparam \sys_clk_timer|internal_counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \sys_clk_timer|counter_snapshot[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[20] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N13
dffeas \sys_clk_timer|counter_snapshot[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[4] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \sys_clk_timer|read_mux_out~23 (
// Equation(s):
// \sys_clk_timer|read_mux_out~23_combout  = (!\cpu|cpu|W_alu_result [2] & (!\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|counter_snapshot [4] & \cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|counter_snapshot [4]),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out~23 .lut_mask = 16'h1000;
defparam \sys_clk_timer|read_mux_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[4]~24 (
// Equation(s):
// \sys_clk_timer|read_mux_out[4]~24_combout  = (\sys_clk_timer|read_mux_out[4]~22_combout ) # ((\sys_clk_timer|read_mux_out~23_combout ) # ((\sys_clk_timer|Equal6~3_combout  & \sys_clk_timer|counter_snapshot [20])))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|read_mux_out[4]~22_combout ),
	.datac(\sys_clk_timer|counter_snapshot [20]),
	.datad(\sys_clk_timer|read_mux_out~23_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[4]~24 .lut_mask = 16'hFFEC;
defparam \sys_clk_timer|read_mux_out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \sys_clk_timer|readdata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[4] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \jtag_uart|av_readdata[4]~5 (
// Equation(s):
// \jtag_uart|av_readdata[4]~5_combout  = (\jtag_uart|read_0~q  & \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|read_0~q ),
	.datad(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[4]~5 .lut_mask = 16'hF000;
defparam \jtag_uart|av_readdata[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[4]~24 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[4]~24_combout  = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4])))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]))))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~24 .lut_mask = 16'hECA0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [4]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [4]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[4]~32 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[4]~32_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a68~PORTBDATAOUT0 ))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0 ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[4]~32 .lut_mask = 16'hFC0A;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [4]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [4]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[4]~33 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[4]~33_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[4]~32_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a100~PORTBDATAOUT0 ) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[4]~32_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a36~PORTBDATAOUT0  & (\mem|the_altsyncram|auto_generated|address_reg_b [0])))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[4]~32_combout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[4]~33 .lut_mask = 16'hEA4A;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[4]~25 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[4]~25_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[4]~24_combout ) # ((\mem|the_altsyncram|auto_generated|mux5|result_node[4]~33_combout  & \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[4]~24_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[4]~33_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~25 .lut_mask = 16'hEEAA;
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[4]~23 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[4]~23_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~23 .lut_mask = 16'h20A0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[4]~26 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[4]~26_combout  = (\cpu|cpu|av_ld_rshift8~1_combout  & (((\cpu|cpu|av_ld_byte1_data [4])))) # (!\cpu|cpu|av_ld_rshift8~1_combout  & ((\cpu|cpu|av_ld_byte0_data_nxt[4]~25_combout ) # 
// ((\cpu|cpu|av_ld_byte0_data_nxt[4]~23_combout ))))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[4]~25_combout ),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[4]~23_combout ),
	.datac(\cpu|cpu|av_ld_rshift8~1_combout ),
	.datad(\cpu|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~26 .lut_mask = 16'hFE0E;
defparam \cpu|cpu|av_ld_byte0_data_nxt[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \cpu|cpu|av_ld_byte0_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[4]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[4]~19 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[4]~19_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte0_data [4])))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|E_alu_result~0_combout )))

	.dataa(\cpu|cpu|W_alu_result [4]),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|av_ld_byte0_data [4]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[4]~19 .lut_mask = 16'hF202;
defparam \cpu|cpu|W_rf_wr_data[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[8]~15 (
// Equation(s):
// \cpu|cpu|R_src2_lo[8]~15_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [14]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|R_src2_use_imm~q ),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[8]~15 .lut_mask = 16'h00CA;
defparam \cpu|cpu|R_src2_lo[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \cpu|cpu|E_src2[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \cpu|cpu|E_logic_result[8]~9 (
// Equation(s):
// \cpu|cpu|E_logic_result[8]~9_combout  = (\cpu|cpu|E_src1 [8] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [8]))))) # (!\cpu|cpu|E_src1 [8] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [8]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [8]))))

	.dataa(\cpu|cpu|E_src1 [8]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[8]~9 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \cpu|cpu|W_alu_result[8]~10 (
// Equation(s):
// \cpu|cpu|W_alu_result[8]~10_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[8]~9_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~36_combout ))

	.dataa(\cpu|cpu|Add1~36_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[8]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[8]~10 .lut_mask = 16'hEE22;
defparam \cpu|cpu|W_alu_result[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N27
dffeas \cpu|cpu|W_alu_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[8]~10_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [3]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [3]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[3]~24 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[3]~24_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a67~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[3]~24 .lut_mask = 16'hE3E0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [3]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [3]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[3]~25 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[3]~25_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[3]~24_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a99~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[3]~24_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a35~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[3]~24_combout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[3]~25 .lut_mask = 16'hD8AA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \sys_clk_timer|Equal6~4 (
// Equation(s):
// \sys_clk_timer|Equal6~4_combout  = (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [3] & !\cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(\cpu|cpu|W_alu_result [3]),
	.datad(\cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal6~4 .lut_mask = 16'h000C;
defparam \sys_clk_timer|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \sys_clk_timer|counter_snapshot[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[19] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[3]~5 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[3]~5_combout  = !\sys_clk_timer|internal_counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sys_clk_timer|internal_counter [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[3]~5 .lut_mask = 16'h00FF;
defparam \sys_clk_timer|counter_snapshot[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \sys_clk_timer|counter_snapshot[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[3] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[3]~18 (
// Equation(s):
// \sys_clk_timer|read_mux_out[3]~18_combout  = (\sys_clk_timer|Equal6~3_combout  & ((\sys_clk_timer|counter_snapshot [19]) # ((\sys_clk_timer|Equal6~4_combout  & \sys_clk_timer|counter_snapshot [3])))) # (!\sys_clk_timer|Equal6~3_combout  & 
// (\sys_clk_timer|Equal6~4_combout  & ((\sys_clk_timer|counter_snapshot [3]))))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|Equal6~4_combout ),
	.datac(\sys_clk_timer|counter_snapshot [19]),
	.datad(\sys_clk_timer|counter_snapshot [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[3]~18 .lut_mask = 16'hECA0;
defparam \sys_clk_timer|read_mux_out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \sys_clk_timer|control_register[3]~feeder (
// Equation(s):
// \sys_clk_timer|control_register[3]~feeder_combout  = \cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|control_register[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|control_register[3]~feeder .lut_mask = 16'hFF00;
defparam \sys_clk_timer|control_register[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \sys_clk_timer|control_register[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|control_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|control_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|control_register[3] .is_wysiwyg = "true";
defparam \sys_clk_timer|control_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[3]~17 (
// Equation(s):
// \sys_clk_timer|read_mux_out[3]~17_combout  = (\sys_clk_timer|period_l_register [3] & (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [3]))) # (!\sys_clk_timer|period_l_register [3] & ((\sys_clk_timer|Equal6~2_combout ) # 
// ((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [3]))))

	.dataa(\sys_clk_timer|period_l_register [3]),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [3]),
	.datad(\sys_clk_timer|Equal6~2_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[3]~17 .lut_mask = 16'hD5C0;
defparam \sys_clk_timer|read_mux_out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \sys_clk_timer|Equal6~5 (
// Equation(s):
// \sys_clk_timer|Equal6~5_combout  = (!\cpu|cpu|W_alu_result [4] & (\cpu|cpu|W_alu_result [2] & !\cpu|cpu|W_alu_result [3]))

	.dataa(\cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\cpu|cpu|W_alu_result [2]),
	.datad(\cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal6~5 .lut_mask = 16'h0050;
defparam \sys_clk_timer|Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[3] (
// Equation(s):
// \sys_clk_timer|read_mux_out [3] = (\sys_clk_timer|read_mux_out[3]~18_combout ) # ((\sys_clk_timer|read_mux_out[3]~17_combout ) # ((\sys_clk_timer|control_register [3] & \sys_clk_timer|Equal6~5_combout )))

	.dataa(\sys_clk_timer|read_mux_out[3]~18_combout ),
	.datab(\sys_clk_timer|control_register [3]),
	.datac(\sys_clk_timer|read_mux_out[3]~17_combout ),
	.datad(\sys_clk_timer|Equal6~5_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out [3]),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[3] .lut_mask = 16'hFEFA;
defparam \sys_clk_timer|read_mux_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N31
dffeas \sys_clk_timer|readdata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[3] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[3]~21 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[3]~21_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[3]~25_combout ) # ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] 
// & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & 
// \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[3]~25_combout ),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~21 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \jtag_uart|av_readdata[3]~4 (
// Equation(s):
// \jtag_uart|av_readdata[3]~4_combout  = (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] & \jtag_uart|read_0~q )

	.dataa(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(gnd),
	.datac(\jtag_uart|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[3]~4 .lut_mask = 16'hA0A0;
defparam \jtag_uart|av_readdata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[3]~20 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[3]~20_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & \mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & 
// (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & ((\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~20 .lut_mask = 16'hECA0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[3]~22 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[3]~22_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[3]~21_combout ) # ((\cpu|cpu|av_ld_byte0_data_nxt[3]~20_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3])))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[3]~21_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\cpu|cpu|av_ld_byte0_data_nxt[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~22 .lut_mask = 16'hFFEA;
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[3]~38 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[3]~38_combout  = (\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_rshift8~0_combout  & ((\cpu|cpu|av_ld_byte1_data [3]))) # (!\cpu|cpu|av_ld_rshift8~0_combout  & (\cpu|cpu|av_ld_byte0_data_nxt[3]~22_combout )))) # 
// (!\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_ld_byte0_data_nxt[3]~22_combout ))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[3]~22_combout ),
	.datab(\cpu|cpu|av_ld_aligning_data~q ),
	.datac(\cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(\cpu|cpu|av_ld_byte1_data [3]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~38 .lut_mask = 16'hEA2A;
defparam \cpu|cpu|av_ld_byte0_data_nxt[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \cpu|cpu|av_ld_byte0_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[3]~15 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[3]~15_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte0_data [3])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & (\cpu|cpu|W_alu_result [3])))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|W_alu_result [3]),
	.datad(\cpu|cpu|av_ld_byte0_data [3]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[3]~15 .lut_mask = 16'hDC10;
defparam \cpu|cpu|W_rf_wr_data[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[5]~0 (
// Equation(s):
// \cpu|cpu|R_src2_lo[5]~0_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [11])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))))

	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[5]~0 .lut_mask = 16'h00B8;
defparam \cpu|cpu|R_src2_lo[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N27
dffeas \cpu|cpu|E_src2[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[5]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \cpu|cpu|E_logic_result[5]~0 (
// Equation(s):
// \cpu|cpu|E_logic_result[5]~0_combout  = (\cpu|cpu|E_src1 [5] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [5]))))) # (!\cpu|cpu|E_src1 [5] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [5]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [5]))))

	.dataa(\cpu|cpu|E_src1 [5]),
	.datab(\cpu|cpu|R_logic_op [1]),
	.datac(\cpu|cpu|R_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [5]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[5]~0 .lut_mask = 16'h6C89;
defparam \cpu|cpu|E_logic_result[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \cpu|cpu|W_alu_result[5]~13 (
// Equation(s):
// \cpu|cpu|W_alu_result[5]~13_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[5]~0_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~18_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~18_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[5]~13 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \cpu|cpu|W_alu_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[5]~13_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal4~0_combout  = (\cpu|cpu|W_alu_result [5] & (\cpu|cpu|W_alu_result [4] & (!\cpu|cpu|W_alu_result [3] & \mm_interconnect_0|router|Equal1~2_combout )))

	.dataa(\cpu|cpu|W_alu_result [5]),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(\cpu|cpu|W_alu_result [3]),
	.datad(\mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal4~0 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|router|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout  = (\mm_interconnect_0|router|Equal4~0_combout  & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  & 
// !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(\mm_interconnect_0|router|Equal4~0_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 .lut_mask = 16'h0088;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0]~2_combout  = (\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0_combout ) # ((\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [0] & 
// ((\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]) # (!\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFABA;
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal3~0_combout  = (\cpu|cpu|W_alu_result [5] & (!\cpu|cpu|W_alu_result [4] & (\cpu|cpu|W_alu_result [3] & \mm_interconnect_0|router|Equal1~2_combout )))

	.dataa(\cpu|cpu|W_alu_result [5]),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(\cpu|cpu|W_alu_result [3]),
	.datad(\mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal3~0 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|router|Equal3~0_combout )))

	.dataa(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|router|Equal3~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1] & 
// ((!\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hDCFC;
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0_combout  = (!\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// \mm_interconnect_0|router|Equal3~0_combout ))

	.dataa(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|router|Equal3~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h5000;
defparam \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0] & 
// (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & !\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h0001;
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~combout  = (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|rsp_mux|WideOr1~0_combout ))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 16'h0500;
defparam \mm_interconnect_0|rsp_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \cpu|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout  = (\mm_interconnect_0|rsp_mux|WideOr1~combout  & (\cpu|cpu|av_ld_align_cycle [0] $ ((\cpu|cpu|av_ld_align_cycle [1])))) # (!\mm_interconnect_0|rsp_mux|WideOr1~combout  & (!\cpu|cpu|d_read~q  & 
// (\cpu|cpu|av_ld_align_cycle [0] $ (\cpu|cpu|av_ld_align_cycle [1]))))

	.dataa(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\cpu|cpu|av_ld_align_cycle [0]),
	.datac(\cpu|cpu|av_ld_align_cycle [1]),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 16'h283C;
defparam \cpu|cpu|av_ld_align_cycle_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \cpu|cpu|av_ld_align_cycle[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \cpu|cpu|E_logic_result[1]~28 (
// Equation(s):
// \cpu|cpu|E_logic_result[1]~28_combout  = (\cpu|cpu|E_src1 [1] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [1]))))) # (!\cpu|cpu|E_src1 [1] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [1]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [1]))))

	.dataa(\cpu|cpu|E_src1 [1]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[1]~28 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \cpu|cpu|W_alu_result[1]~18 (
// Equation(s):
// \cpu|cpu|W_alu_result[1]~18_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[1]~28_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~10_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~10_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[1]~28_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[1]~18 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \cpu|cpu|W_alu_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[1]~18_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \cpu|cpu|E_logic_result[0]~30 (
// Equation(s):
// \cpu|cpu|E_logic_result[0]~30_combout  = (\cpu|cpu|E_src2 [0] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [0]))))) # (!\cpu|cpu|E_src2 [0] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src1 [0]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src1 [0]))))

	.dataa(\cpu|cpu|E_src2 [0]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[0]~30 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \cpu|cpu|W_alu_result[0]~16 (
// Equation(s):
// \cpu|cpu|W_alu_result[0]~16_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[0]~30_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~8_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~8_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[0]~30_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[0]~16 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \cpu|cpu|W_alu_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[0]~16_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \cpu|cpu|av_ld_rshift8~0 (
// Equation(s):
// \cpu|cpu|av_ld_rshift8~0_combout  = (\cpu|cpu|av_ld_align_cycle [1] & (!\cpu|cpu|av_ld_align_cycle [0] & (\cpu|cpu|W_alu_result [1] & \cpu|cpu|W_alu_result [0]))) # (!\cpu|cpu|av_ld_align_cycle [1] & ((\cpu|cpu|W_alu_result [1]) # 
// ((!\cpu|cpu|av_ld_align_cycle [0] & \cpu|cpu|W_alu_result [0]))))

	.dataa(\cpu|cpu|av_ld_align_cycle [1]),
	.datab(\cpu|cpu|av_ld_align_cycle [0]),
	.datac(\cpu|cpu|W_alu_result [1]),
	.datad(\cpu|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_rshift8~0 .lut_mask = 16'h7150;
defparam \cpu|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \jtag_uart|av_readdata[2]~3 (
// Equation(s):
// \jtag_uart|av_readdata[2]~3_combout  = (\jtag_uart|read_0~q  & \jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2])

	.dataa(\jtag_uart|read_0~q ),
	.datab(gnd),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[2]~3 .lut_mask = 16'hA0A0;
defparam \jtag_uart|av_readdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[2]~17 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[2]~17_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2])))) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]))))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~17 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [23]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'h88F8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2 .lut_mask = 16'hCCA0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [2]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [2]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[2]~16 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[2]~16_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|ram_block1a66~PORTBDATAOUT0 ) # (\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0  & ((!\mem|the_altsyncram|auto_generated|address_reg_b [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[2]~16 .lut_mask = 16'hF0CA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [2]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [2]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[2]~17 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[2]~17_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[2]~16_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a98~PORTBDATAOUT0 ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[2]~16_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a34~PORTBDATAOUT0  & \mem|the_altsyncram|auto_generated|address_reg_b 
// [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[2]~16_combout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[2]~17 .lut_mask = 16'hD8AA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \sys_clk_timer|counter_snapshot[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[18] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[2]~4 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[2]~4_combout  = !\sys_clk_timer|internal_counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sys_clk_timer|internal_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[2]~4 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|counter_snapshot[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \sys_clk_timer|counter_snapshot[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[2] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[2]~13 (
// Equation(s):
// \sys_clk_timer|read_mux_out[2]~13_combout  = (\sys_clk_timer|Equal6~3_combout  & ((\sys_clk_timer|counter_snapshot [18]) # ((\sys_clk_timer|Equal6~4_combout  & \sys_clk_timer|counter_snapshot [2])))) # (!\sys_clk_timer|Equal6~3_combout  & 
// (\sys_clk_timer|Equal6~4_combout  & ((\sys_clk_timer|counter_snapshot [2]))))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|Equal6~4_combout ),
	.datac(\sys_clk_timer|counter_snapshot [18]),
	.datad(\sys_clk_timer|counter_snapshot [2]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[2]~13 .lut_mask = 16'hECA0;
defparam \sys_clk_timer|read_mux_out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \sys_clk_timer|control_register[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|control_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|control_register[2] .is_wysiwyg = "true";
defparam \sys_clk_timer|control_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[2]~12 (
// Equation(s):
// \sys_clk_timer|read_mux_out[2]~12_combout  = (\sys_clk_timer|period_l_register [2] & (((\sys_clk_timer|period_h_register [2] & \sys_clk_timer|Equal6~1_combout )))) # (!\sys_clk_timer|period_l_register [2] & ((\sys_clk_timer|Equal6~2_combout ) # 
// ((\sys_clk_timer|period_h_register [2] & \sys_clk_timer|Equal6~1_combout ))))

	.dataa(\sys_clk_timer|period_l_register [2]),
	.datab(\sys_clk_timer|Equal6~2_combout ),
	.datac(\sys_clk_timer|period_h_register [2]),
	.datad(\sys_clk_timer|Equal6~1_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[2]~12 .lut_mask = 16'hF444;
defparam \sys_clk_timer|read_mux_out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[2] (
// Equation(s):
// \sys_clk_timer|read_mux_out [2] = (\sys_clk_timer|read_mux_out[2]~13_combout ) # ((\sys_clk_timer|read_mux_out[2]~12_combout ) # ((\sys_clk_timer|control_register [2] & \sys_clk_timer|Equal6~5_combout )))

	.dataa(\sys_clk_timer|read_mux_out[2]~13_combout ),
	.datab(\sys_clk_timer|control_register [2]),
	.datac(\sys_clk_timer|read_mux_out[2]~12_combout ),
	.datad(\sys_clk_timer|Equal6~5_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out [2]),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[2] .lut_mask = 16'hFEFA;
defparam \sys_clk_timer|read_mux_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \sys_clk_timer|readdata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[2] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[2]~18 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[2]~18_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[2]~17_combout ) # ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2] 
// & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2] & 
// \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux5|result_node[2]~17_combout ),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~18 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[2]~19 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[2]~19_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[2]~17_combout ) # ((\cpu|cpu|av_ld_byte0_data_nxt[2]~18_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[2]~17_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\cpu|cpu|av_ld_byte0_data_nxt[2]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~19 .lut_mask = 16'hFFEA;
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[2]~37 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[2]~37_combout  = (\cpu|cpu|av_ld_rshift8~0_combout  & ((\cpu|cpu|av_ld_aligning_data~q  & ((\cpu|cpu|av_ld_byte1_data [2]))) # (!\cpu|cpu|av_ld_aligning_data~q  & (\cpu|cpu|av_ld_byte0_data_nxt[2]~19_combout )))) # 
// (!\cpu|cpu|av_ld_rshift8~0_combout  & (\cpu|cpu|av_ld_byte0_data_nxt[2]~19_combout ))

	.dataa(\cpu|cpu|av_ld_rshift8~0_combout ),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[2]~19_combout ),
	.datac(\cpu|cpu|av_ld_aligning_data~q ),
	.datad(\cpu|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~37 .lut_mask = 16'hEC4C;
defparam \cpu|cpu|av_ld_byte0_data_nxt[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \cpu|cpu|av_ld_byte0_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[2]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[2]~11 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[2]~11_combout  = (\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|av_ld_byte0_data [2])))) # (!\cpu|cpu|R_ctrl_ld~q  & (!\cpu|cpu|E_alu_result~0_combout  & (\cpu|cpu|W_alu_result [2])))

	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|W_alu_result [2]),
	.datad(\cpu|cpu|av_ld_byte0_data [2]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[2]~11 .lut_mask = 16'hDC10;
defparam \cpu|cpu|W_rf_wr_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \cpu|cpu|E_st_data[10]~4 (
// Equation(s):
// \cpu|cpu|E_st_data[10]~4_combout  = (\cpu|cpu|D_iw [4] & (((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) # (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\cpu|cpu|D_ctrl_mem8~0_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[10]~4 .lut_mask = 16'hFB40;
defparam \cpu|cpu|E_st_data[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N25
dffeas \cpu|cpu|d_writedata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[10]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[10]~26 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[10]~26_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a74~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_a [0] & \mem|the_altsyncram|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[10]~26 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[10]~27 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[10]~27_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[10]~26_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a106~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[10]~26_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a42~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[10]~26_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a106~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[10]~26_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[10]~27 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \cpu|cpu|F_iw[10]~23 (
// Equation(s):
// \cpu|cpu|F_iw[10]~23_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[10]~23 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \cpu|cpu|F_iw[10]~24 (
// Equation(s):
// \cpu|cpu|F_iw[10]~24_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[10]~23_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[10]~27_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu|cpu|D_iw[31]~1_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[10]~27_combout ),
	.datac(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datad(\cpu|cpu|F_iw[10]~23_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[10]~24 .lut_mask = 16'hAA80;
defparam \cpu|cpu|F_iw[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \cpu|cpu|D_iw[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[10]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \cpu|cpu|Equal135~0 (
// Equation(s):
// \cpu|cpu|Equal135~0_combout  = (!\cpu|cpu|D_iw [9] & !\cpu|cpu|D_iw [10])

	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [9]),
	.datac(\cpu|cpu|D_iw [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Equal135~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal135~0 .lut_mask = 16'h0303;
defparam \cpu|cpu|Equal135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \cpu|cpu|Equal135~1 (
// Equation(s):
// \cpu|cpu|Equal135~1_combout  = (\cpu|cpu|D_iw [7] & (\cpu|cpu|Equal135~0_combout  & (\cpu|cpu|D_iw [6] & !\cpu|cpu|D_iw [8])))

	.dataa(\cpu|cpu|D_iw [7]),
	.datab(\cpu|cpu|Equal135~0_combout ),
	.datac(\cpu|cpu|D_iw [6]),
	.datad(\cpu|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal135~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal135~1 .lut_mask = 16'h0080;
defparam \cpu|cpu|Equal135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \cpu|cpu|E_wrctl_status~0 (
// Equation(s):
// \cpu|cpu|E_wrctl_status~0_combout  = (!\cpu|cpu|D_iw [6] & !\cpu|cpu|D_iw [7])

	.dataa(\cpu|cpu|D_iw [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\cpu|cpu|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_wrctl_status~0 .lut_mask = 16'h0055;
defparam \cpu|cpu|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \cpu|cpu|W_ienable_reg[1]~feeder (
// Equation(s):
// \cpu|cpu|W_ienable_reg[1]~feeder_combout  = \cpu|cpu|E_src1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|W_ienable_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|W_ienable_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \cpu|cpu|D_op_wrctl (
// Equation(s):
// \cpu|cpu|D_op_wrctl~combout  = (\cpu|cpu|Equal0~3_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & (\cpu|cpu|Equal0~2_combout  & \cpu|cpu|Equal62~3_combout )))

	.dataa(\cpu|cpu|Equal0~3_combout ),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(\cpu|cpu|Equal0~2_combout ),
	.datad(\cpu|cpu|Equal62~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_wrctl .lut_mask = 16'h8000;
defparam \cpu|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \cpu|cpu|R_ctrl_wrctl_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \cpu|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \cpu|cpu|W_ienable_reg_nxt~0_combout  = (\cpu|cpu|E_valid_from_R~q  & (\cpu|cpu|R_ctrl_wrctl_inst~q  & \cpu|cpu|Equal135~1_combout ))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(gnd),
	.datac(\cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datad(\cpu|cpu|Equal135~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'hA000;
defparam \cpu|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \cpu|cpu|W_ienable_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_ienable_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \cpu|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout  = !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .lut_mask = 16'h00FF;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \cpu|cpu|W_ipending_reg_nxt[1]~0 (
// Equation(s):
// \cpu|cpu|W_ipending_reg_nxt[1]~0_combout  = (\cpu|cpu|W_ienable_reg [1] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [1] & ((\jtag_uart|av_readdata [9]) # (\jtag_uart|av_readdata[8]~0_combout ))))

	.dataa(\cpu|cpu|W_ienable_reg [1]),
	.datab(\jtag_uart|av_readdata [9]),
	.datac(\jtag_uart|av_readdata[8]~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.cin(gnd),
	.combout(\cpu|cpu|W_ipending_reg_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ipending_reg_nxt[1]~0 .lut_mask = 16'h00A8;
defparam \cpu|cpu|W_ipending_reg_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \cpu|cpu|W_ipending_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_ipending_reg_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \cpu|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \cpu|cpu|E_control_rd_data[1]~4 (
// Equation(s):
// \cpu|cpu|E_control_rd_data[1]~4_combout  = (\cpu|cpu|D_iw [8] & (\cpu|cpu|Equal135~0_combout  & (\cpu|cpu|E_wrctl_status~0_combout  & \cpu|cpu|W_ipending_reg [1])))

	.dataa(\cpu|cpu|D_iw [8]),
	.datab(\cpu|cpu|Equal135~0_combout ),
	.datac(\cpu|cpu|E_wrctl_status~0_combout ),
	.datad(\cpu|cpu|W_ipending_reg [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_rd_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_rd_data[1]~4 .lut_mask = 16'h8000;
defparam \cpu|cpu|E_control_rd_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \cpu|cpu|E_control_rd_data[1]~5 (
// Equation(s):
// \cpu|cpu|E_control_rd_data[1]~5_combout  = (\cpu|cpu|E_control_rd_data[1]~4_combout ) # ((\cpu|cpu|Equal135~1_combout  & \cpu|cpu|W_ienable_reg [1]))

	.dataa(\cpu|cpu|Equal135~1_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_control_rd_data[1]~4_combout ),
	.datad(\cpu|cpu|W_ienable_reg [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_rd_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_rd_data[1]~5 .lut_mask = 16'hFAF0;
defparam \cpu|cpu|E_control_rd_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \cpu|cpu|W_control_rd_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_control_rd_data[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[1]~6 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[1]~6_combout  = (!\cpu|cpu|R_ctrl_br_cmp~q  & ((\cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\cpu|cpu|W_control_rd_data [1])) # (!\cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((\cpu|cpu|W_alu_result [1])))))

	.dataa(\cpu|cpu|W_control_rd_data [1]),
	.datab(\cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(\cpu|cpu|W_alu_result [1]),
	.datad(\cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[1]~6 .lut_mask = 16'h2230;
defparam \cpu|cpu|W_rf_wr_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \jtag_uart|av_readdata[1]~2 (
// Equation(s):
// \jtag_uart|av_readdata[1]~2_combout  = (\jtag_uart|read_0~q  & ((\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]))) # (!\jtag_uart|read_0~q  & (\jtag_uart|ien_AE~q ))

	.dataa(\jtag_uart|read_0~q ),
	.datab(\jtag_uart|ien_AE~q ),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[1]~2 .lut_mask = 16'hE4E4;
defparam \jtag_uart|av_readdata[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \sys_clk_timer|Equal6~0 (
// Equation(s):
// \sys_clk_timer|Equal6~0_combout  = (!\cpu|cpu|W_alu_result [4] & !\cpu|cpu|W_alu_result [3])

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\sys_clk_timer|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|Equal6~0 .lut_mask = 16'h0033;
defparam \sys_clk_timer|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[1]~8 (
// Equation(s):
// \sys_clk_timer|read_mux_out[1]~8_combout  = (\sys_clk_timer|Equal6~0_combout  & ((\cpu|cpu|W_alu_result [2] & (\sys_clk_timer|control_register [1])) # (!\cpu|cpu|W_alu_result [2] & ((\sys_clk_timer|counter_is_running~q )))))

	.dataa(\sys_clk_timer|Equal6~0_combout ),
	.datab(\sys_clk_timer|control_register [1]),
	.datac(\sys_clk_timer|counter_is_running~q ),
	.datad(\cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[1]~8 .lut_mask = 16'h88A0;
defparam \sys_clk_timer|read_mux_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[1]~2 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[1]~2_combout  = !\sys_clk_timer|internal_counter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sys_clk_timer|internal_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[1]~2 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|counter_snapshot[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \sys_clk_timer|counter_snapshot[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[1] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \sys_clk_timer|counter_snapshot[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[17] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[1]~7 (
// Equation(s):
// \sys_clk_timer|read_mux_out[1]~7_combout  = (\sys_clk_timer|Equal6~3_combout  & ((\sys_clk_timer|counter_snapshot [17]) # ((\sys_clk_timer|counter_snapshot [1] & \sys_clk_timer|Equal6~4_combout )))) # (!\sys_clk_timer|Equal6~3_combout  & 
// (\sys_clk_timer|counter_snapshot [1] & ((\sys_clk_timer|Equal6~4_combout ))))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|counter_snapshot [1]),
	.datac(\sys_clk_timer|counter_snapshot [17]),
	.datad(\sys_clk_timer|Equal6~4_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[1]~7 .lut_mask = 16'hECA0;
defparam \sys_clk_timer|read_mux_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[1]~6 (
// Equation(s):
// \sys_clk_timer|read_mux_out[1]~6_combout  = (\sys_clk_timer|Equal6~1_combout  & ((\sys_clk_timer|period_h_register [1]) # ((\sys_clk_timer|Equal6~2_combout  & !\sys_clk_timer|period_l_register [1])))) # (!\sys_clk_timer|Equal6~1_combout  & 
// (\sys_clk_timer|Equal6~2_combout  & ((!\sys_clk_timer|period_l_register [1]))))

	.dataa(\sys_clk_timer|Equal6~1_combout ),
	.datab(\sys_clk_timer|Equal6~2_combout ),
	.datac(\sys_clk_timer|period_h_register [1]),
	.datad(\sys_clk_timer|period_l_register [1]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[1]~6 .lut_mask = 16'hA0EC;
defparam \sys_clk_timer|read_mux_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[1] (
// Equation(s):
// \sys_clk_timer|read_mux_out [1] = (\sys_clk_timer|read_mux_out[1]~8_combout ) # ((\sys_clk_timer|read_mux_out[1]~7_combout ) # (\sys_clk_timer|read_mux_out[1]~6_combout ))

	.dataa(\sys_clk_timer|read_mux_out[1]~8_combout ),
	.datab(gnd),
	.datac(\sys_clk_timer|read_mux_out[1]~7_combout ),
	.datad(\sys_clk_timer|read_mux_out[1]~6_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out [1]),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[1] .lut_mask = 16'hFFFA;
defparam \sys_clk_timer|read_mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \sys_clk_timer|readdata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[1] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N3
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[1]~14 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[1]~14_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1] & 
// (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~14 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [1]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [1]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[1]~8 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[1]~8_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|address_reg_b [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a65~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 )))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[1]~8 .lut_mask = 16'hFA0C;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [1]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [1]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[1]~9 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[1]~9_combout  = (\mem|the_altsyncram|auto_generated|mux5|result_node[1]~8_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a97~PORTBDATAOUT0 )) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0]))) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[1]~8_combout  & (\mem|the_altsyncram|auto_generated|address_reg_b [0] & (\mem|the_altsyncram|auto_generated|ram_block1a33~PORTBDATAOUT0 )))

	.dataa(\mem|the_altsyncram|auto_generated|mux5|result_node[1]~8_combout ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[1]~9 .lut_mask = 16'hEA62;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[1]~15 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[1]~15_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[1]~14_combout ) # ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux5|result_node[1]~9_combout ))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[1]~14_combout ),
	.datac(gnd),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~15 .lut_mask = 16'hEECC;
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q )))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [1] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1 .lut_mask = 16'hF044;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[1]~13 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[1]~13_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~13 .lut_mask = 16'h20A0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[1]~16 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[1]~16_combout  = (\cpu|cpu|av_ld_rshift8~1_combout  & (\cpu|cpu|av_ld_byte1_data [1])) # (!\cpu|cpu|av_ld_rshift8~1_combout  & (((\cpu|cpu|av_ld_byte0_data_nxt[1]~15_combout ) # (\cpu|cpu|av_ld_byte0_data_nxt[1]~13_combout 
// ))))

	.dataa(\cpu|cpu|av_ld_byte1_data [1]),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[1]~15_combout ),
	.datac(\cpu|cpu|av_ld_rshift8~1_combout ),
	.datad(\cpu|cpu|av_ld_byte0_data_nxt[1]~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~16 .lut_mask = 16'hAFAC;
defparam \cpu|cpu|av_ld_byte0_data_nxt[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \cpu|cpu|av_ld_byte0_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[1]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[1]~7 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[1]~7_combout  = (\cpu|cpu|R_ctrl_ld~q  & ((\cpu|cpu|av_ld_byte0_data [1]))) # (!\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|W_rf_wr_data[1]~6_combout ))

	.dataa(\cpu|cpu|W_rf_wr_data[1]~6_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|av_ld_byte0_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[1]~7 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|W_rf_wr_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[13]~10 (
// Equation(s):
// \cpu|cpu|R_src2_lo[13]~10_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [19]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(\cpu|cpu|D_iw [19]),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[13]~10 .lut_mask = 16'h00E2;
defparam \cpu|cpu|R_src2_lo[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N13
dffeas \cpu|cpu|E_src2[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \cpu|cpu|Add1~24 (
// Equation(s):
// \cpu|cpu|Add1~24_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(\cpu|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~24 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[11]~9 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[11]~9_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~46_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[11]~22_combout )))))

	.dataa(\cpu|cpu|Add1~46_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[11]~9 .lut_mask = 16'h0B08;
defparam \cpu|cpu|F_pc_no_crst_nxt[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \cpu|cpu|F_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[24]~48 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[24]~48_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a88~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_a [0] & \mem|the_altsyncram|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[24]~48 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[24]~49 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[24]~49_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[24]~48_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a120~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[24]~48_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a56~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|mux4|result_node[24]~48_combout ))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[24]~48_combout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[24]~49 .lut_mask = 16'hEC64;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \cpu|cpu|F_iw[24]~41 (
// Equation(s):
// \cpu|cpu|F_iw[24]~41_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[24]~40_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[24]~49_combout ))))

	.dataa(\cpu|cpu|F_iw[24]~40_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[24]~49_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[24]~41 .lut_mask = 16'hE0A0;
defparam \cpu|cpu|F_iw[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \cpu|cpu|D_iw[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[24]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[10]~13 (
// Equation(s):
// \cpu|cpu|R_src2_lo[10]~13_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [16]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[10]~13 .lut_mask = 16'h00E2;
defparam \cpu|cpu|R_src2_lo[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \cpu|cpu|E_src2[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[10]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \cpu|cpu|Add1~27 (
// Equation(s):
// \cpu|cpu|Add1~27_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(\cpu|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~27 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[8]~13 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[8]~13_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|Add1~40_combout ))) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|F_pc_plus_one[8]~16_combout ))))

	.dataa(\cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.datab(\cpu|cpu|Add1~40_combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[8]~13 .lut_mask = 16'h0C0A;
defparam \cpu|cpu|F_pc_no_crst_nxt[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \cpu|cpu|F_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[8]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[29]~58 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a61~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[29]~58 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[29]~59 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout  = (\mem|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a125~portadataout ) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a93~portadataout  & (\mem|the_altsyncram|auto_generated|address_reg_a [1])))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a93~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[29]~59 .lut_mask = 16'hEC2C;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \cpu|cpu|F_iw[29]~50 (
// Equation(s):
// \cpu|cpu|F_iw[29]~50_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] 
// & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[29]~50 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \cpu|cpu|F_iw[29]~51 (
// Equation(s):
// \cpu|cpu|F_iw[29]~51_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[29]~50_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ))))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\cpu|cpu|F_iw[29]~50_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[29]~51 .lut_mask = 16'hF080;
defparam \cpu|cpu|F_iw[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \cpu|cpu|D_iw[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[29]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \cpu|cpu|E_src1[9]~9 (
// Equation(s):
// \cpu|cpu|E_src1[9]~9_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [13]))

	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[9]~9 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N15
dffeas \cpu|cpu|E_src1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[9]~9_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \cpu|cpu|E_logic_result[9]~8 (
// Equation(s):
// \cpu|cpu|E_logic_result[9]~8_combout  = (\cpu|cpu|E_src1 [9] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|E_src2 [9] & \cpu|cpu|R_logic_op [0]))))) # (!\cpu|cpu|E_src1 [9] & ((\cpu|cpu|E_src2 [9] & (\cpu|cpu|R_logic_op [1])) # (!\cpu|cpu|E_src2 [9] & 
// (!\cpu|cpu|R_logic_op [1] & !\cpu|cpu|R_logic_op [0]))))

	.dataa(\cpu|cpu|E_src1 [9]),
	.datab(\cpu|cpu|E_src2 [9]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[9]~8 .lut_mask = 16'h68E1;
defparam \cpu|cpu|E_logic_result[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \cpu|cpu|W_alu_result[9]~9 (
// Equation(s):
// \cpu|cpu|W_alu_result[9]~9_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[9]~8_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~38_combout ))

	.dataa(\cpu|cpu|Add1~38_combout ),
	.datab(\cpu|cpu|E_logic_result[9]~8_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[9]~9 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|W_alu_result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \cpu|cpu|W_alu_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[9]~9_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [45] = (\cpu|cpu|F_pc [7] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\cpu|cpu|W_alu_result [9] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\cpu|cpu|F_pc [7] & (((\cpu|cpu|W_alu_result [9] & 
// \mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\cpu|cpu|F_pc [7]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\cpu|cpu|W_alu_result [9]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [7] & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [7] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = CARRY((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [7]))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [8] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [8] & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & VCC))
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [8] & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hA50A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [9] & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [9] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = CARRY((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [9]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~7_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [33])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hD8F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [9]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [7]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [7]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~21_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hE2C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [31])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [31])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hAACC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~53_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [33]) # ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  
// & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52_combout )))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [33]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [32]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~6_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [32])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hF780;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [8])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [6])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hB8B8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~20_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [33])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hE4A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~16_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [30] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hFB00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [30])))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [30] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51 .lut_mask = 16'hAEA4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [31])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [31]) # (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [31]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~51_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7 .lut_mask = 16'hCD88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~5_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [31])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hD8F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [7]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [5]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [5]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~23_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~23 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \cpu|cpu|F_iw[23]~38 (
// Equation(s):
// \cpu|cpu|F_iw[23]~38_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  
// & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[23]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[23]~38 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[23]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[23]~46 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[23]~46_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1]) # (\mem|the_altsyncram|auto_generated|ram_block1a55~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a23~portadataout  & (!\mem|the_altsyncram|auto_generated|address_reg_a [1])))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[23]~46 .lut_mask = 16'hAEA4;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[23]~47 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[23]~47_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[23]~46_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a119~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[23]~46_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a87~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[23]~46_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a87~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a119~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[23]~46_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[23]~47 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \cpu|cpu|F_iw[23]~39 (
// Equation(s):
// \cpu|cpu|F_iw[23]~39_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[23]~38_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[23]~47_combout ))))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\cpu|cpu|F_iw[23]~38_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[23]~47_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[23]~39 .lut_mask = 16'hE0C0;
defparam \cpu|cpu|F_iw[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \cpu|cpu|D_iw[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[23]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[9]~14 (
// Equation(s):
// \cpu|cpu|R_src2_lo[9]~14_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [15])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(\cpu|cpu|R_src2_use_imm~q ),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[9]~14 .lut_mask = 16'h00AC;
defparam \cpu|cpu|R_src2_lo[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \cpu|cpu|E_src2[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \cpu|cpu|Add1~28 (
// Equation(s):
// \cpu|cpu|Add1~28_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(\cpu|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~28 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[7]~14 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[7]~14_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~38_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[7]~14_combout )))))

	.dataa(\cpu|cpu|Add1~38_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[7]~14 .lut_mask = 16'h0B08;
defparam \cpu|cpu|F_pc_no_crst_nxt[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \cpu|cpu|F_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[7]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[28]~56 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a92~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a28~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a92~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[28]~56 .lut_mask = 16'hFA0C;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[28]~57 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a124~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a60~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a124~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[28]~57 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \cpu|cpu|F_iw[28]~48 (
// Equation(s):
// \cpu|cpu|F_iw[28]~48_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[28]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[28]~48 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[28]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \cpu|cpu|F_iw[28]~49 (
// Equation(s):
// \cpu|cpu|F_iw[28]~49_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[28]~48_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ),
	.datab(\cpu|cpu|D_iw[31]~1_combout ),
	.datac(\cpu|cpu|F_iw[28]~48_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[28]~49 .lut_mask = 16'hC8C0;
defparam \cpu|cpu|F_iw[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \cpu|cpu|D_iw[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[28]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \cpu|cpu|E_src1[8]~10 (
// Equation(s):
// \cpu|cpu|E_src1[8]~10_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [12]))

	.dataa(\cpu|cpu|R_src1~32_combout ),
	.datab(\cpu|cpu|D_iw [12]),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[8]~10 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_src1[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N19
dffeas \cpu|cpu|E_src1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[8]~10_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[6]~15 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[6]~15_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~36_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[6]~12_combout )))))

	.dataa(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|Add1~36_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[6]~15 .lut_mask = 16'h5140;
defparam \cpu|cpu|F_pc_no_crst_nxt[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \cpu|cpu|F_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[6]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[22]~44 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[22]~44_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|address_reg_a [1])) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a86~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[22]~44 .lut_mask = 16'hD9C8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[22]~45 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[22]~45_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[22]~44_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a118~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[22]~44_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a54~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|mux4|result_node[22]~44_combout ))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[22]~44_combout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[22]~45 .lut_mask = 16'hEC64;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \cpu|cpu|F_iw[22]~36 (
// Equation(s):
// \cpu|cpu|F_iw[22]~36_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] 
// & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[22]~36 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \cpu|cpu|F_iw[22]~37 (
// Equation(s):
// \cpu|cpu|F_iw[22]~37_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[22]~36_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[22]~45_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu|cpu|D_iw[31]~1_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[22]~45_combout ),
	.datac(\cpu|cpu|F_iw[22]~36_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[22]~37 .lut_mask = 16'hA8A0;
defparam \cpu|cpu|F_iw[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \cpu|cpu|D_iw[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[22]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[7]~16 (
// Equation(s):
// \cpu|cpu|R_src2_lo[7]~16_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|D_iw [13]))) # (!\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(\cpu|cpu|D_iw [13]),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[7]~16 .lut_mask = 16'h00E2;
defparam \cpu|cpu|R_src2_lo[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \cpu|cpu|E_src2[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \cpu|cpu|Add1~30 (
// Equation(s):
// \cpu|cpu|Add1~30_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [7])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [7]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~30 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[5]~16 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[5]~16_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|Add1~34_combout ))) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|F_pc_plus_one[5]~10_combout ))))

	.dataa(\cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.datab(\cpu|cpu|Add1~34_combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[5]~16 .lut_mask = 16'h0C0A;
defparam \cpu|cpu|F_pc_no_crst_nxt[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N9
dffeas \cpu|cpu|F_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[27]~54 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a59~portadataout ) # (\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ((!\mem|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[27]~54 .lut_mask = 16'hAAE4;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[27]~55 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout  = (\mem|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a123~portadataout ) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a91~portadataout  & (\mem|the_altsyncram|auto_generated|address_reg_a [1])))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a91~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[27]~55 .lut_mask = 16'hEC2C;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \cpu|cpu|F_iw[27]~47 (
// Equation(s):
// \cpu|cpu|F_iw[27]~47_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[27]~46_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ))))

	.dataa(\cpu|cpu|F_iw[27]~46_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[27]~47 .lut_mask = 16'hE0A0;
defparam \cpu|cpu|F_iw[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \cpu|cpu|D_iw[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[27]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \cpu|cpu|E_src1[6]~12 (
// Equation(s):
// \cpu|cpu|E_src1[6]~12_combout  = (\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (!\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|D_iw [10])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datab(\cpu|cpu|D_iw [10]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[6]~12 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src1[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N17
dffeas \cpu|cpu|E_src1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[6]~12_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \cpu|cpu|E_logic_result[6]~11 (
// Equation(s):
// \cpu|cpu|E_logic_result[6]~11_combout  = (\cpu|cpu|E_src1 [6] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|E_src2 [6] & \cpu|cpu|R_logic_op [0]))))) # (!\cpu|cpu|E_src1 [6] & ((\cpu|cpu|R_logic_op [1] & (\cpu|cpu|E_src2 [6])) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|E_src2 [6] & !\cpu|cpu|R_logic_op [0]))))

	.dataa(\cpu|cpu|E_src1 [6]),
	.datab(\cpu|cpu|R_logic_op [1]),
	.datac(\cpu|cpu|E_src2 [6]),
	.datad(\cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[6]~11 .lut_mask = 16'h68C9;
defparam \cpu|cpu|E_logic_result[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \cpu|cpu|W_alu_result[6]~12 (
// Equation(s):
// \cpu|cpu|W_alu_result[6]~12_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[6]~11_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~32_combout )))

	.dataa(\cpu|cpu|E_logic_result[6]~11_combout ),
	.datab(\cpu|cpu|Add1~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[6]~12 .lut_mask = 16'hAACC;
defparam \cpu|cpu|W_alu_result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N15
dffeas \cpu|cpu|W_alu_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[6]~12_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [42] = (\cpu|cpu|F_pc [4] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\cpu|cpu|W_alu_result [6] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\cpu|cpu|F_pc [4] & (((\cpu|cpu|W_alu_result [6] & 
// \mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\cpu|cpu|F_pc [4]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\cpu|cpu|W_alu_result [6]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [6])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [4])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg 
// [3] & !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h000A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29]~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29]~3_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29]~3 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29]~3_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~15_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [29] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [29]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [29]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~50_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49_combout 
//  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [31])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [31]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~50 .lut_mask = 16'hF222;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~14_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [28] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [28]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [28]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~48_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [30] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [30] 
// & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [30]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~3_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [29])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hDF80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [5])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [3])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~26_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~26 .lut_mask = 16'hD580;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \cpu|cpu|F_iw[26]~44 (
// Equation(s):
// \cpu|cpu|F_iw[26]~44_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[26]~44 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[26]~52 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[26]~52_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a90~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_a [0] & \mem|the_altsyncram|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[26]~52 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[26]~53 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[26]~53_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[26]~52_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a122~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[26]~52_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a58~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[26]~52_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a122~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[26]~52_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[26]~53 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \cpu|cpu|F_iw[26]~45 (
// Equation(s):
// \cpu|cpu|F_iw[26]~45_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[26]~44_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[26]~53_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu|cpu|D_iw[31]~1_combout ),
	.datab(\cpu|cpu|F_iw[26]~44_combout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[26]~53_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[26]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[26]~45 .lut_mask = 16'hA888;
defparam \cpu|cpu|F_iw[26]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \cpu|cpu|D_iw[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[26]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[4]~3 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[4]~3_combout  = (\cpu|cpu|Equal0~17_combout ) # ((\cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\cpu|cpu|D_iw [26]))) # (!\cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\cpu|cpu|D_iw [21])))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|Equal0~17_combout ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\cpu|cpu|D_iw [26]),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[4]~3 .lut_mask = 16'hFECE;
defparam \cpu|cpu|D_dst_regnum[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  = (!\cpu|cpu|D_iw [14] & (\cpu|cpu|D_iw [13] & ((\cpu|cpu|D_iw [11]) # (!\cpu|cpu|D_iw [12]))))

	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 .lut_mask = 16'h4044;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  = (\cpu|cpu|D_iw [15] & (\cpu|cpu|Equal62~14_combout )) # (!\cpu|cpu|D_iw [15] & ((\cpu|cpu|D_iw [14] & ((\cpu|cpu|Equal62~10_combout ))) # (!\cpu|cpu|D_iw [14] & (\cpu|cpu|Equal62~14_combout ))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal62~14_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 .lut_mask = 16'hDC8C;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~18 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~18_combout  = (!\cpu|cpu|D_iw [15] & \cpu|cpu|D_iw [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [15]),
	.datad(\cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~18 .lut_mask = 16'h0F00;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~19 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout  = (\cpu|cpu|Equal0~6_combout  & ((\cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ) # ((\cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  & \cpu|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ))))

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~19 .lut_mask = 16'hC8C0;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[4]~4 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[4]~4_combout  = (((\cpu|cpu|D_dst_regnum[4]~3_combout ) # (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout )) # (!\cpu|cpu|D_ctrl_exception~5_combout )) # (!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout )

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.datab(\cpu|cpu|D_ctrl_exception~5_combout ),
	.datac(\cpu|cpu|D_dst_regnum[4]~3_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[4]~4 .lut_mask = 16'hFFF7;
defparam \cpu|cpu|D_dst_regnum[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \cpu|cpu|R_dst_regnum[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \cpu|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \cpu|cpu|E_src1[4]~14 (
// Equation(s):
// \cpu|cpu|E_src1[4]~14_combout  = (\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (!\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|D_iw [8])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|D_iw [8]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[4]~14 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src1[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N3
dffeas \cpu|cpu|E_src1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[4]~14_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \cpu|cpu|E_logic_result[4]~13 (
// Equation(s):
// \cpu|cpu|E_logic_result[4]~13_combout  = (\cpu|cpu|E_src2 [4] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [4]))))) # (!\cpu|cpu|E_src2 [4] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src1 [4]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src1 [4]))))

	.dataa(\cpu|cpu|E_src2 [4]),
	.datab(\cpu|cpu|R_logic_op [1]),
	.datac(\cpu|cpu|R_logic_op [0]),
	.datad(\cpu|cpu|E_src1 [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[4]~13 .lut_mask = 16'h6C89;
defparam \cpu|cpu|E_logic_result[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \cpu|cpu|W_alu_result[4]~14 (
// Equation(s):
// \cpu|cpu|W_alu_result[4]~14_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[4]~13_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~16_combout )))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[4]~13_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add1~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[4]~14 .lut_mask = 16'hDD88;
defparam \cpu|cpu|W_alu_result[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \cpu|cpu|W_alu_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[4]~14_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [40] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|W_alu_result [4]) # ((\cpu|cpu|F_pc [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// (\cpu|cpu|F_pc [2] & (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\cpu|cpu|F_pc [2]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [2])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~6_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~6 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[13]~12 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[13]~12_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1]) # (\mem|the_altsyncram|auto_generated|ram_block1a45~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a13~portadataout  & (!\mem|the_altsyncram|auto_generated|address_reg_a [1])))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[13]~12 .lut_mask = 16'hCEC2;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[13]~13 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[13]~13_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[13]~12_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a109~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[13]~12_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a77~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[13]~12_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a77~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a109~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[13]~12_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[13]~13 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \cpu|cpu|F_iw[13]~14 (
// Equation(s):
// \cpu|cpu|F_iw[13]~14_combout  = (\mm_interconnect_0|rsp_mux_001|src_payload~4_combout ) # (((\mem|the_altsyncram|auto_generated|mux4|result_node[13]~13_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0])) # 
// (!\cpu|cpu|D_iw[31]~1_combout ))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[13]~13_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[13]~14 .lut_mask = 16'hEFAF;
defparam \cpu|cpu|F_iw[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \cpu|cpu|D_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[13]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \cpu|cpu|Equal62~4 (
// Equation(s):
// \cpu|cpu|Equal62~4_combout  = (\cpu|cpu|D_iw [12] & (!\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~4 .lut_mask = 16'h0002;
defparam \cpu|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\cpu|cpu|Equal62~4_combout  & (((\cpu|cpu|D_op_opx_rsv63~0_combout  & \cpu|cpu|Equal62~5_combout )) # (!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ))) # (!\cpu|cpu|Equal62~4_combout  & 
// (\cpu|cpu|D_op_opx_rsv63~0_combout  & ((\cpu|cpu|Equal62~5_combout ))))

	.dataa(\cpu|cpu|Equal62~4_combout ),
	.datab(\cpu|cpu|D_op_opx_rsv63~0_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(\cpu|cpu|Equal62~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hCE0A;
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\cpu|cpu|Equal0~2_combout  & (\cpu|cpu|D_iw [4] & (\cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout  & \cpu|cpu|D_iw [5])))

	.dataa(\cpu|cpu|Equal0~2_combout ),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(\cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.datad(\cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \cpu|cpu|Equal0~11 (
// Equation(s):
// \cpu|cpu|Equal0~11_combout  = (!\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [0] & \cpu|cpu|D_iw [2])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~11 .lut_mask = 16'h1000;
defparam \cpu|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \cpu|cpu|R_src2_use_imm~0 (
// Equation(s):
// \cpu|cpu|R_src2_use_imm~0_combout  = (\cpu|cpu|Equal0~11_combout ) # ((\cpu|cpu|D_ctrl_b_is_dst~2_combout ) # ((\cpu|cpu|Equal0~12_combout  & !\cpu|cpu|D_iw [4])))

	.dataa(\cpu|cpu|Equal0~11_combout ),
	.datab(\cpu|cpu|Equal0~12_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_use_imm~0 .lut_mask = 16'hFFAE;
defparam \cpu|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \cpu|cpu|R_src2_use_imm~1 (
// Equation(s):
// \cpu|cpu|R_src2_use_imm~1_combout  = (\cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\cpu|cpu|R_src2_use_imm~0_combout ) # ((\cpu|cpu|R_ctrl_br_nxt~1_combout  & \cpu|cpu|R_valid~q )))

	.dataa(\cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datac(\cpu|cpu|R_src2_use_imm~0_combout ),
	.datad(\cpu|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_use_imm~1 .lut_mask = 16'hFEFA;
defparam \cpu|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \cpu|cpu|R_src2_use_imm (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \cpu|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[6]~17 (
// Equation(s):
// \cpu|cpu|R_src2_lo[6]~17_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [12])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))))

	.dataa(\cpu|cpu|R_src2_use_imm~q ),
	.datab(\cpu|cpu|D_iw [12]),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[6]~17 .lut_mask = 16'h00D8;
defparam \cpu|cpu|R_src2_lo[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N15
dffeas \cpu|cpu|E_src2[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \cpu|cpu|Add1~31 (
// Equation(s):
// \cpu|cpu|Add1~31_combout  = \cpu|cpu|E_src2 [6] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [6]),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~31 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[4]~17 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[4]~17_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|Add1~32_combout ))) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|F_pc_plus_one[4]~8_combout ))))

	.dataa(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|Add1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[4]~17 .lut_mask = 16'h0E04;
defparam \cpu|cpu|F_pc_no_crst_nxt[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \cpu|cpu|F_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[14]~20 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[14]~20_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a46~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[14]~20 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[14]~21 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[14]~21_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[14]~20_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a110~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[14]~20_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a78~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[14]~20_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a110~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a78~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[14]~20_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[14]~21 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \cpu|cpu|F_iw[14]~19 (
// Equation(s):
// \cpu|cpu|F_iw[14]~19_combout  = (\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[14]~21_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))) # (!\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]))))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[14]~21_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[14]~19 .lut_mask = 16'hECA0;
defparam \cpu|cpu|F_iw[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \cpu|cpu|F_iw[14]~56 (
// Equation(s):
// \cpu|cpu|F_iw[14]~56_combout  = (\cpu|cpu|F_iw[14]~19_combout  & (((\cpu|cpu|hbreak_enabled~q )) # (!\cpu|cpu|hbreak_req~0_combout ))) # (!\cpu|cpu|F_iw[14]~19_combout  & (!\cpu|cpu|D_iw[31]~0_combout  & ((\cpu|cpu|hbreak_enabled~q ) # 
// (!\cpu|cpu|hbreak_req~0_combout ))))

	.dataa(\cpu|cpu|F_iw[14]~19_combout ),
	.datab(\cpu|cpu|hbreak_req~0_combout ),
	.datac(\cpu|cpu|D_iw[31]~0_combout ),
	.datad(\cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[14]~56 .lut_mask = 16'hAF23;
defparam \cpu|cpu|F_iw[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \cpu|cpu|D_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[14]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \cpu|cpu|E_src1[10]~8 (
// Equation(s):
// \cpu|cpu|E_src1[10]~8_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [14]))

	.dataa(\cpu|cpu|R_src1~32_combout ),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[10]~8 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_src1[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N25
dffeas \cpu|cpu|E_src1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[10]~8_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \cpu|cpu|E_logic_result[10]~7 (
// Equation(s):
// \cpu|cpu|E_logic_result[10]~7_combout  = (\cpu|cpu|E_src1 [10] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [10]))))) # (!\cpu|cpu|E_src1 [10] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [10]))) # (!\cpu|cpu|R_logic_op [1] 
// & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [10]))))

	.dataa(\cpu|cpu|E_src1 [10]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[10]~7 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \cpu|cpu|W_alu_result[10]~8 (
// Equation(s):
// \cpu|cpu|W_alu_result[10]~8_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[10]~7_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~40_combout )))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[10]~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add1~40_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[10]~8 .lut_mask = 16'hDD88;
defparam \cpu|cpu|W_alu_result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N29
dffeas \cpu|cpu|W_alu_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[10]~8_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [46] = (\cpu|cpu|W_alu_result [10] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [8])))) # (!\cpu|cpu|W_alu_result [10] & 
// (((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [8]))))

	.dataa(\cpu|cpu|W_alu_result [10]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~25_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~25 .lut_mask = 16'hE444;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \cpu|cpu|F_iw[25]~42 (
// Equation(s):
// \cpu|cpu|F_iw[25]~42_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[25]~42 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[25]~50 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[25]~50_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|address_reg_a [0])) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a57~portadataout ))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[25]~50 .lut_mask = 16'hDC98;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[25]~51 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[25]~51_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[25]~50_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a121~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[25]~50_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a89~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[25]~50_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a89~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[25]~50_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[25]~51 .lut_mask = 16'hF858;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \cpu|cpu|F_iw[25]~43 (
// Equation(s):
// \cpu|cpu|F_iw[25]~43_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[25]~42_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[25]~51_combout ))))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\cpu|cpu|F_iw[25]~42_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[25]~51_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[25]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[25]~43 .lut_mask = 16'hE0C0;
defparam \cpu|cpu|F_iw[25]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \cpu|cpu|D_iw[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[25]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[3]~5 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[3]~5_combout  = (\cpu|cpu|Equal0~17_combout ) # ((\cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\cpu|cpu|D_iw [25])) # (!\cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\cpu|cpu|D_iw [20]))))

	.dataa(\cpu|cpu|D_iw [25]),
	.datab(\cpu|cpu|Equal0~17_combout ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\cpu|cpu|D_iw [20]),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[3]~5 .lut_mask = 16'hEFEC;
defparam \cpu|cpu|D_dst_regnum[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[3]~6 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[3]~6_combout  = (((\cpu|cpu|D_dst_regnum[3]~5_combout ) # (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout )) # (!\cpu|cpu|D_ctrl_exception~5_combout )) # (!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout )

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.datab(\cpu|cpu|D_ctrl_exception~5_combout ),
	.datac(\cpu|cpu|D_dst_regnum[3]~5_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[3]~6 .lut_mask = 16'hFFF7;
defparam \cpu|cpu|D_dst_regnum[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \cpu|cpu|R_dst_regnum[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \cpu|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \cpu|cpu|E_src1[5]~13 (
// Equation(s):
// \cpu|cpu|E_src1[5]~13_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [9]))

	.dataa(\cpu|cpu|D_iw [9]),
	.datab(\cpu|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[5]~13 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \cpu|cpu|E_src1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[5]~13_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[3]~0 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[3]~0_combout  = (\cpu|cpu|F_pc_sel_nxt.10~0_combout ) # ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~18_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[3]~6_combout ))))

	.dataa(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\cpu|cpu|Add1~18_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[3]~0 .lut_mask = 16'hFDEC;
defparam \cpu|cpu|F_pc_no_crst_nxt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \cpu|cpu|F_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[7]~30 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[7]~30_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a39~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[7]~30 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[7]~31 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[7]~31_combout  = (\mem|the_altsyncram|auto_generated|mux4|result_node[7]~30_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a103~portadataout ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[7]~30_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a71~portadataout  & \mem|the_altsyncram|auto_generated|address_reg_a 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a103~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[7]~30_combout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a71~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[7]~31 .lut_mask = 16'hB8CC;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \cpu|cpu|F_iw[7]~27 (
// Equation(s):
// \cpu|cpu|F_iw[7]~27_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[7]~27 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \cpu|cpu|F_iw[7]~28 (
// Equation(s):
// \cpu|cpu|F_iw[7]~28_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[7]~27_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[7]~31_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[7]~31_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\cpu|cpu|F_iw[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[7]~28 .lut_mask = 16'hF080;
defparam \cpu|cpu|F_iw[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \cpu|cpu|D_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[7]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \cpu|cpu|E_src1[3]~15 (
// Equation(s):
// \cpu|cpu|E_src1[3]~15_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [7]))

	.dataa(\cpu|cpu|D_iw [7]),
	.datab(\cpu|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[3]~15 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src1[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \cpu|cpu|E_src1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[3]~15_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \cpu|cpu|E_logic_result[3]~14 (
// Equation(s):
// \cpu|cpu|E_logic_result[3]~14_combout  = (\cpu|cpu|E_src1 [3] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [3]))))) # (!\cpu|cpu|E_src1 [3] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [3]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [3]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|E_src1 [3]),
	.datac(\cpu|cpu|R_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[3]~14 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \cpu|cpu|W_alu_result[3]~15 (
// Equation(s):
// \cpu|cpu|W_alu_result[3]~15_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[3]~14_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~14_combout ))

	.dataa(\cpu|cpu|Add1~14_combout ),
	.datab(\cpu|cpu|E_logic_result[3]~14_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[3]~15 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|W_alu_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \cpu|cpu|W_alu_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[3]~15_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [39] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|W_alu_result [3]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [1])))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\cpu|cpu|F_pc [1]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\cpu|cpu|W_alu_result [3]),
	.datad(\cpu|cpu|F_pc [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [1])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hB8B8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~17_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [30])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~12_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [27] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [27]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [27]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~44_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43_combout 
//  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [29])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43_combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [29]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hF222;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~13_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [26] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [26]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [26]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~46_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [28] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45_combout  & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [28] 
// & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45_combout  & 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [28]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hA0EC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~11_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [25] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [25]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [25]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~42_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [27] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41_combout  & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [27] 
// & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41_combout  & 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [27]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hA0EC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [26])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hF780;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [0]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [0]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~8 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~8_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [3])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~8 .lut_mask = 16'hF808;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [0]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [0]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [0]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hE4E4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~4_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~4 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[4]~8 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[4]~8_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a68~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_a [0] & \mem|the_altsyncram|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a68~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[4]~8 .lut_mask = 16'hCBC8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[4]~9 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[4]~9_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[4]~8_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a100~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[4]~8_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a36~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[4]~8_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[4]~8_combout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[4]~9 .lut_mask = 16'hF858;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \cpu|cpu|F_iw[4]~12 (
// Equation(s):
// \cpu|cpu|F_iw[4]~12_combout  = (\mm_interconnect_0|rsp_mux_001|src_payload~2_combout ) # (((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[4]~9_combout )) # 
// (!\cpu|cpu|D_iw[31]~1_combout ))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.datab(\cpu|cpu|D_iw[31]~1_combout ),
	.datac(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[4]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[4]~12 .lut_mask = 16'hFBBB;
defparam \cpu|cpu|F_iw[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \cpu|cpu|D_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_b_is_dst~0_combout  = (\cpu|cpu|D_iw [3] & (((\cpu|cpu|D_iw [2]) # (!\cpu|cpu|D_iw [4])) # (!\cpu|cpu|D_iw [5]))) # (!\cpu|cpu|D_iw [3] & ((\cpu|cpu|D_iw [4]) # (\cpu|cpu|D_iw [5] $ (\cpu|cpu|D_iw [2]))))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hFB7E;
defparam \cpu|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_b_is_dst~1_combout  = (\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_iw [5]) # (\cpu|cpu|D_iw [2])))) # (!\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [5] & (!\cpu|cpu|D_iw [4] & \cpu|cpu|D_iw [2])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hA480;
defparam \cpu|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_b_is_dst~2_combout  = (\cpu|cpu|D_iw [1] & (\cpu|cpu|D_iw [0] & ((!\cpu|cpu|D_ctrl_b_is_dst~1_combout ) # (!\cpu|cpu|D_ctrl_b_is_dst~0_combout )))) # (!\cpu|cpu|D_iw [1] & ((\cpu|cpu|D_ctrl_b_is_dst~0_combout  & (!\cpu|cpu|D_iw [0])) # 
// (!\cpu|cpu|D_ctrl_b_is_dst~0_combout  & ((!\cpu|cpu|D_ctrl_b_is_dst~1_combout )))))

	.dataa(\cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h42D3;
defparam \cpu|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~21 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~21_combout  = (\cpu|cpu|D_iw [15]) # ((\cpu|cpu|D_iw [14]) # ((!\cpu|cpu|D_iw [5]) # (!\cpu|cpu|D_iw [4])))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~21 .lut_mask = 16'hEFFF;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \cpu|cpu|Equal62~2 (
// Equation(s):
// \cpu|cpu|Equal62~2_combout  = (\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [13] & (!\cpu|cpu|D_iw [12] & \cpu|cpu|D_iw [11])))

	.dataa(\cpu|cpu|D_iw [16]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~2 .lut_mask = 16'h0200;
defparam \cpu|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = (!\cpu|cpu|Equal62~5_combout  & (!\cpu|cpu|Equal62~2_combout  & !\cpu|cpu|Equal62~0_combout ))

	.dataa(\cpu|cpu|Equal62~5_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|Equal62~2_combout ),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h0005;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~21_combout ) # (((!\cpu|cpu|Equal62~6_combout  & \cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout )) # (!\cpu|cpu|Equal0~2_combout ))

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~21_combout ),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|Equal62~6_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 .lut_mask = 16'hBFBB;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[4]~9 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[4]~9_combout  = (!\cpu|cpu|Equal0~17_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & !\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu|Equal0~17_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[4]~9 .lut_mask = 16'h0030;
defparam \cpu|cpu|D_dst_regnum[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = (((!\cpu|cpu|Equal62~5_combout  & !\cpu|cpu|Equal62~6_combout )) # (!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )) # (!\cpu|cpu|Equal0~6_combout )

	.dataa(\cpu|cpu|Equal62~5_combout ),
	.datab(\cpu|cpu|Equal62~6_combout ),
	.datac(\cpu|cpu|Equal0~6_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'h1FFF;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & (((!\cpu|cpu|Equal62~5_combout  & !\cpu|cpu|Equal62~11_combout )) # (!\cpu|cpu|D_op_opx_rsv17~0_combout )))

	.dataa(\cpu|cpu|Equal62~5_combout ),
	.datab(\cpu|cpu|Equal62~11_combout ),
	.datac(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'h1F00;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  = (((!\cpu|cpu|Equal62~1_combout  & !\cpu|cpu|Equal62~10_combout )) # (!\cpu|cpu|Equal0~6_combout )) # (!\cpu|cpu|D_op_opx_rsv63~0_combout )

	.dataa(\cpu|cpu|D_op_opx_rsv63~0_combout ),
	.datab(\cpu|cpu|Equal62~1_combout ),
	.datac(\cpu|cpu|Equal0~6_combout ),
	.datad(\cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'h5F7F;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = (((!\cpu|cpu|D_iw [15] & !\cpu|cpu|D_iw [14])) # (!\cpu|cpu|Equal62~12_combout )) # (!\cpu|cpu|Equal0~6_combout )

	.dataa(\cpu|cpu|Equal0~6_combout ),
	.datab(\cpu|cpu|Equal62~12_combout ),
	.datac(\cpu|cpu|D_iw [15]),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'h777F;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & 
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout )))

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  = (((!\cpu|cpu|Equal62~14_combout  & !\cpu|cpu|Equal62~4_combout )) # (!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )) # (!\cpu|cpu|Equal0~6_combout )

	.dataa(\cpu|cpu|Equal0~6_combout ),
	.datab(\cpu|cpu|Equal62~14_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(\cpu|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'h5F7F;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~20 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  & (((!\cpu|cpu|Equal62~8_combout  & !\cpu|cpu|Equal62~13_combout )) # (!\cpu|cpu|D_op_opx_rsv17~0_combout )))

	.dataa(\cpu|cpu|Equal62~8_combout ),
	.datab(\cpu|cpu|Equal62~13_combout ),
	.datac(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~20 .lut_mask = 16'h1F00;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[4]~10 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[4]~10_combout  = (\cpu|cpu|D_dst_regnum[4]~9_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout  & \cpu|cpu|D_ctrl_exception~5_combout )))

	.dataa(\cpu|cpu|D_dst_regnum[4]~9_combout ),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ),
	.datad(\cpu|cpu|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[4]~10 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_dst_regnum[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[2]~11 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[2]~11_combout  = ((\cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\cpu|cpu|D_iw [24])) # (!\cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\cpu|cpu|D_iw [19])))) # (!\cpu|cpu|D_dst_regnum[4]~10_combout )

	.dataa(\cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datab(\cpu|cpu|D_iw [24]),
	.datac(\cpu|cpu|D_iw [19]),
	.datad(\cpu|cpu|D_dst_regnum[4]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[2]~11 .lut_mask = 16'hD8FF;
defparam \cpu|cpu|D_dst_regnum[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \cpu|cpu|R_dst_regnum[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \cpu|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \cpu|cpu|d_writedata[0]~feeder (
// Equation(s):
// \cpu|cpu|d_writedata[0]~feeder_combout  = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|d_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \cpu|cpu|d_writedata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \sys_clk_timer|control_register[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|control_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|control_register[0] .is_wysiwyg = "true";
defparam \sys_clk_timer|control_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \cpu|cpu|W_ienable_reg[0]~feeder (
// Equation(s):
// \cpu|cpu|W_ienable_reg[0]~feeder_combout  = \cpu|cpu|E_src1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\cpu|cpu|W_ienable_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_ienable_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \cpu|cpu|W_ienable_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_ienable_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \sys_clk_timer|status_wr_strobe~2 (
// Equation(s):
// \sys_clk_timer|status_wr_strobe~2_combout  = (!\cpu|cpu|W_alu_result [2] & (!\cpu|cpu|W_alu_result [3] & (\sys_clk_timer|period_l_wr_strobe~4_combout  & !\cpu|cpu|W_alu_result [4])))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\sys_clk_timer|period_l_wr_strobe~4_combout ),
	.datad(\cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\sys_clk_timer|status_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|status_wr_strobe~2 .lut_mask = 16'h0010;
defparam \sys_clk_timer|status_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \sys_clk_timer|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \sys_clk_timer|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \sys_clk_timer|timeout_occurred~0 (
// Equation(s):
// \sys_clk_timer|timeout_occurred~0_combout  = (!\sys_clk_timer|status_wr_strobe~2_combout  & ((\sys_clk_timer|timeout_occurred~q ) # ((\sys_clk_timer|Equal0~10_combout  & !\sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ))))

	.dataa(\sys_clk_timer|Equal0~10_combout ),
	.datab(\sys_clk_timer|status_wr_strobe~2_combout ),
	.datac(\sys_clk_timer|timeout_occurred~q ),
	.datad(\sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ),
	.cin(gnd),
	.combout(\sys_clk_timer|timeout_occurred~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|timeout_occurred~0 .lut_mask = 16'h3032;
defparam \sys_clk_timer|timeout_occurred~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \sys_clk_timer|timeout_occurred (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|timeout_occurred~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|timeout_occurred .is_wysiwyg = "true";
defparam \sys_clk_timer|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout  = !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1 .lut_mask = 16'h00FF;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \cpu|cpu|W_ipending_reg_nxt[0]~1 (
// Equation(s):
// \cpu|cpu|W_ipending_reg_nxt[0]~1_combout  = (\sys_clk_timer|control_register [0] & (\cpu|cpu|W_ienable_reg [0] & (\sys_clk_timer|timeout_occurred~q  & !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [0])))

	.dataa(\sys_clk_timer|control_register [0]),
	.datab(\cpu|cpu|W_ienable_reg [0]),
	.datac(\sys_clk_timer|timeout_occurred~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.cin(gnd),
	.combout(\cpu|cpu|W_ipending_reg_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ipending_reg_nxt[0]~1 .lut_mask = 16'h0080;
defparam \cpu|cpu|W_ipending_reg_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \cpu|cpu|W_ipending_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_ipending_reg_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \cpu|cpu|E_wrctl_status~1 (
// Equation(s):
// \cpu|cpu|E_wrctl_status~1_combout  = (\cpu|cpu|R_ctrl_wrctl_inst~q  & (!\cpu|cpu|D_iw [10] & (!\cpu|cpu|D_iw [9] & !\cpu|cpu|D_iw [8])))

	.dataa(\cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datab(\cpu|cpu|D_iw [10]),
	.datac(\cpu|cpu|D_iw [9]),
	.datad(\cpu|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\cpu|cpu|E_wrctl_status~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_wrctl_status~1 .lut_mask = 16'h0002;
defparam \cpu|cpu|E_wrctl_status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \cpu|cpu|E_wrctl_bstatus~0 (
// Equation(s):
// \cpu|cpu|E_wrctl_bstatus~0_combout  = (!\cpu|cpu|D_iw [6] & \cpu|cpu|D_iw [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [6]),
	.datad(\cpu|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\cpu|cpu|E_wrctl_bstatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_wrctl_bstatus~0 .lut_mask = 16'h0F00;
defparam \cpu|cpu|E_wrctl_bstatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \cpu|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \cpu|cpu|W_bstatus_reg_inst_nxt~0_combout  = (\cpu|cpu|E_wrctl_status~1_combout  & ((\cpu|cpu|E_wrctl_bstatus~0_combout  & ((\cpu|cpu|E_src1 [0]))) # (!\cpu|cpu|E_wrctl_bstatus~0_combout  & (\cpu|cpu|W_bstatus_reg~q )))) # 
// (!\cpu|cpu|E_wrctl_status~1_combout  & (\cpu|cpu|W_bstatus_reg~q ))

	.dataa(\cpu|cpu|W_bstatus_reg~q ),
	.datab(\cpu|cpu|E_src1 [0]),
	.datac(\cpu|cpu|E_wrctl_status~1_combout ),
	.datad(\cpu|cpu|E_wrctl_bstatus~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'hCAAA;
defparam \cpu|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \cpu|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \cpu|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\cpu|cpu|R_ctrl_break~q  & ((\cpu|cpu|W_status_reg_pie~q ))) # (!\cpu|cpu|R_ctrl_break~q  & (\cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ))

	.dataa(\cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|R_ctrl_break~q ),
	.datad(\cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \cpu|cpu|W_bstatus_reg (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \cpu|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \cpu|cpu|D_op_cmpge~4 (
// Equation(s):
// \cpu|cpu|D_op_cmpge~4_combout  = (\cpu|cpu|D_iw [4] & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & (\cpu|cpu|Equal0~2_combout  & \cpu|cpu|D_iw [5])))

	.dataa(\cpu|cpu|D_iw [4]),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(\cpu|cpu|Equal0~2_combout ),
	.datad(\cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_cmpge~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_cmpge~4 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_op_cmpge~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \cpu|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\cpu|cpu|E_wrctl_status~1_combout  & ((\cpu|cpu|E_wrctl_status~0_combout  & (\cpu|cpu|E_src1 [0])) # (!\cpu|cpu|E_wrctl_status~0_combout  & ((\cpu|cpu|W_status_reg_pie~q ))))) # 
// (!\cpu|cpu|E_wrctl_status~1_combout  & (((\cpu|cpu|W_status_reg_pie~q ))))

	.dataa(\cpu|cpu|E_wrctl_status~1_combout ),
	.datab(\cpu|cpu|E_src1 [0]),
	.datac(\cpu|cpu|E_wrctl_status~0_combout ),
	.datad(\cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hDF80;
defparam \cpu|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \cpu|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\cpu|cpu|D_op_cmpge~4_combout  & ((\cpu|cpu|Equal62~8_combout  & (\cpu|cpu|W_bstatus_reg~q )) # (!\cpu|cpu|Equal62~8_combout  & ((\cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))))) # 
// (!\cpu|cpu|D_op_cmpge~4_combout  & (((\cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))))

	.dataa(\cpu|cpu|W_bstatus_reg~q ),
	.datab(\cpu|cpu|D_op_cmpge~4_combout ),
	.datac(\cpu|cpu|Equal62~8_combout ),
	.datad(\cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hBF80;
defparam \cpu|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \cpu|cpu|D_op_eret (
// Equation(s):
// \cpu|cpu|D_op_eret~combout  = (\cpu|cpu|Equal62~8_combout  & (\cpu|cpu|Equal0~6_combout  & (!\cpu|cpu|D_iw [15] & !\cpu|cpu|D_iw [14])))

	.dataa(\cpu|cpu|Equal62~8_combout ),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_iw [15]),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_eret .lut_mask = 16'h0008;
defparam \cpu|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~7 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~7_combout  = (\cpu|cpu|D_op_opx_rsv63~0_combout  & ((\cpu|cpu|Equal62~9_combout ) # ((!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \cpu|cpu|Equal62~14_combout )))) # (!\cpu|cpu|D_op_opx_rsv63~0_combout  & 
// (((!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \cpu|cpu|Equal62~14_combout ))))

	.dataa(\cpu|cpu|D_op_opx_rsv63~0_combout ),
	.datab(\cpu|cpu|Equal62~9_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(\cpu|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~7 .lut_mask = 16'h8F88;
defparam \cpu|cpu|D_ctrl_exception~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~6 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~6_combout  = (\cpu|cpu|D_iw [13] & (((\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [14])) # (!\cpu|cpu|D_iw [12])))

	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~6 .lut_mask = 16'h08CC;
defparam \cpu|cpu|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~11 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~11_combout  = (!\cpu|cpu|D_iw [15] & (\cpu|cpu|D_iw [16] & \cpu|cpu|D_ctrl_exception~6_combout ))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_ctrl_exception~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~11 .lut_mask = 16'h5000;
defparam \cpu|cpu|D_ctrl_exception~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~8 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~8_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout  & \cpu|cpu|D_ctrl_exception~5_combout )))

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ),
	.datad(\cpu|cpu|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~8 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_ctrl_exception~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_exception~9 (
// Equation(s):
// \cpu|cpu|D_ctrl_exception~9_combout  = ((\cpu|cpu|Equal0~6_combout  & ((\cpu|cpu|D_ctrl_exception~7_combout ) # (\cpu|cpu|D_ctrl_exception~11_combout )))) # (!\cpu|cpu|D_ctrl_exception~8_combout )

	.dataa(\cpu|cpu|D_ctrl_exception~7_combout ),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|D_ctrl_exception~11_combout ),
	.datad(\cpu|cpu|D_ctrl_exception~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_exception~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_exception~9 .lut_mask = 16'hC8FF;
defparam \cpu|cpu|D_ctrl_exception~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \cpu|cpu|R_ctrl_exception (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_exception~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \cpu|cpu|E_wrctl_estatus~0 (
// Equation(s):
// \cpu|cpu|E_wrctl_estatus~0_combout  = (\cpu|cpu|E_wrctl_status~1_combout  & (\cpu|cpu|D_iw [6] & !\cpu|cpu|D_iw [7]))

	.dataa(\cpu|cpu|E_wrctl_status~1_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [6]),
	.datad(\cpu|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\cpu|cpu|E_wrctl_estatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_wrctl_estatus~0 .lut_mask = 16'h00A0;
defparam \cpu|cpu|E_wrctl_estatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \cpu|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \cpu|cpu|W_estatus_reg_inst_nxt~0_combout  = (!\cpu|cpu|R_ctrl_exception~q  & ((\cpu|cpu|E_wrctl_estatus~0_combout  & ((\cpu|cpu|E_src1 [0]))) # (!\cpu|cpu|E_wrctl_estatus~0_combout  & (\cpu|cpu|W_estatus_reg~q ))))

	.dataa(\cpu|cpu|W_estatus_reg~q ),
	.datab(\cpu|cpu|E_src1 [0]),
	.datac(\cpu|cpu|E_wrctl_estatus~0_combout ),
	.datad(\cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h00CA;
defparam \cpu|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \cpu|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \cpu|cpu|W_estatus_reg_inst_nxt~1_combout  = (\cpu|cpu|W_estatus_reg_inst_nxt~0_combout ) # ((\cpu|cpu|R_ctrl_exception~q  & \cpu|cpu|W_status_reg_pie~q ))

	.dataa(\cpu|cpu|R_ctrl_exception~q ),
	.datab(gnd),
	.datac(\cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.datad(\cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hFAF0;
defparam \cpu|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \cpu|cpu|W_estatus_reg (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \cpu|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \cpu|cpu|W_status_reg_pie_inst_nxt~2_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|D_op_eret~combout  & ((\cpu|cpu|W_estatus_reg~q ))) # (!\cpu|cpu|D_op_eret~combout  & (\cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ))))

	.dataa(\cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.datab(\cpu|cpu|D_op_eret~combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'h0E02;
defparam \cpu|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \cpu|cpu|W_status_reg_pie (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \cpu|cpu|D_iw[31]~0 (
// Equation(s):
// \cpu|cpu|D_iw[31]~0_combout  = ((!\cpu|cpu|W_ipending_reg [0] & !\cpu|cpu|W_ipending_reg [1])) # (!\cpu|cpu|W_status_reg_pie~q )

	.dataa(gnd),
	.datab(\cpu|cpu|W_ipending_reg [0]),
	.datac(\cpu|cpu|W_ipending_reg [1]),
	.datad(\cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[31]~0 .lut_mask = 16'h03FF;
defparam \cpu|cpu|D_iw[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[18]~40 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[18]~40_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a82~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a18~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a82~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[18]~40 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[18]~41 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[18]~41_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[18]~40_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a114~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[18]~40_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a50~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[18]~40_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a114~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[18]~40_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[18]~41 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \cpu|cpu|F_iw[18]~34 (
// Equation(s):
// \cpu|cpu|F_iw[18]~34_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & 
// \mem|the_altsyncram|auto_generated|mux4|result_node[18]~41_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & (\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & 
// ((\mem|the_altsyncram|auto_generated|mux4|result_node[18]~41_combout ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[18]~41_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[18]~34 .lut_mask = 16'hECA0;
defparam \cpu|cpu|F_iw[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \cpu|cpu|F_iw[18]~57 (
// Equation(s):
// \cpu|cpu|F_iw[18]~57_combout  = (\cpu|cpu|hbreak_enabled~q  & (\cpu|cpu|D_iw[31]~0_combout  & (\cpu|cpu|F_iw[18]~34_combout ))) # (!\cpu|cpu|hbreak_enabled~q  & ((\cpu|cpu|hbreak_req~0_combout ) # ((\cpu|cpu|D_iw[31]~0_combout  & 
// \cpu|cpu|F_iw[18]~34_combout ))))

	.dataa(\cpu|cpu|hbreak_enabled~q ),
	.datab(\cpu|cpu|D_iw[31]~0_combout ),
	.datac(\cpu|cpu|F_iw[18]~34_combout ),
	.datad(\cpu|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[18]~57 .lut_mask = 16'hD5C0;
defparam \cpu|cpu|F_iw[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \cpu|cpu|D_iw[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[18]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[1]~1_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout  & ((\cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\cpu|cpu|D_iw [23]))) # (!\cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\cpu|cpu|D_iw [18]))))

	.dataa(\cpu|cpu|D_iw [18]),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~20_combout ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\cpu|cpu|D_iw [23]),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[1]~1 .lut_mask = 16'hC808;
defparam \cpu|cpu|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[1]~0_combout  = (\cpu|cpu|D_ctrl_exception~5_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & !\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_exception~5_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[1]~0 .lut_mask = 16'h00C0;
defparam \cpu|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[1]~2 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[1]~2_combout  = (\cpu|cpu|Equal0~17_combout ) # ((\cpu|cpu|D_dst_regnum[1]~1_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & \cpu|cpu|D_dst_regnum[1]~0_combout )))

	.dataa(\cpu|cpu|D_dst_regnum[1]~1_combout ),
	.datab(\cpu|cpu|Equal0~17_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datad(\cpu|cpu|D_dst_regnum[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[1]~2 .lut_mask = 16'hECCC;
defparam \cpu|cpu|D_dst_regnum[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \cpu|cpu|R_dst_regnum[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \cpu|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \cpu|cpu|E_src1[17]~1 (
// Equation(s):
// \cpu|cpu|E_src1[17]~1_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [21]))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[17]~1 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src1[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[15]~4 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[15]~4_combout  = (!\cpu|cpu|R_ctrl_exception~q  & ((\cpu|cpu|R_ctrl_break~q ) # ((!\cpu|cpu|F_pc_sel_nxt~0_combout  & \cpu|cpu|F_pc_plus_one[15]~30_combout ))))

	.dataa(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\cpu|cpu|R_ctrl_break~q ),
	.datac(\cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.datad(\cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[15]~4 .lut_mask = 16'h00DC;
defparam \cpu|cpu|F_pc_no_crst_nxt[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[15]~5 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[15]~5_combout  = (\cpu|cpu|F_pc_no_crst_nxt[15]~4_combout ) # ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (!\cpu|cpu|R_ctrl_exception~q  & \cpu|cpu|Add1~54_combout )))

	.dataa(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\cpu|cpu|R_ctrl_exception~q ),
	.datac(\cpu|cpu|Add1~54_combout ),
	.datad(\cpu|cpu|F_pc_no_crst_nxt[15]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[15]~5 .lut_mask = 16'hFF20;
defparam \cpu|cpu|F_pc_no_crst_nxt[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \cpu|cpu|F_pc[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[15]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[13]~26_combout  = (\cpu|cpu|F_pc [13] & (!\cpu|cpu|F_pc_plus_one[12]~25 )) # (!\cpu|cpu|F_pc [13] & ((\cpu|cpu|F_pc_plus_one[12]~25 ) # (GND)))
// \cpu|cpu|F_pc_plus_one[13]~27  = CARRY((!\cpu|cpu|F_pc_plus_one[12]~25 ) # (!\cpu|cpu|F_pc [13]))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[12]~25 ),
	.combout(\cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[14]~28 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[14]~28_combout  = (\cpu|cpu|F_pc [14] & (\cpu|cpu|F_pc_plus_one[13]~27  $ (GND))) # (!\cpu|cpu|F_pc [14] & (!\cpu|cpu|F_pc_plus_one[13]~27  & VCC))
// \cpu|cpu|F_pc_plus_one[14]~29  = CARRY((\cpu|cpu|F_pc [14] & !\cpu|cpu|F_pc_plus_one[13]~27 ))

	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[13]~27 ),
	.combout(\cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'hC30C;
defparam \cpu|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[15]~30 (
// Equation(s):
// \cpu|cpu|F_pc_plus_one[15]~30_combout  = \cpu|cpu|F_pc [15] $ (\cpu|cpu|F_pc_plus_one[14]~29 )

	.dataa(\cpu|cpu|F_pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|cpu|F_pc_plus_one[14]~29 ),
	.combout(\cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'h5A5A;
defparam \cpu|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \cpu|cpu|E_src1[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[17]~1_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \cpu|cpu|E_logic_result[17]~1 (
// Equation(s):
// \cpu|cpu|E_logic_result[17]~1_combout  = (\cpu|cpu|E_src1 [17] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [17]))))) # (!\cpu|cpu|E_src1 [17] & ((\cpu|cpu|E_src2 [17] & ((\cpu|cpu|R_logic_op [1]))) # (!\cpu|cpu|E_src2 [17] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|R_logic_op [1]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src1 [17]),
	.datac(\cpu|cpu|E_src2 [17]),
	.datad(\cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[17]~1 .lut_mask = 16'h7C81;
defparam \cpu|cpu|E_logic_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \cpu|cpu|W_alu_result[17]~1 (
// Equation(s):
// \cpu|cpu|W_alu_result[17]~1_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[17]~1_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~54_combout ))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|Add1~54_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[17]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[17]~1 .lut_mask = 16'hEE44;
defparam \cpu|cpu|W_alu_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \cpu|cpu|W_alu_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[17]~1_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \mm_interconnect_0|router|Equal0~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal0~0_combout  = (!\cpu|cpu|W_alu_result [16] & (\cpu|cpu|W_alu_result [17] & (!\cpu|cpu|W_alu_result [15] & !\cpu|cpu|W_alu_result [14])))

	.dataa(\cpu|cpu|W_alu_result [16]),
	.datab(\cpu|cpu|W_alu_result [17]),
	.datac(\cpu|cpu|W_alu_result [15]),
	.datad(\cpu|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal0~0 .lut_mask = 16'h0004;
defparam \mm_interconnect_0|router|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \mm_interconnect_0|router|Equal0~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal0~1_combout  = ((\cpu|cpu|W_alu_result [13]) # ((\cpu|cpu|W_alu_result [12]) # (!\cpu|cpu|W_alu_result [11]))) # (!\mm_interconnect_0|router|Equal0~0_combout )

	.dataa(\mm_interconnect_0|router|Equal0~0_combout ),
	.datab(\cpu|cpu|W_alu_result [13]),
	.datac(\cpu|cpu|W_alu_result [11]),
	.datad(\cpu|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal0~1 .lut_mask = 16'hFFDF;
defparam \mm_interconnect_0|router|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \mm_interconnect_0|router|src_channel[5]~0 (
// Equation(s):
// \mm_interconnect_0|router|src_channel[5]~0_combout  = ((\cpu|cpu|W_alu_result [5] & (\cpu|cpu|W_alu_result [3] $ (!\cpu|cpu|W_alu_result [4])))) # (!\mm_interconnect_0|router|Equal1~2_combout )

	.dataa(\cpu|cpu|W_alu_result [5]),
	.datab(\cpu|cpu|W_alu_result [3]),
	.datac(\cpu|cpu|W_alu_result [4]),
	.datad(\mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|src_channel[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|src_channel[5]~0 .lut_mask = 16'h82FF;
defparam \mm_interconnect_0|router|src_channel[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|router|Equal0~1_combout  & (\mm_interconnect_0|router|src_channel[5]~0_combout  & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & !\mm_interconnect_0|router|always1~1_combout )))

	.dataa(\mm_interconnect_0|router|Equal0~1_combout ),
	.datab(\mm_interconnect_0|router|src_channel[5]~0_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0080;
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0]~2_combout  = (\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3_combout ) # ((\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [0] & ((\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1]) 
// # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~3_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFFD0;
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0_combout 
// ) # (\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1])))) # (!\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [0] & (((\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1]))))

	.dataa(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h54F0;
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2 (
// Equation(s):
// \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout  = (\mm_interconnect_0|router|Equal0~1_combout  & (!\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1] & (!\mm_interconnect_0|router|always1~1_combout  & 
// \mm_interconnect_0|router|src_channel[5]~0_combout )))

	.dataa(\mm_interconnect_0|router|Equal0~1_combout ),
	.datab(\mm_interconnect_0|mem_s2_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|router|always1~1_combout ),
	.datad(\mm_interconnect_0|router|src_channel[5]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2 .lut_mask = 16'h0200;
defparam \mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \mem|wren2~0 (
// Equation(s):
// \mem|wren2~0_combout  = (((!\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ) # (!\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q )) # (!\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout )) # 
// (!\jtag_uart|always2~0_combout )

	.dataa(\jtag_uart|always2~0_combout ),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\mem|wren2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|wren2~0 .lut_mask = 16'h7FFF;
defparam \mem|wren2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|decode3|w_anode2182w[2] (
// Equation(s):
// \mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2] = (\cpu|cpu|W_alu_result [15] & (!\cpu|cpu|W_alu_result [16] & !\mem|wren2~0_combout ))

	.dataa(\cpu|cpu|W_alu_result [15]),
	.datab(gnd),
	.datac(\cpu|cpu|W_alu_result [16]),
	.datad(\mem|wren2~0_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2182w[2] .lut_mask = 16'h000A;
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2182w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2182w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [0]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [0]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2169w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [0]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[0]~0 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[0]~0_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a64~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_a [0] & \mem|the_altsyncram|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[0]~0 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \mem|the_altsyncram|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\cpu|cpu|F_pc [12],\cpu|cpu|F_pc [11],\cpu|cpu|F_pc [10],\cpu|cpu|F_pc [9],\cpu|cpu|F_pc [8],\cpu|cpu|F_pc [7],\cpu|cpu|F_pc [6],\cpu|cpu|F_pc [5],\cpu|cpu|F_pc [4],\cpu|cpu|F_pc [3],\cpu|cpu|F_pc [2],\cpu|cpu|F_pc [1],\cpu|cpu|F_pc [0]}),
	.portabyteenamasks({vcc}),
	.portbdatain({\cpu|cpu|d_writedata [0]}),
	.portbaddr({\cpu|cpu|W_alu_result [14],\cpu|cpu|W_alu_result [13],\cpu|cpu|W_alu_result [12],\cpu|cpu|W_alu_result [11],\cpu|cpu|W_alu_result [10],\cpu|cpu|W_alu_result [9],\cpu|cpu|W_alu_result [8],\cpu|cpu|W_alu_result [7],\cpu|cpu|W_alu_result [6],\cpu|cpu|W_alu_result [5],\cpu|cpu|W_alu_result [4],
\cpu|cpu|W_alu_result [3],\cpu|cpu|W_alu_result [2]}),
	.portbbyteenamasks({\cpu|cpu|d_byteenable [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\mem|the_altsyncram|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .clk0_input_clock_enable = "ena0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .init_file = "niosII_mem.hex";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .logical_ram_name = "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_byte_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_byte_enable_mask_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_byte_size = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 32768;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem|the_altsyncram|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[0]~1 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[0]~1_combout  = (\mem|the_altsyncram|auto_generated|mux4|result_node[0]~0_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a96~portadataout ) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[0]~0_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a32~portadataout  & (\mem|the_altsyncram|auto_generated|address_reg_a [0])))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[0]~0_combout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[0]~1 .lut_mask = 16'hEC2C;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \cpu|cpu|F_iw[0]~6 (
// Equation(s):
// \cpu|cpu|F_iw[0]~6_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[0]~6 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \cpu|cpu|F_iw[0]~7 (
// Equation(s):
// \cpu|cpu|F_iw[0]~7_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[0]~6_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[0]~1_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu|cpu|D_iw[31]~1_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[0]~1_combout ),
	.datac(\cpu|cpu|F_iw[0]~6_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[0]~7 .lut_mask = 16'hA8A0;
defparam \cpu|cpu|F_iw[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \cpu|cpu|D_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \cpu|cpu|Equal0~2 (
// Equation(s):
// \cpu|cpu|Equal0~2_combout  = (\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [2] & !\cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~2 .lut_mask = 16'h0008;
defparam \cpu|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \cpu|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \cpu|cpu|D_logic_op_raw[1]~0_combout  = (\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_iw [15]) # ((!\cpu|cpu|D_iw [5]) # (!\cpu|cpu|Equal0~2_combout ))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'hB0F0;
defparam \cpu|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \cpu|cpu|D_logic_op[1]~0 (
// Equation(s):
// \cpu|cpu|D_logic_op[1]~0_combout  = (\cpu|cpu|D_logic_op_raw[1]~0_combout ) # (\cpu|cpu|D_ctrl_alu_force_xor~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(\cpu|cpu|D_ctrl_alu_force_xor~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_logic_op[1]~0 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \cpu|cpu|R_logic_op[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \cpu|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \cpu|cpu|E_logic_result[16]~2 (
// Equation(s):
// \cpu|cpu|E_logic_result[16]~2_combout  = (\cpu|cpu|E_src1 [16] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [16]))))) # (!\cpu|cpu|E_src1 [16] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [16]))) # (!\cpu|cpu|R_logic_op [1] 
// & (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [16]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|E_src1 [16]),
	.datac(\cpu|cpu|R_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[16]~2 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \cpu|cpu|W_alu_result[16]~2 (
// Equation(s):
// \cpu|cpu|W_alu_result[16]~2_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[16]~2_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~52_combout ))

	.dataa(\cpu|cpu|Add1~52_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[16]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[16]~2 .lut_mask = 16'hEE22;
defparam \cpu|cpu|W_alu_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \cpu|cpu|W_alu_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[16]~2_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|decode3|w_anode2190w[2] (
// Equation(s):
// \mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2] = (!\cpu|cpu|W_alu_result [15] & (\cpu|cpu|W_alu_result [16] & !\mem|wren2~0_combout ))

	.dataa(\cpu|cpu|W_alu_result [15]),
	.datab(gnd),
	.datac(\cpu|cpu|W_alu_result [16]),
	.datad(\mem|wren2~0_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|decode3|w_anode2190w [2]),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2190w[2] .lut_mask = 16'h0050;
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2190w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[1]~2 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[1]~2_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a33~portadataout ))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[1]~2 .lut_mask = 16'hF4A4;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[1]~3 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[1]~3_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[1]~2_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a97~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[1]~2_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a65~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[1]~2_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a65~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a97~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[1]~3 .lut_mask = 16'hCFA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \cpu|cpu|F_iw[1]~8 (
// Equation(s):
// \cpu|cpu|F_iw[1]~8_combout  = ((\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[1]~3_combout ))) # 
// (!\cpu|cpu|D_iw[31]~1_combout )

	.dataa(\cpu|cpu|D_iw[31]~1_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[1]~3_combout ),
	.datad(\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[1]~8 .lut_mask = 16'hFFD5;
defparam \cpu|cpu|F_iw[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \cpu|cpu|D_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \cpu|cpu|Equal0~15 (
// Equation(s):
// \cpu|cpu|Equal0~15_combout  = (\cpu|cpu|D_iw [3] & (!\cpu|cpu|D_iw [1] & (!\cpu|cpu|D_iw [2] & \cpu|cpu|D_iw [0])))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~15 .lut_mask = 16'h0200;
defparam \cpu|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = (((!\cpu|cpu|Equal62~8_combout  & !\cpu|cpu|Equal62~3_combout )) # (!\cpu|cpu|D_op_opx_rsv63~0_combout )) # (!\cpu|cpu|Equal0~6_combout )

	.dataa(\cpu|cpu|Equal62~8_combout ),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|Equal62~3_combout ),
	.datad(\cpu|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h37FF;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = (!\cpu|cpu|Equal0~15_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & ((!\cpu|cpu|D_op_opx_rsv17~0_combout ) # (!\cpu|cpu|Equal62~6_combout ))))

	.dataa(\cpu|cpu|Equal0~15_combout ),
	.datab(\cpu|cpu|Equal62~6_combout ),
	.datac(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h1500;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & (((!\cpu|cpu|Equal62~8_combout  & !\cpu|cpu|Equal62~13_combout )) # (!\cpu|cpu|D_op_opx_rsv17~0_combout )))

	.dataa(\cpu|cpu|Equal62~8_combout ),
	.datab(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.datad(\cpu|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'h3070;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & \cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 .lut_mask = 16'hC000;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 (
// Equation(s):
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  = (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & (\cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & 
// \cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout )))

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datac(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[0]~7 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[0]~7_combout  = (\cpu|cpu|Equal0~17_combout ) # ((\cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\cpu|cpu|D_iw [22]))) # (!\cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\cpu|cpu|D_iw [17])))

	.dataa(\cpu|cpu|D_iw [17]),
	.datab(\cpu|cpu|Equal0~17_combout ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[0]~7 .lut_mask = 16'hFECE;
defparam \cpu|cpu|D_dst_regnum[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[0]~8 (
// Equation(s):
// \cpu|cpu|D_dst_regnum[0]~8_combout  = ((\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ) # ((\cpu|cpu|D_dst_regnum[0]~7_combout ) # (!\cpu|cpu|D_ctrl_exception~5_combout ))) # (!\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout )

	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.datab(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.datac(\cpu|cpu|D_dst_regnum[0]~7_combout ),
	.datad(\cpu|cpu|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[0]~8 .lut_mask = 16'hFDFF;
defparam \cpu|cpu|D_dst_regnum[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \cpu|cpu|R_dst_regnum[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \cpu|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \cpu|cpu|d_writedata[3]~feeder (
// Equation(s):
// \cpu|cpu|d_writedata[3]~feeder_combout  = \cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|d_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \cpu|cpu|d_writedata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [3])

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [3])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q )))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [3]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hCCF0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q 
// )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3 .lut_mask = 16'hF088;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[3]~6 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[3]~6_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a35~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a3~portadataout  & !\mem|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[3]~6 .lut_mask = 16'hAAD8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[3]~7 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[3]~7_combout  = (\mem|the_altsyncram|auto_generated|mux4|result_node[3]~6_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a99~portadataout ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[3]~6_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a67~portadataout  & \mem|the_altsyncram|auto_generated|address_reg_a 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a99~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[3]~6_combout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a67~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[3]~7 .lut_mask = 16'hB8CC;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \cpu|cpu|F_iw[3]~11 (
// Equation(s):
// \cpu|cpu|F_iw[3]~11_combout  = (\mm_interconnect_0|rsp_mux_001|src_payload~1_combout ) # (((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[3]~7_combout )) # 
// (!\cpu|cpu|D_iw[31]~1_combout ))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[3]~11 .lut_mask = 16'hEFCF;
defparam \cpu|cpu|F_iw[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \cpu|cpu|D_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_mem8~0_combout  = (!\cpu|cpu|D_iw [3] & (\cpu|cpu|D_iw [0] & ((\cpu|cpu|D_iw [1]) # (\cpu|cpu|D_iw [2]))))

	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mem8~0 .lut_mask = 16'h5400;
defparam \cpu|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \cpu|cpu|d_byteenable[2]~0 (
// Equation(s):
// \cpu|cpu|d_byteenable[2]~0_combout  = (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|D_ctrl_mem8~0_combout ) # (\cpu|cpu|D_ctrl_mem16~0_combout )))

	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_byteenable[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[2]~0 .lut_mask = 16'h0F0C;
defparam \cpu|cpu|d_byteenable[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \cpu|cpu|E_st_data[16]~1 (
// Equation(s):
// \cpu|cpu|E_st_data[16]~1_combout  = (\cpu|cpu|d_byteenable[2]~0_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(gnd),
	.datab(\cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[16]~1 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|E_st_data[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \cpu|cpu|d_writedata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[16]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [16])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [16])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~31_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hE2C0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~22_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [22] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [22]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [22]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~62_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61_combout 
//  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [24])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [24])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~61_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [24]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hC0EA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~14_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [23])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hB888;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [20])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [20])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35 .lut_mask = 16'hACAC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~36_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [22]) # ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  
// & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35_combout )))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [22]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~36 .lut_mask = 16'h8F88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~9_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [19] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [19]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [19]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~38_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [21]) # ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  
// & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37_combout )))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [21]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~38 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~19_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [18] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [18])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [18])))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~58_combout  = 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [20]) # ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  
// & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57_combout )))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [20]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~57_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~58 .lut_mask = 16'h8F88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~13_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [19])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'hCAC0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~7_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [16] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N5
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [16]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [16]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~34_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout 
//  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [18])))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout  
// & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33_combout ) # 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [18]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [18]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~34 .lut_mask = 16'hF444;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17])) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout 
// ))))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hBF80;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15  $ 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  
// & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout 
// ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h3530;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q  & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'h0020;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35] & ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h20A8;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ) # 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hFCF0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~12_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hE4A0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~6_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [24] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo 
// [36])) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [24]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [24]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~32_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30_combout 
//  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [26] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [26] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [26]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~32 .lut_mask = 16'hC0EA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr 
// [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [25]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [25] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'h8800;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~0_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q ) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata 
// [1]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h5450;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q )))) # 
// (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [0]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0 .lut_mask = 16'hCC0A;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0]~feeder_combout  = \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0_combout 

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \jtag_uart|av_readdata[0]~1 (
// Equation(s):
// \jtag_uart|av_readdata[0]~1_combout  = (\jtag_uart|read_0~q  & (\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0])) # (!\jtag_uart|read_0~q  & ((\jtag_uart|ien_AF~q )))

	.dataa(\jtag_uart|read_0~q ),
	.datab(gnd),
	.datac(\jtag_uart|the_niosII_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\jtag_uart|ien_AF~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[0]~1 .lut_mask = 16'hF5A0;
defparam \jtag_uart|av_readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[0]~8 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[0]~8_combout  = (\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~8 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[0]~9 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[0]~9_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[0]~8_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\cpu|cpu|av_ld_byte0_data_nxt[0]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~9 .lut_mask = 16'hFFA0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[0]~0 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[0]~0_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [1] & (((\mem|the_altsyncram|auto_generated|ram_block1a64~PORTBDATAOUT0 ) # (\mem|the_altsyncram|auto_generated|address_reg_b [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [1] & (\mem|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0  & ((!\mem|the_altsyncram|auto_generated|address_reg_b [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [1]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[0]~0 .lut_mask = 16'hF0CA;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux5|result_node[0]~1 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux5|result_node[0]~1_combout  = (\mem|the_altsyncram|auto_generated|address_reg_b [0] & ((\mem|the_altsyncram|auto_generated|mux5|result_node[0]~0_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a96~PORTBDATAOUT0 )) # (!\mem|the_altsyncram|auto_generated|mux5|result_node[0]~0_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a32~PORTBDATAOUT0 ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_b [0] & (((\mem|the_altsyncram|auto_generated|mux5|result_node[0]~0_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_b [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux5|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux5|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[0]~1 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux5|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[0]~0 (
// Equation(s):
// \sys_clk_timer|read_mux_out[0]~0_combout  = (\sys_clk_timer|Equal6~2_combout  & (((\sys_clk_timer|Equal6~1_combout  & \sys_clk_timer|period_h_register [0])) # (!\sys_clk_timer|period_l_register [0]))) # (!\sys_clk_timer|Equal6~2_combout  & 
// (\sys_clk_timer|Equal6~1_combout  & (\sys_clk_timer|period_h_register [0])))

	.dataa(\sys_clk_timer|Equal6~2_combout ),
	.datab(\sys_clk_timer|Equal6~1_combout ),
	.datac(\sys_clk_timer|period_h_register [0]),
	.datad(\sys_clk_timer|period_l_register [0]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[0]~0 .lut_mask = 16'hC0EA;
defparam \sys_clk_timer|read_mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[0]~2 (
// Equation(s):
// \sys_clk_timer|read_mux_out[0]~2_combout  = (\sys_clk_timer|Equal6~0_combout  & ((\cpu|cpu|W_alu_result [2] & ((\sys_clk_timer|control_register [0]))) # (!\cpu|cpu|W_alu_result [2] & (\sys_clk_timer|timeout_occurred~q ))))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\sys_clk_timer|timeout_occurred~q ),
	.datac(\sys_clk_timer|control_register [0]),
	.datad(\sys_clk_timer|Equal6~0_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[0]~2 .lut_mask = 16'hE400;
defparam \sys_clk_timer|read_mux_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \sys_clk_timer|counter_snapshot[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|internal_counter [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[16] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \sys_clk_timer|counter_snapshot[0]~0 (
// Equation(s):
// \sys_clk_timer|counter_snapshot[0]~0_combout  = !\sys_clk_timer|internal_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sys_clk_timer|internal_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_clk_timer|counter_snapshot[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[0]~0 .lut_mask = 16'h0F0F;
defparam \sys_clk_timer|counter_snapshot[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \sys_clk_timer|counter_snapshot[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|counter_snapshot[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|counter_snapshot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|counter_snapshot[0] .is_wysiwyg = "true";
defparam \sys_clk_timer|counter_snapshot[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[0]~1 (
// Equation(s):
// \sys_clk_timer|read_mux_out[0]~1_combout  = (\sys_clk_timer|Equal6~3_combout  & ((\sys_clk_timer|counter_snapshot [16]) # ((\sys_clk_timer|Equal6~4_combout  & \sys_clk_timer|counter_snapshot [0])))) # (!\sys_clk_timer|Equal6~3_combout  & 
// (\sys_clk_timer|Equal6~4_combout  & ((\sys_clk_timer|counter_snapshot [0]))))

	.dataa(\sys_clk_timer|Equal6~3_combout ),
	.datab(\sys_clk_timer|Equal6~4_combout ),
	.datac(\sys_clk_timer|counter_snapshot [16]),
	.datad(\sys_clk_timer|counter_snapshot [0]),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[0]~1 .lut_mask = 16'hECA0;
defparam \sys_clk_timer|read_mux_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \sys_clk_timer|read_mux_out[0] (
// Equation(s):
// \sys_clk_timer|read_mux_out [0] = (\sys_clk_timer|read_mux_out[0]~0_combout ) # ((\sys_clk_timer|read_mux_out[0]~2_combout ) # (\sys_clk_timer|read_mux_out[0]~1_combout ))

	.dataa(gnd),
	.datab(\sys_clk_timer|read_mux_out[0]~0_combout ),
	.datac(\sys_clk_timer|read_mux_out[0]~2_combout ),
	.datad(\sys_clk_timer|read_mux_out[0]~1_combout ),
	.cin(gnd),
	.combout(\sys_clk_timer|read_mux_out [0]),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|read_mux_out[0] .lut_mask = 16'hFFFC;
defparam \sys_clk_timer|read_mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \sys_clk_timer|readdata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sys_clk_timer|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sys_clk_timer|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sys_clk_timer|readdata[0] .is_wysiwyg = "true";
defparam \sys_clk_timer|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sys_clk_timer|readdata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[0]~10 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[0]~10_combout  = (\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & ((\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]) # ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre 
// [0] & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0] & (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & 
// \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sem_ctl_slave_translator|av_readdata_pre [0]),
	.datab(\mm_interconnect_0|sem_ctl_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~10 .lut_mask = 16'hF888;
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[0]~11 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[0]~11_combout  = (\cpu|cpu|av_ld_byte0_data_nxt[0]~10_combout ) # ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux5|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg [0]),
	.datac(\mem|the_altsyncram|auto_generated|mux5|result_node[0]~1_combout ),
	.datad(\cpu|cpu|av_ld_byte0_data_nxt[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~11 .lut_mask = 16'hFFC0;
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \cpu|cpu|av_ld_byte0_data_nxt[0]~12 (
// Equation(s):
// \cpu|cpu|av_ld_byte0_data_nxt[0]~12_combout  = (\cpu|cpu|av_ld_rshift8~1_combout  & (((\cpu|cpu|av_ld_byte1_data [0])))) # (!\cpu|cpu|av_ld_rshift8~1_combout  & ((\cpu|cpu|av_ld_byte0_data_nxt[0]~9_combout ) # ((\cpu|cpu|av_ld_byte0_data_nxt[0]~11_combout 
// ))))

	.dataa(\cpu|cpu|av_ld_byte0_data_nxt[0]~9_combout ),
	.datab(\cpu|cpu|av_ld_byte0_data_nxt[0]~11_combout ),
	.datac(\cpu|cpu|av_ld_rshift8~1_combout ),
	.datad(\cpu|cpu|av_ld_byte1_data [0]),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_byte0_data_nxt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~12 .lut_mask = 16'hFE0E;
defparam \cpu|cpu|av_ld_byte0_data_nxt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \cpu|cpu|av_ld_byte0_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_byte0_data_nxt[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \cpu|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \cpu|cpu|E_control_rd_data[0]~0_combout  = (!\cpu|cpu|D_iw [8] & ((\cpu|cpu|D_iw [6] & ((\cpu|cpu|W_estatus_reg~q ))) # (!\cpu|cpu|D_iw [6] & (\cpu|cpu|W_status_reg_pie~q ))))

	.dataa(\cpu|cpu|W_status_reg_pie~q ),
	.datab(\cpu|cpu|D_iw [8]),
	.datac(\cpu|cpu|D_iw [6]),
	.datad(\cpu|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_rd_data[0]~0 .lut_mask = 16'h3202;
defparam \cpu|cpu|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \cpu|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \cpu|cpu|E_control_rd_data[0]~1_combout  = (\cpu|cpu|D_iw [7] & (\cpu|cpu|W_bstatus_reg~q  & (!\cpu|cpu|D_iw [8]))) # (!\cpu|cpu|D_iw [7] & (((\cpu|cpu|D_iw [8] & \cpu|cpu|W_ipending_reg [0]))))

	.dataa(\cpu|cpu|W_bstatus_reg~q ),
	.datab(\cpu|cpu|D_iw [7]),
	.datac(\cpu|cpu|D_iw [8]),
	.datad(\cpu|cpu|W_ipending_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_rd_data[0]~1 .lut_mask = 16'h3808;
defparam \cpu|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \cpu|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \cpu|cpu|E_control_rd_data[0]~2_combout  = (\cpu|cpu|D_iw [6] & (!\cpu|cpu|D_iw [7] & (\cpu|cpu|E_control_rd_data[0]~0_combout ))) # (!\cpu|cpu|D_iw [6] & ((\cpu|cpu|E_control_rd_data[0]~1_combout ) # ((!\cpu|cpu|D_iw [7] & 
// \cpu|cpu|E_control_rd_data[0]~0_combout ))))

	.dataa(\cpu|cpu|D_iw [6]),
	.datab(\cpu|cpu|D_iw [7]),
	.datac(\cpu|cpu|E_control_rd_data[0]~0_combout ),
	.datad(\cpu|cpu|E_control_rd_data[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_rd_data[0]~2 .lut_mask = 16'h7530;
defparam \cpu|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \cpu|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \cpu|cpu|E_control_rd_data[0]~3_combout  = (\cpu|cpu|Equal135~1_combout  & ((\cpu|cpu|W_ienable_reg [0]) # ((\cpu|cpu|Equal135~0_combout  & \cpu|cpu|E_control_rd_data[0]~2_combout )))) # (!\cpu|cpu|Equal135~1_combout  & (\cpu|cpu|Equal135~0_combout  & 
// ((\cpu|cpu|E_control_rd_data[0]~2_combout ))))

	.dataa(\cpu|cpu|Equal135~1_combout ),
	.datab(\cpu|cpu|Equal135~0_combout ),
	.datac(\cpu|cpu|W_ienable_reg [0]),
	.datad(\cpu|cpu|E_control_rd_data[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_rd_data[0]~3 .lut_mask = 16'hECA0;
defparam \cpu|cpu|E_control_rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \cpu|cpu|W_control_rd_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[0]~1_combout  = (!\cpu|cpu|R_ctrl_br_cmp~q  & ((\cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\cpu|cpu|W_control_rd_data [0])) # (!\cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((\cpu|cpu|W_alu_result [0])))))

	.dataa(\cpu|cpu|W_control_rd_data [0]),
	.datab(\cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(\cpu|cpu|W_alu_result [0]),
	.datad(\cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h2230;
defparam \cpu|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \cpu|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \cpu|cpu|D_logic_op_raw[0]~1_combout  = (\cpu|cpu|Equal0~3_combout  & ((\cpu|cpu|Equal0~2_combout  & ((\cpu|cpu|D_iw [14]))) # (!\cpu|cpu|Equal0~2_combout  & (\cpu|cpu|D_iw [3])))) # (!\cpu|cpu|Equal0~3_combout  & (\cpu|cpu|D_iw [3]))

	.dataa(\cpu|cpu|Equal0~3_combout ),
	.datab(\cpu|cpu|D_iw [3]),
	.datac(\cpu|cpu|Equal0~2_combout ),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hEC4C;
defparam \cpu|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \cpu|cpu|R_compare_op[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \cpu|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \cpu|cpu|E_logic_result[15]~3 (
// Equation(s):
// \cpu|cpu|E_logic_result[15]~3_combout  = (\cpu|cpu|E_src1 [15] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|E_src2 [15] & \cpu|cpu|R_logic_op [0]))))) # (!\cpu|cpu|E_src1 [15] & ((\cpu|cpu|R_logic_op [1] & (\cpu|cpu|E_src2 [15])) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|E_src2 [15] & !\cpu|cpu|R_logic_op [0]))))

	.dataa(\cpu|cpu|R_logic_op [1]),
	.datab(\cpu|cpu|E_src1 [15]),
	.datac(\cpu|cpu|E_src2 [15]),
	.datad(\cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[15]~3 .lut_mask = 16'h68A9;
defparam \cpu|cpu|E_logic_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \cpu|cpu|Equal127~0 (
// Equation(s):
// \cpu|cpu|Equal127~0_combout  = (!\cpu|cpu|E_logic_result[14]~4_combout  & (!\cpu|cpu|E_logic_result[17]~1_combout  & (!\cpu|cpu|E_logic_result[16]~2_combout  & !\cpu|cpu|E_logic_result[15]~3_combout )))

	.dataa(\cpu|cpu|E_logic_result[14]~4_combout ),
	.datab(\cpu|cpu|E_logic_result[17]~1_combout ),
	.datac(\cpu|cpu|E_logic_result[16]~2_combout ),
	.datad(\cpu|cpu|E_logic_result[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \cpu|cpu|Equal127~2 (
// Equation(s):
// \cpu|cpu|Equal127~2_combout  = (!\cpu|cpu|E_logic_result[7]~10_combout  & (!\cpu|cpu|E_logic_result[8]~9_combout  & (!\cpu|cpu|E_logic_result[6]~11_combout  & !\cpu|cpu|E_logic_result[9]~8_combout )))

	.dataa(\cpu|cpu|E_logic_result[7]~10_combout ),
	.datab(\cpu|cpu|E_logic_result[8]~9_combout ),
	.datac(\cpu|cpu|E_logic_result[6]~11_combout ),
	.datad(\cpu|cpu|E_logic_result[9]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \cpu|cpu|E_logic_result[2]~15 (
// Equation(s):
// \cpu|cpu|E_logic_result[2]~15_combout  = (\cpu|cpu|E_src2 [2] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src1 [2]))))) # (!\cpu|cpu|E_src2 [2] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src1 [2]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src1 [2]))))

	.dataa(\cpu|cpu|R_logic_op [0]),
	.datab(\cpu|cpu|E_src2 [2]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src1 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[2]~15 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \cpu|cpu|Equal127~3 (
// Equation(s):
// \cpu|cpu|Equal127~3_combout  = (!\cpu|cpu|E_logic_result[5]~0_combout  & (!\cpu|cpu|E_logic_result[2]~15_combout  & (!\cpu|cpu|E_logic_result[4]~13_combout  & !\cpu|cpu|E_logic_result[3]~14_combout )))

	.dataa(\cpu|cpu|E_logic_result[5]~0_combout ),
	.datab(\cpu|cpu|E_logic_result[2]~15_combout ),
	.datac(\cpu|cpu|E_logic_result[4]~13_combout ),
	.datad(\cpu|cpu|E_logic_result[3]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \cpu|cpu|Equal127~1 (
// Equation(s):
// \cpu|cpu|Equal127~1_combout  = (!\cpu|cpu|E_logic_result[13]~12_combout  & (!\cpu|cpu|E_logic_result[11]~6_combout  & (!\cpu|cpu|E_logic_result[10]~7_combout  & !\cpu|cpu|E_logic_result[12]~5_combout )))

	.dataa(\cpu|cpu|E_logic_result[13]~12_combout ),
	.datab(\cpu|cpu|E_logic_result[11]~6_combout ),
	.datac(\cpu|cpu|E_logic_result[10]~7_combout ),
	.datad(\cpu|cpu|E_logic_result[12]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \cpu|cpu|Equal127~4 (
// Equation(s):
// \cpu|cpu|Equal127~4_combout  = (\cpu|cpu|Equal127~0_combout  & (\cpu|cpu|Equal127~2_combout  & (\cpu|cpu|Equal127~3_combout  & \cpu|cpu|Equal127~1_combout )))

	.dataa(\cpu|cpu|Equal127~0_combout ),
	.datab(\cpu|cpu|Equal127~2_combout ),
	.datac(\cpu|cpu|Equal127~3_combout ),
	.datad(\cpu|cpu|Equal127~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \cpu|cpu|Equal127~8 (
// Equation(s):
// \cpu|cpu|Equal127~8_combout  = (!\cpu|cpu|E_logic_result[25]~29_combout  & (!\cpu|cpu|E_logic_result[0]~30_combout  & (!\cpu|cpu|E_logic_result[24]~31_combout  & !\cpu|cpu|E_logic_result[1]~28_combout )))

	.dataa(\cpu|cpu|E_logic_result[25]~29_combout ),
	.datab(\cpu|cpu|E_logic_result[0]~30_combout ),
	.datac(\cpu|cpu|E_logic_result[24]~31_combout ),
	.datad(\cpu|cpu|E_logic_result[1]~28_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \cpu|cpu|Equal127~5 (
// Equation(s):
// \cpu|cpu|Equal127~5_combout  = (!\cpu|cpu|E_logic_result[30]~19_combout  & (!\cpu|cpu|E_logic_result[22]~18_combout  & (!\cpu|cpu|E_logic_result[31]~17_combout  & !\cpu|cpu|E_logic_result[23]~16_combout )))

	.dataa(\cpu|cpu|E_logic_result[30]~19_combout ),
	.datab(\cpu|cpu|E_logic_result[22]~18_combout ),
	.datac(\cpu|cpu|E_logic_result[31]~17_combout ),
	.datad(\cpu|cpu|E_logic_result[23]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~5 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \cpu|cpu|Equal127~6 (
// Equation(s):
// \cpu|cpu|Equal127~6_combout  = (!\cpu|cpu|E_logic_result[20]~22_combout  & (!\cpu|cpu|E_logic_result[28]~23_combout  & (!\cpu|cpu|E_logic_result[29]~21_combout  & !\cpu|cpu|E_logic_result[21]~20_combout )))

	.dataa(\cpu|cpu|E_logic_result[20]~22_combout ),
	.datab(\cpu|cpu|E_logic_result[28]~23_combout ),
	.datac(\cpu|cpu|E_logic_result[29]~21_combout ),
	.datad(\cpu|cpu|E_logic_result[21]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \cpu|cpu|Equal127~7 (
// Equation(s):
// \cpu|cpu|Equal127~7_combout  = (!\cpu|cpu|E_logic_result[18]~26_combout  & (!\cpu|cpu|E_logic_result[27]~25_combout  & (!\cpu|cpu|E_logic_result[26]~27_combout  & !\cpu|cpu|E_logic_result[19]~24_combout )))

	.dataa(\cpu|cpu|E_logic_result[18]~26_combout ),
	.datab(\cpu|cpu|E_logic_result[27]~25_combout ),
	.datac(\cpu|cpu|E_logic_result[26]~27_combout ),
	.datad(\cpu|cpu|E_logic_result[19]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~7 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \cpu|cpu|Equal127~9 (
// Equation(s):
// \cpu|cpu|Equal127~9_combout  = (\cpu|cpu|Equal127~8_combout  & (\cpu|cpu|Equal127~5_combout  & (\cpu|cpu|Equal127~6_combout  & \cpu|cpu|Equal127~7_combout )))

	.dataa(\cpu|cpu|Equal127~8_combout ),
	.datab(\cpu|cpu|Equal127~5_combout ),
	.datac(\cpu|cpu|Equal127~6_combout ),
	.datad(\cpu|cpu|Equal127~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal127~9 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \cpu|cpu|R_compare_op[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \cpu|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \cpu|cpu|E_cmp_result~0 (
// Equation(s):
// \cpu|cpu|E_cmp_result~0_combout  = (\cpu|cpu|R_compare_op [0] & (\cpu|cpu|R_compare_op [1] & ((!\cpu|cpu|Equal127~9_combout ) # (!\cpu|cpu|Equal127~4_combout )))) # (!\cpu|cpu|R_compare_op [0] & (\cpu|cpu|Equal127~4_combout  & (\cpu|cpu|Equal127~9_combout 
//  & !\cpu|cpu|R_compare_op [1])))

	.dataa(\cpu|cpu|R_compare_op [0]),
	.datab(\cpu|cpu|Equal127~4_combout ),
	.datac(\cpu|cpu|Equal127~9_combout ),
	.datad(\cpu|cpu|R_compare_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_cmp_result~0 .lut_mask = 16'h2A40;
defparam \cpu|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \cpu|cpu|Add1~98 (
// Equation(s):
// \cpu|cpu|Add1~98_combout  = \cpu|cpu|Add1~97  $ (\cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_sub~q ),
	.cin(\cpu|cpu|Add1~97 ),
	.combout(\cpu|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \cpu|cpu|E_cmp_result~1 (
// Equation(s):
// \cpu|cpu|E_cmp_result~1_combout  = (\cpu|cpu|E_cmp_result~0_combout ) # ((\cpu|cpu|R_compare_op [0] & (!\cpu|cpu|Add1~98_combout  & !\cpu|cpu|R_compare_op [1])) # (!\cpu|cpu|R_compare_op [0] & (\cpu|cpu|Add1~98_combout  & \cpu|cpu|R_compare_op [1])))

	.dataa(\cpu|cpu|E_cmp_result~0_combout ),
	.datab(\cpu|cpu|R_compare_op [0]),
	.datac(\cpu|cpu|Add1~98_combout ),
	.datad(\cpu|cpu|R_compare_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_cmp_result~1 .lut_mask = 16'hBAAE;
defparam \cpu|cpu|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \cpu|cpu|W_cmp_result (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_cmp_result~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \cpu|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[0]~0_combout  = (\cpu|cpu|R_ctrl_br_cmp~q  & \cpu|cpu|W_cmp_result~q )

	.dataa(gnd),
	.datab(\cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(gnd),
	.datad(\cpu|cpu|W_cmp_result~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hCC00;
defparam \cpu|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \cpu|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \cpu|cpu|W_rf_wr_data[0]~2_combout  = (\cpu|cpu|R_ctrl_ld~q  & (\cpu|cpu|av_ld_byte0_data [0])) # (!\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|W_rf_wr_data[0]~1_combout ) # (\cpu|cpu|W_rf_wr_data[0]~0_combout ))))

	.dataa(\cpu|cpu|av_ld_byte0_data [0]),
	.datab(\cpu|cpu|W_rf_wr_data[0]~1_combout ),
	.datac(\cpu|cpu|R_ctrl_ld~q ),
	.datad(\cpu|cpu|W_rf_wr_data[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hAFAC;
defparam \cpu|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[4]~3 (
// Equation(s):
// \cpu|cpu|R_src2_lo[4]~3_combout  = (\cpu|cpu|R_src2_lo[4]~1_combout  & ((\cpu|cpu|R_src2_lo~2_combout  & ((\cpu|cpu|D_iw [10]))) # (!\cpu|cpu|R_src2_lo~2_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|D_iw [10]),
	.datac(\cpu|cpu|R_src2_lo[4]~1_combout ),
	.datad(\cpu|cpu|R_src2_lo~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[4]~3 .lut_mask = 16'hC0A0;
defparam \cpu|cpu|R_src2_lo[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \cpu|cpu|E_src2[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \cpu|cpu|Add1~1 (
// Equation(s):
// \cpu|cpu|Add1~1_combout  = \cpu|cpu|E_src2 [4] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(\cpu|cpu|E_src2 [4]),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~1 .lut_mask = 16'h5A5A;
defparam \cpu|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[2]~1 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[2]~1_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~16_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[2]~4_combout )))))

	.dataa(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\cpu|cpu|Add1~16_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[2]~1 .lut_mask = 16'h3120;
defparam \cpu|cpu|F_pc_no_crst_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N3
dffeas \cpu|cpu|F_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[2]~4 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[2]~4_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a66~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[2]~4 .lut_mask = 16'hEE30;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[2]~5 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[2]~5_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[2]~4_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a98~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[2]~4_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a34~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[2]~4_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a98~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[2]~4_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[2]~5 .lut_mask = 16'hBBC0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \cpu|cpu|F_iw[2]~9 (
// Equation(s):
// \cpu|cpu|F_iw[2]~9_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[2]~9 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \cpu|cpu|F_iw[2]~10 (
// Equation(s):
// \cpu|cpu|F_iw[2]~10_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[2]~9_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[2]~5_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[2]~5_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\cpu|cpu|F_iw[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[2]~10 .lut_mask = 16'hF080;
defparam \cpu|cpu|F_iw[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \cpu|cpu|D_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \cpu|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \cpu|cpu|D_wr_dst_reg~1_combout  = (\cpu|cpu|Equal0~11_combout ) # ((\cpu|cpu|D_iw [2] & (\cpu|cpu|D_iw [1] & !\cpu|cpu|R_ctrl_br_nxt~0_combout )))

	.dataa(\cpu|cpu|D_iw [2]),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(\cpu|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_wr_dst_reg~1 .lut_mask = 16'hFF08;
defparam \cpu|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \cpu|cpu|Equal0~18 (
// Equation(s):
// \cpu|cpu|Equal0~18_combout  = (!\cpu|cpu|D_dst_regnum[4]~4_combout  & (!\cpu|cpu|D_dst_regnum[0]~8_combout  & (!\cpu|cpu|D_dst_regnum[1]~2_combout  & !\cpu|cpu|D_dst_regnum[3]~6_combout )))

	.dataa(\cpu|cpu|D_dst_regnum[4]~4_combout ),
	.datab(\cpu|cpu|D_dst_regnum[0]~8_combout ),
	.datac(\cpu|cpu|D_dst_regnum[1]~2_combout ),
	.datad(\cpu|cpu|D_dst_regnum[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~18 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \cpu|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \cpu|cpu|D_wr_dst_reg~0_combout  = (!\cpu|cpu|D_iw [4] & ((\cpu|cpu|Equal0~12_combout ) # ((!\cpu|cpu|D_iw [5] & \cpu|cpu|Equal0~14_combout ))))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal0~14_combout ),
	.datac(\cpu|cpu|D_iw [4]),
	.datad(\cpu|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_wr_dst_reg~0 .lut_mask = 16'h0F04;
defparam \cpu|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \cpu|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \cpu|cpu|D_wr_dst_reg~2_combout  = (!\cpu|cpu|D_wr_dst_reg~1_combout  & (!\cpu|cpu|D_wr_dst_reg~0_combout  & ((\cpu|cpu|D_dst_regnum[2]~11_combout ) # (!\cpu|cpu|Equal0~18_combout ))))

	.dataa(\cpu|cpu|D_wr_dst_reg~1_combout ),
	.datab(\cpu|cpu|D_dst_regnum[2]~11_combout ),
	.datac(\cpu|cpu|Equal0~18_combout ),
	.datad(\cpu|cpu|D_wr_dst_reg~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_wr_dst_reg~2 .lut_mask = 16'h0045;
defparam \cpu|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \cpu|cpu|R_wr_dst_reg (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_wr_dst_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \cpu|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \cpu|cpu|W_rf_wren (
// Equation(s):
// \cpu|cpu|W_rf_wren~combout  = (\rst_controller|r_sync_rst~q ) # ((\cpu|cpu|W_valid~q  & \cpu|cpu|R_wr_dst_reg~q ))

	.dataa(\cpu|cpu|W_valid~q ),
	.datab(\cpu|cpu|R_wr_dst_reg~q ),
	.datac(\rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_rf_wren .lut_mask = 16'hF8F8;
defparam \cpu|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \cpu|cpu|E_src1[7]~11 (
// Equation(s):
// \cpu|cpu|E_src1[7]~11_combout  = (\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (!\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|D_iw [11])))

	.dataa(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[7]~11 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src1[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N29
dffeas \cpu|cpu|E_src1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[7]~11_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[7]~10 (
// Equation(s):
// \cpu|cpu|E_logic_result[7]~10_combout  = (\cpu|cpu|E_src1 [7] & (\cpu|cpu|R_logic_op [1] $ (((\cpu|cpu|R_logic_op [0] & \cpu|cpu|E_src2 [7]))))) # (!\cpu|cpu|E_src1 [7] & ((\cpu|cpu|R_logic_op [1] & ((\cpu|cpu|E_src2 [7]))) # (!\cpu|cpu|R_logic_op [1] & 
// (!\cpu|cpu|R_logic_op [0] & !\cpu|cpu|E_src2 [7]))))

	.dataa(\cpu|cpu|E_src1 [7]),
	.datab(\cpu|cpu|R_logic_op [0]),
	.datac(\cpu|cpu|R_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [7]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[7]~10 .lut_mask = 16'h78A1;
defparam \cpu|cpu|E_logic_result[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \cpu|cpu|W_alu_result[7]~11 (
// Equation(s):
// \cpu|cpu|W_alu_result[7]~11_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[7]~10_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~34_combout )))

	.dataa(\cpu|cpu|E_logic_result[7]~10_combout ),
	.datab(\cpu|cpu|Add1~34_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[7]~11 .lut_mask = 16'hAACC;
defparam \cpu|cpu|W_alu_result[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N29
dffeas \cpu|cpu|W_alu_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[7]~11_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~1_combout  = (!\cpu|cpu|W_alu_result [7] & (!\cpu|cpu|W_alu_result [8] & !\cpu|cpu|W_alu_result [6]))

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [7]),
	.datac(\cpu|cpu|W_alu_result [8]),
	.datad(\cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~1 .lut_mask = 16'h0003;
defparam \mm_interconnect_0|router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~0_combout  = (!\cpu|cpu|W_alu_result [9] & (!\cpu|cpu|W_alu_result [10] & (!\cpu|cpu|W_alu_result [11] & \cpu|cpu|W_alu_result [12])))

	.dataa(\cpu|cpu|W_alu_result [9]),
	.datab(\cpu|cpu|W_alu_result [10]),
	.datac(\cpu|cpu|W_alu_result [11]),
	.datad(\cpu|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h0100;
defparam \mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~2_combout  = (\mm_interconnect_0|router|Equal1~1_combout  & (\mm_interconnect_0|router|Equal1~0_combout  & (\mm_interconnect_0|router|Equal0~0_combout  & !\cpu|cpu|W_alu_result [13])))

	.dataa(\mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\mm_interconnect_0|router|Equal1~0_combout ),
	.datac(\mm_interconnect_0|router|Equal0~0_combout ),
	.datad(\cpu|cpu|W_alu_result [13]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~2 .lut_mask = 16'h0080;
defparam \mm_interconnect_0|router|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \sys_clk_timer|period_l_wr_strobe~2 (
// Equation(s):
// \sys_clk_timer|period_l_wr_strobe~2_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & (\mm_interconnect_0|router|Equal1~2_combout  & (!\cpu|cpu|W_alu_result [5] & !\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\mm_interconnect_0|router|Equal1~2_combout ),
	.datac(\cpu|cpu|W_alu_result [5]),
	.datad(\mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\sys_clk_timer|period_l_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clk_timer|period_l_wr_strobe~2 .lut_mask = 16'h0008;
defparam \sys_clk_timer|period_l_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (\mm_interconnect_0|router|Equal3~0_combout  & (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & !\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\mm_interconnect_0|router|Equal3~0_combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h00C0;
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q  & (!\mm_interconnect_0|router|Equal0~1_combout  & (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// !\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\mm_interconnect_0|router|Equal0~1_combout ),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h0010;
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # ((\mm_interconnect_0|router|Equal4~0_combout  & (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// \jtag_uart|av_waitrequest~q )))

	.dataa(\mm_interconnect_0|router|Equal4~0_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart|av_waitrequest~q ),
	.datad(\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'hFF20;
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (\mm_interconnect_0|cmd_demux|sink_ready~0_combout ) # ((\mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((\sys_clk_timer|period_l_wr_strobe~2_combout  & 
// \mm_interconnect_0|cmd_demux|sink_ready~2_combout )))

	.dataa(\sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datab(\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'hFEFC;
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & ((\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout ) # 
// ((\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout  & !\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\mm_interconnect_0|mem_s2_translator|read_latency_shift_reg~2_combout ),
	.datad(\mm_interconnect_0|sem_ram_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hA0A8;
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & ((\mm_interconnect_0|cmd_demux|WideOr0~2_combout ) # (\mm_interconnect_0|cmd_demux|WideOr0~0_combout )))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .lut_mask = 16'hFC00;
defparam \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_translator|write_accepted~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout  = (\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ((\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # 
// ((\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & \cpu|cpu|d_write~q ))))

	.dataa(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datac(\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .lut_mask = 16'hC8C0;
defparam \mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \mm_interconnect_0|cpu_data_master_translator|write_accepted (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \jtag_uart|always2~0 (
// Equation(s):
// \jtag_uart|always2~0_combout  = (!\mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & \cpu|cpu|d_write~q )

	.dataa(gnd),
	.datab(\mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\jtag_uart|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|always2~0 .lut_mask = 16'h3300;
defparam \jtag_uart|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0_combout  = (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & 
// \jtag_uart|always2~0_combout )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datad(\jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0 .lut_mask = 16'h0400;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~1_combout  = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0_combout ) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q )))) # (!\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ))))

	.dataa(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~1 .lut_mask = 16'hF888;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'h8800;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~12_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~12 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \cpu|cpu|F_iw[9]~21 (
// Equation(s):
// \cpu|cpu|F_iw[9]~21_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[9]~21 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[9]~24 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[9]~24_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a41~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a9~portadataout  & !\mem|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[9]~24 .lut_mask = 16'hF0AC;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[9]~25 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[9]~25_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[9]~24_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a105~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[9]~24_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a73~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[9]~24_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a105~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a73~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[9]~24_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[9]~25 .lut_mask = 16'hBBC0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \cpu|cpu|F_iw[9]~22 (
// Equation(s):
// \cpu|cpu|F_iw[9]~22_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[9]~21_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[9]~25_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu|cpu|F_iw[9]~21_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[9]~25_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[9]~22 .lut_mask = 16'hE0A0;
defparam \cpu|cpu|F_iw[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \cpu|cpu|D_iw[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[9]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[3]~4 (
// Equation(s):
// \cpu|cpu|R_src2_lo[3]~4_combout  = (\cpu|cpu|R_src2_lo[4]~1_combout  & ((\cpu|cpu|R_src2_lo~2_combout  & (\cpu|cpu|D_iw [9])) # (!\cpu|cpu|R_src2_lo~2_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))))

	.dataa(\cpu|cpu|D_iw [9]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|R_src2_lo[4]~1_combout ),
	.datad(\cpu|cpu|R_src2_lo~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[3]~4 .lut_mask = 16'hA0C0;
defparam \cpu|cpu|R_src2_lo[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \cpu|cpu|E_src2[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \cpu|cpu|Add1~2 (
// Equation(s):
// \cpu|cpu|Add1~2_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [3])

	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~2 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[1]~2 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[1]~2_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~14_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[1]~2_combout )))))

	.dataa(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\cpu|cpu|Add1~14_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[1]~2 .lut_mask = 16'h3120;
defparam \cpu|cpu|F_pc_no_crst_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \cpu|cpu|F_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[8]~28 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[8]~28_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a72~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((!\mem|the_altsyncram|auto_generated|address_reg_a [0] & \mem|the_altsyncram|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[8]~28 .lut_mask = 16'hADA8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[8]~29 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[8]~29_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[8]~28_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a104~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[8]~28_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a40~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[8]~28_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a104~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[8]~28_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[8]~29 .lut_mask = 16'hAFC0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \cpu|cpu|F_iw[8]~25 (
// Equation(s):
// \cpu|cpu|F_iw[8]~25_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[8]~25 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \cpu|cpu|F_iw[8]~26 (
// Equation(s):
// \cpu|cpu|F_iw[8]~26_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[8]~25_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[8]~29_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[8]~29_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\cpu|cpu|F_iw[8]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[8]~26 .lut_mask = 16'hF080;
defparam \cpu|cpu|F_iw[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \cpu|cpu|D_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[2]~5 (
// Equation(s):
// \cpu|cpu|R_src2_lo[2]~5_combout  = (\cpu|cpu|R_src2_lo[4]~1_combout  & ((\cpu|cpu|R_src2_lo~2_combout  & (\cpu|cpu|D_iw [8])) # (!\cpu|cpu|R_src2_lo~2_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\cpu|cpu|D_iw [8]),
	.datab(\cpu|cpu|R_src2_lo~2_combout ),
	.datac(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|R_src2_lo[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[2]~5 .lut_mask = 16'hB800;
defparam \cpu|cpu|R_src2_lo[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \cpu|cpu|E_src2[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \cpu|cpu|Add1~3 (
// Equation(s):
// \cpu|cpu|Add1~3_combout  = \cpu|cpu|E_src2 [2] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [2]),
	.datac(\cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~3 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[0]~3 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[0]~3_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|Add1~12_combout ))) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|F_pc_plus_one[0]~0_combout ))))

	.dataa(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.datad(\cpu|cpu|Add1~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[0]~3 .lut_mask = 16'h5410;
defparam \cpu|cpu|F_pc_no_crst_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \cpu|cpu|F_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[16]~14 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[16]~14_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (\mem|the_altsyncram|auto_generated|address_reg_a [1])) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a80~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[16]~14 .lut_mask = 16'hD9C8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[16]~15 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[16]~15_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[16]~14_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a112~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[16]~14_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a48~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[16]~14_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a112~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[16]~14_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[16]~15 .lut_mask = 16'hDDA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \cpu|cpu|F_iw[16]~15 (
// Equation(s):
// \cpu|cpu|F_iw[16]~15_combout  = (\mm_interconnect_0|rsp_mux_001|src_payload~5_combout ) # (((\mem|the_altsyncram|auto_generated|mux4|result_node[16]~15_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0])) # 
// (!\cpu|cpu|D_iw[31]~1_combout ))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[16]~15_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[16]~15 .lut_mask = 16'hEFCF;
defparam \cpu|cpu|F_iw[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \cpu|cpu|D_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[16]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \cpu|cpu|Equal62~1 (
// Equation(s):
// \cpu|cpu|Equal62~1_combout  = (!\cpu|cpu|D_iw [12] & (\cpu|cpu|D_iw [16] & (!\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~1 .lut_mask = 16'h0004;
defparam \cpu|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~3 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_subtract~3_combout  = (\cpu|cpu|D_iw [14] & (\cpu|cpu|Equal62~2_combout )) # (!\cpu|cpu|D_iw [14] & (((\cpu|cpu|Equal62~1_combout ) # (\cpu|cpu|Equal62~0_combout ))))

	.dataa(\cpu|cpu|Equal62~2_combout ),
	.datab(\cpu|cpu|Equal62~1_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'hAFAC;
defparam \cpu|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~4 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_subtract~4_combout  = (\cpu|cpu|D_iw [15] & (((\cpu|cpu|D_ctrl_alu_subtract~3_combout )))) # (!\cpu|cpu|D_iw [15] & (\cpu|cpu|Equal62~1_combout  & (\cpu|cpu|D_iw [14])))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal62~1_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~4 .lut_mask = 16'hEA40;
defparam \cpu|cpu|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \cpu|cpu|D_ctrl_alu_subtract~2_combout  = ((\cpu|cpu|D_op_cmpge~4_combout  & \cpu|cpu|Equal62~0_combout )) # (!\cpu|cpu|E_invert_arith_src_msb~0_combout )

	.dataa(gnd),
	.datab(\cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.datac(\cpu|cpu|D_op_cmpge~4_combout ),
	.datad(\cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~2 .lut_mask = 16'hF333;
defparam \cpu|cpu|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \cpu|cpu|E_alu_sub~0 (
// Equation(s):
// \cpu|cpu|E_alu_sub~0_combout  = (\cpu|cpu|R_valid~q  & ((\cpu|cpu|D_ctrl_alu_subtract~2_combout ) # ((\cpu|cpu|D_ctrl_alu_subtract~4_combout  & \cpu|cpu|Equal0~6_combout ))))

	.dataa(\cpu|cpu|R_valid~q ),
	.datab(\cpu|cpu|D_ctrl_alu_subtract~4_combout ),
	.datac(\cpu|cpu|Equal0~6_combout ),
	.datad(\cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_sub~0 .lut_mask = 16'hAA80;
defparam \cpu|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \cpu|cpu|E_alu_sub (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \cpu|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \cpu|cpu|Add1~23 (
// Equation(s):
// \cpu|cpu|Add1~23_combout  = \cpu|cpu|E_alu_sub~q  $ (\cpu|cpu|E_src2 [14])

	.dataa(\cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [14]),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~23 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[12]~8 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[12]~8_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~48_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[12]~24_combout )))))

	.dataa(\cpu|cpu|Add1~48_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[12]~8 .lut_mask = 16'h0B08;
defparam \cpu|cpu|F_pc_no_crst_nxt[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \cpu|cpu|F_pc[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[12]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[13]~7 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[13]~7_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~50_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[13]~26_combout )))))

	.dataa(\cpu|cpu|Add1~50_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[13]~7 .lut_mask = 16'h0B08;
defparam \cpu|cpu|F_pc_no_crst_nxt[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \cpu|cpu|F_pc[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[13]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \mem|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[20]~36 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[20]~36_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a84~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a84~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[20]~36 .lut_mask = 16'hEE50;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[20]~37 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[20]~37_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[20]~36_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a116~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[20]~36_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a52~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[20]~36_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a116~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[20]~36_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[20]~37 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~9_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~9 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \cpu|cpu|F_iw[20]~32 (
// Equation(s):
// \cpu|cpu|F_iw[20]~32_combout  = ((\mm_interconnect_0|rsp_mux_001|src_payload~9_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[20]~37_combout ))) # 
// (!\cpu|cpu|D_iw[31]~1_combout )

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\cpu|cpu|D_iw[31]~1_combout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[20]~37_combout ),
	.datad(\mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[20]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[20]~32 .lut_mask = 16'hFFB3;
defparam \cpu|cpu|F_iw[20]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \cpu|cpu|D_iw[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \cpu|cpu|E_src1[16]~2 (
// Equation(s):
// \cpu|cpu|E_src1[16]~2_combout  = (\cpu|cpu|R_src1~32_combout  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (!\cpu|cpu|R_src1~32_combout  & (\cpu|cpu|D_iw [20]))

	.dataa(\cpu|cpu|D_iw [20]),
	.datab(\cpu|cpu|niosII_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(\cpu|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[16]~2 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src1[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N3
dffeas \cpu|cpu|E_src1[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[16]~2_combout ),
	.asdata(\cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[14]~6 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[14]~6_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|Add1~52_combout )) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_plus_one[14]~28_combout )))))

	.dataa(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|Add1~52_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[14]~6 .lut_mask = 16'h5140;
defparam \cpu|cpu|F_pc_no_crst_nxt[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \cpu|cpu|F_pc[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[14]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \mem|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout  = \cpu|cpu|F_pc [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_pc [14]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \mem|the_altsyncram|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \mem|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mem|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mem|the_altsyncram|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[5]~18 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[5]~18_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a37~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a5~portadataout  & !\mem|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[5]~18 .lut_mask = 16'hF0AC;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[5]~19 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[5]~19_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[5]~18_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a101~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[5]~18_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a69~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[5]~18_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a69~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a101~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[5]~18_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[5]~19 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5] & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \cpu|cpu|F_iw[5]~18 (
// Equation(s):
// \cpu|cpu|F_iw[5]~18_combout  = ((\mm_interconnect_0|rsp_mux_001|src_payload~6_combout ) # ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[5]~19_combout ))) # 
// (!\cpu|cpu|D_iw[31]~1_combout )

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\cpu|cpu|D_iw[31]~1_combout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[5]~19_combout ),
	.datad(\mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[5]~18 .lut_mask = 16'hFFB3;
defparam \cpu|cpu|F_iw[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \cpu|cpu|D_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \cpu|cpu|Equal0~19 (
// Equation(s):
// \cpu|cpu|Equal0~19_combout  = (!\cpu|cpu|D_iw [5] & (!\cpu|cpu|D_iw [4] & \cpu|cpu|Equal0~5_combout ))

	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\cpu|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~19 .lut_mask = 16'h1100;
defparam \cpu|cpu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \cpu|cpu|R_ctrl_br_uncond (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Equal0~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\cpu|cpu|Equal0~6_combout  & (\cpu|cpu|Equal62~11_combout  & ((\cpu|cpu|D_iw [14]) # (!\cpu|cpu|D_iw [15]))))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal0~6_combout ),
	.datac(\cpu|cpu|Equal62~11_combout ),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'hC040;
defparam \cpu|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout  = (\cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # ((\cpu|cpu|D_ctrl_jmp_direct~1_combout ) # (!\cpu|cpu|D_ctrl_force_src2_zero~6_combout ))

	.dataa(\cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datab(\cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.datac(\cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hEFEF;
defparam \cpu|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \cpu|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \cpu|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \cpu|cpu|F_pc_sel_nxt~0_combout  = (\cpu|cpu|R_ctrl_br_uncond~q ) # ((\cpu|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\cpu|cpu|R_ctrl_br~q  & \cpu|cpu|W_cmp_result~q )))

	.dataa(\cpu|cpu|R_ctrl_br_uncond~q ),
	.datab(\cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datac(\cpu|cpu|R_ctrl_br~q ),
	.datad(\cpu|cpu|W_cmp_result~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFEEE;
defparam \cpu|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[9]~11 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[9]~11_combout  = (\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_plus_one[9]~18_combout ))) # (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\cpu|cpu|Add1~42_combout )))) # 
// (!\cpu|cpu|F_pc_sel_nxt~0_combout  & (((\cpu|cpu|F_pc_plus_one[9]~18_combout ))))

	.dataa(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\cpu|cpu|Add1~42_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[9]~11 .lut_mask = 16'hFD20;
defparam \cpu|cpu|F_pc_no_crst_nxt[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[9]~12 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[9]~12_combout  = (!\cpu|cpu|R_ctrl_exception~q  & ((\cpu|cpu|F_pc_no_crst_nxt[9]~11_combout ) # (\cpu|cpu|R_ctrl_break~q )))

	.dataa(\cpu|cpu|F_pc_no_crst_nxt[9]~11_combout ),
	.datab(\cpu|cpu|R_ctrl_break~q ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[9]~12 .lut_mask = 16'h00EE;
defparam \cpu|cpu|F_pc_no_crst_nxt[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N9
dffeas \cpu|cpu|F_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[9]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \cpu|cpu|i_read_nxt~0 (
// Equation(s):
// \cpu|cpu|i_read_nxt~0_combout  = (!\cpu|cpu|W_valid~q  & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\cpu|cpu|i_read~q ) # (\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu|cpu|W_valid~q ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\cpu|cpu|i_read~q ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|i_read_nxt~0 .lut_mask = 16'h5554;
defparam \cpu|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \cpu|cpu|i_read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_read .is_wysiwyg = "true";
defparam \cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (!\cpu|cpu|F_pc [10] & (\cpu|cpu|F_pc [9] & (!\cpu|cpu|F_pc [11] & !\cpu|cpu|i_read~q )))

	.dataa(\cpu|cpu|F_pc [10]),
	.datab(\cpu|cpu|F_pc [9]),
	.datac(\cpu|cpu|F_pc [11]),
	.datad(\cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 16'h0004;
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \mm_interconnect_0|router_001|Equal0~0 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal0~0_combout  = (\cpu|cpu|F_pc [15] & (!\cpu|cpu|F_pc [14] & (!\cpu|cpu|F_pc [12] & !\cpu|cpu|F_pc [13])))

	.dataa(\cpu|cpu|F_pc [15]),
	.datab(\cpu|cpu|F_pc [14]),
	.datac(\cpu|cpu|F_pc [12]),
	.datad(\cpu|cpu|F_pc [13]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router_001|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal0~0 .lut_mask = 16'h0002;
defparam \mm_interconnect_0|router_001|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux_001|src0_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src0_valid~1_combout  = (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & (\mm_interconnect_0|router_001|Equal0~0_combout  & (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & 
// \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q )))

	.dataa(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|router_001|Equal0~0_combout ),
	.datac(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datad(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~1 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src2_valid~0_combout  = (!\cpu|cpu|W_alu_result [13] & (\cpu|cpu|W_alu_result [11] & !\cpu|cpu|W_alu_result [12]))

	.dataa(gnd),
	.datab(\cpu|cpu|W_alu_result [13]),
	.datac(\cpu|cpu|W_alu_result [11]),
	.datad(\cpu|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 16'h0030;
defparam \mm_interconnect_0|cmd_demux|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|src2_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src2_valid~1_combout  = (\mm_interconnect_0|router|Equal0~0_combout  & (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & (\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & 
// \mm_interconnect_0|cpu_data_master_agent|always2~0_combout )))

	.dataa(\mm_interconnect_0|router|Equal0~0_combout ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src2_valid~1 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|cmd_demux|src2_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|WideOr1~combout  = (\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout  & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// \mm_interconnect_0|cmd_demux|src2_valid~1_combout )))) # (!\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout  & (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\mm_interconnect_0|cmd_demux|src2_valid~1_combout )))

	.dataa(\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout ),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1_combout  = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout )

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q  & (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1_combout  & ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~0 .lut_mask = 16'hC0CA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0_combout  = ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h08FF;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h5100;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hEC00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0_combout ) # ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q  & 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|read~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|write~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hCDCF;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7700;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1_combout  & !\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~1_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF04;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ))) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0AA;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 16'h8800;
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \cpu|cpu|F_valid~0 (
// Equation(s):
// \cpu|cpu|F_valid~0_combout  = (!\cpu|cpu|i_read~q  & ((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))

	.dataa(gnd),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_valid~0 .lut_mask = 16'h00FC;
defparam \cpu|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \cpu|cpu|D_valid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_valid .is_wysiwyg = "true";
defparam \cpu|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \cpu|cpu|R_valid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_valid .is_wysiwyg = "true";
defparam \cpu|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \cpu|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\cpu|cpu|E_new_inst~q  & \cpu|cpu|R_ctrl_ld~q )

	.dataa(gnd),
	.datab(\cpu|cpu|E_new_inst~q ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hCC00;
defparam \cpu|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \cpu|cpu|av_ld_waiting_for_data (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \cpu|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \cpu|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \cpu|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\cpu|cpu|av_ld_waiting_for_data~q  & ((\mm_interconnect_0|rsp_mux|WideOr1~combout ) # ((!\cpu|cpu|d_read~q )))) # (!\cpu|cpu|av_ld_waiting_for_data~q  & (((\cpu|cpu|av_ld_waiting_for_data_nxt~0_combout 
// ))))

	.dataa(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datac(\cpu|cpu|av_ld_waiting_for_data~q ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hACFC;
defparam \cpu|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \cpu|cpu|E_stall~3 (
// Equation(s):
// \cpu|cpu|E_stall~3_combout  = (\cpu|cpu|E_valid_from_R~q  & ((\cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((!\cpu|cpu|D_ctrl_mem32~0_combout  & \cpu|cpu|av_ld_aligning_data_nxt~2_combout ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|D_ctrl_mem32~0_combout ),
	.datac(\cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.datad(\cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_stall~3 .lut_mask = 16'hA2A0;
defparam \cpu|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \cpu|cpu|E_stall~4 (
// Equation(s):
// \cpu|cpu|E_stall~4_combout  = (\cpu|cpu|R_ctrl_ld~q  & ((\cpu|cpu|E_stall~3_combout ) # ((\cpu|cpu|E_new_inst~q )))) # (!\cpu|cpu|R_ctrl_ld~q  & (((\cpu|cpu|E_new_inst~q  & \cpu|cpu|R_ctrl_st~q ))))

	.dataa(\cpu|cpu|E_stall~3_combout ),
	.datab(\cpu|cpu|R_ctrl_ld~q ),
	.datac(\cpu|cpu|E_new_inst~q ),
	.datad(\cpu|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_stall~4 .lut_mask = 16'hF8C8;
defparam \cpu|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \cpu|cpu|E_shift_rot_cnt[0]~5_combout  = \cpu|cpu|E_shift_rot_cnt [0] $ (VCC)
// \cpu|cpu|E_shift_rot_cnt[0]~6  = CARRY(\cpu|cpu|E_shift_rot_cnt [0])

	.dataa(\cpu|cpu|E_shift_rot_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\cpu|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h55AA;
defparam \cpu|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \cpu|cpu|E_shift_rot_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\cpu|cpu|E_src2 [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \cpu|cpu|E_shift_rot_cnt[1]~7_combout  = (\cpu|cpu|E_shift_rot_cnt [1] & (\cpu|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\cpu|cpu|E_shift_rot_cnt [1] & (!\cpu|cpu|E_shift_rot_cnt[0]~6 ))
// \cpu|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\cpu|cpu|E_shift_rot_cnt [1] & !\cpu|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(gnd),
	.datab(\cpu|cpu|E_shift_rot_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\cpu|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\cpu|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \cpu|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \cpu|cpu|E_shift_rot_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\cpu|cpu|E_src2 [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \cpu|cpu|E_shift_rot_cnt[2]~9_combout  = (\cpu|cpu|E_shift_rot_cnt [2] & ((GND) # (!\cpu|cpu|E_shift_rot_cnt[1]~8 ))) # (!\cpu|cpu|E_shift_rot_cnt [2] & (\cpu|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \cpu|cpu|E_shift_rot_cnt[2]~10  = CARRY((\cpu|cpu|E_shift_rot_cnt [2]) # (!\cpu|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\cpu|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\cpu|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\cpu|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \cpu|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \cpu|cpu|E_shift_rot_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\cpu|cpu|E_src2 [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \cpu|cpu|E_shift_rot_cnt[3]~11_combout  = (\cpu|cpu|E_shift_rot_cnt [3] & (\cpu|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\cpu|cpu|E_shift_rot_cnt [3] & (!\cpu|cpu|E_shift_rot_cnt[2]~10 ))
// \cpu|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\cpu|cpu|E_shift_rot_cnt [3] & !\cpu|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(gnd),
	.datab(\cpu|cpu|E_shift_rot_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\cpu|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\cpu|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hC303;
defparam \cpu|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \cpu|cpu|E_shift_rot_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\cpu|cpu|E_src2 [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \cpu|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \cpu|cpu|E_shift_rot_cnt[4]~13_combout  = \cpu|cpu|E_shift_rot_cnt[3]~12  $ (\cpu|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_cnt [4]),
	.cin(\cpu|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\cpu|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \cpu|cpu|E_shift_rot_cnt[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\cpu|cpu|E_src2 [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \cpu|cpu|E_stall~1 (
// Equation(s):
// \cpu|cpu|E_stall~1_combout  = (\cpu|cpu|E_shift_rot_cnt [4]) # (\cpu|cpu|E_shift_rot_cnt [3])

	.dataa(gnd),
	.datab(\cpu|cpu|E_shift_rot_cnt [4]),
	.datac(gnd),
	.datad(\cpu|cpu|E_shift_rot_cnt [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_stall~1 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \cpu|cpu|E_stall~0 (
// Equation(s):
// \cpu|cpu|E_stall~0_combout  = (\cpu|cpu|E_new_inst~q ) # ((\cpu|cpu|E_shift_rot_cnt [2]) # ((\cpu|cpu|E_shift_rot_cnt [1]) # (\cpu|cpu|E_shift_rot_cnt [0])))

	.dataa(\cpu|cpu|E_new_inst~q ),
	.datab(\cpu|cpu|E_shift_rot_cnt [2]),
	.datac(\cpu|cpu|E_shift_rot_cnt [1]),
	.datad(\cpu|cpu|E_shift_rot_cnt [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_stall~0 .lut_mask = 16'hFFFE;
defparam \cpu|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \cpu|cpu|E_stall~2 (
// Equation(s):
// \cpu|cpu|E_stall~2_combout  = (\cpu|cpu|E_valid_from_R~q  & (\cpu|cpu|R_ctrl_shift_rot~q  & ((\cpu|cpu|E_stall~1_combout ) # (\cpu|cpu|E_stall~0_combout ))))

	.dataa(\cpu|cpu|E_valid_from_R~q ),
	.datab(\cpu|cpu|E_stall~1_combout ),
	.datac(\cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(\cpu|cpu|E_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_stall~2 .lut_mask = 16'hA080;
defparam \cpu|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \cpu|cpu|E_stall~5 (
// Equation(s):
// \cpu|cpu|E_stall~5_combout  = (\cpu|cpu|E_stall~4_combout ) # ((\cpu|cpu|E_stall~2_combout ) # ((\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & \cpu|cpu|d_write~q )))

	.dataa(\cpu|cpu|E_stall~4_combout ),
	.datab(\mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datac(\cpu|cpu|E_stall~2_combout ),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_stall~5 .lut_mask = 16'hFEFA;
defparam \cpu|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \cpu|cpu|E_valid_from_R~0 (
// Equation(s):
// \cpu|cpu|E_valid_from_R~0_combout  = (\cpu|cpu|R_valid~q ) # (\cpu|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|R_valid~q ),
	.datad(\cpu|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_valid_from_R~0 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \cpu|cpu|E_valid_from_R (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \cpu|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \cpu|cpu|W_valid~0 (
// Equation(s):
// \cpu|cpu|W_valid~0_combout  = (\cpu|cpu|E_valid_from_R~q  & !\cpu|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_valid_from_R~q ),
	.datad(\cpu|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_valid~0 .lut_mask = 16'h00F0;
defparam \cpu|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \cpu|cpu|W_valid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_valid .is_wysiwyg = "true";
defparam \cpu|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [19]) # 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [18] & \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~q ))

	.dataa(gnd),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFF30;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~q ))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hFA50;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~1_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [21]) # 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q  & !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [20]))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hCECE;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \cpu|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \cpu|cpu|wait_for_one_post_bret_inst~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\cpu|cpu|hbreak_enabled~q ) # ((!\cpu|cpu|F_valid~0_combout  & \cpu|cpu|wait_for_one_post_bret_inst~q 
// ))))

	.dataa(\cpu|cpu|F_valid~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(\cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'hCC40;
defparam \cpu|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \cpu|cpu|wait_for_one_post_bret_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \cpu|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \cpu|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \cpu|cpu|hbreak_pending_nxt~0_combout  = (!\cpu|cpu|hbreak_enabled~q  & ((\cpu|cpu|hbreak_req~0_combout ) # (\cpu|cpu|hbreak_pending~q )))

	.dataa(gnd),
	.datab(\cpu|cpu|hbreak_req~0_combout ),
	.datac(\cpu|cpu|hbreak_pending~q ),
	.datad(\cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\cpu|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h00FC;
defparam \cpu|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \cpu|cpu|hbreak_pending (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \cpu|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \cpu|cpu|hbreak_req~0 (
// Equation(s):
// \cpu|cpu|hbreak_req~0_combout  = (\cpu|cpu|W_valid~q  & ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ) # ((\cpu|cpu|hbreak_pending~q )))) # (!\cpu|cpu|W_valid~q  & (!\cpu|cpu|wait_for_one_post_bret_inst~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ) # (\cpu|cpu|hbreak_pending~q ))))

	.dataa(\cpu|cpu|W_valid~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datac(\cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\cpu|cpu|hbreak_pending~q ),
	.cin(gnd),
	.combout(\cpu|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|hbreak_req~0 .lut_mask = 16'hAF8C;
defparam \cpu|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \cpu|cpu|D_iw[31]~1 (
// Equation(s):
// \cpu|cpu|D_iw[31]~1_combout  = (\cpu|cpu|D_iw[31]~0_combout  & ((\cpu|cpu|hbreak_enabled~q ) # (!\cpu|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\cpu|cpu|hbreak_req~0_combout ),
	.datac(\cpu|cpu|D_iw[31]~0_combout ),
	.datad(\cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[31]~1 .lut_mask = 16'hF030;
defparam \cpu|cpu|D_iw[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~8_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~8 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[21]~34 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|ram_block1a53~portadataout ) # ((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|ram_block1a21~portadataout  & !\mem|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[21]~34 .lut_mask = 16'hAAD8;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[21]~35 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout  = (\mem|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout  & (((\mem|the_altsyncram|auto_generated|ram_block1a117~portadataout ) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a85~portadataout  & ((\mem|the_altsyncram|auto_generated|address_reg_a 
// [1]))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a85~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a117~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout ),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[21]~35 .lut_mask = 16'hCAF0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \cpu|cpu|F_iw[21]~31 (
// Equation(s):
// \cpu|cpu|F_iw[21]~31_combout  = ((\mm_interconnect_0|rsp_mux_001|src_payload~8_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))) # 
// (!\cpu|cpu|D_iw[31]~1_combout )

	.dataa(\cpu|cpu|D_iw[31]~1_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.datac(\mem|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[21]~31 .lut_mask = 16'hFDDD;
defparam \cpu|cpu|F_iw[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \cpu|cpu|D_iw[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[21]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \cpu|cpu|R_src2_lo[15]~8 (
// Equation(s):
// \cpu|cpu|R_src2_lo[15]~8_combout  = (!\cpu|cpu|E_src2[13]~15_combout  & ((\cpu|cpu|R_src2_use_imm~q  & (\cpu|cpu|D_iw [21])) # (!\cpu|cpu|R_src2_use_imm~q  & ((\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|R_src2_use_imm~q ),
	.datac(\cpu|cpu|E_src2[13]~15_combout ),
	.datad(\cpu|cpu|niosII_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\cpu|cpu|R_src2_lo[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|R_src2_lo[15]~8 .lut_mask = 16'h0B08;
defparam \cpu|cpu|R_src2_lo[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N31
dffeas \cpu|cpu|E_src2[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|R_src2_lo[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \cpu|cpu|Add1~22 (
// Equation(s):
// \cpu|cpu|Add1~22_combout  = \cpu|cpu|E_src2 [15] $ (\cpu|cpu|E_alu_sub~q )

	.dataa(\cpu|cpu|E_src2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~22 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \cpu|cpu|W_alu_result[15]~3 (
// Equation(s):
// \cpu|cpu|W_alu_result[15]~3_combout  = (\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|E_logic_result[15]~3_combout ))) # (!\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|Add1~50_combout ))

	.dataa(\cpu|cpu|Add1~50_combout ),
	.datab(\cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_logic_result[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[15]~3 .lut_mask = 16'hEE22;
defparam \cpu|cpu|W_alu_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \cpu|cpu|W_alu_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[15]~3_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|decode3|w_anode2198w[2] (
// Equation(s):
// \mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2] = (\cpu|cpu|W_alu_result [15] & (\cpu|cpu|W_alu_result [16] & !\mem|wren2~0_combout ))

	.dataa(\cpu|cpu|W_alu_result [15]),
	.datab(gnd),
	.datac(\cpu|cpu|W_alu_result [16]),
	.datad(\mem|wren2~0_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|decode3|w_anode2198w [2]),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2198w[2] .lut_mask = 16'h00A0;
defparam \mem|the_altsyncram|auto_generated|decode3|w_anode2198w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[12]~16 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[12]~16_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|address_reg_a [1]) # ((\mem|the_altsyncram|auto_generated|ram_block1a44~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a12~portadataout )))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[12]~16 .lut_mask = 16'hBA98;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[12]~17 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[12]~17_combout  = (\mem|the_altsyncram|auto_generated|mux4|result_node[12]~16_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a108~portadataout ) # 
// ((!\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[12]~16_combout  & (((\mem|the_altsyncram|auto_generated|address_reg_a [1] & \mem|the_altsyncram|auto_generated|ram_block1a76~portadataout 
// ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a108~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[12]~16_combout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[12]~17 .lut_mask = 16'hBC8C;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \cpu|cpu|F_iw[12]~16 (
// Equation(s):
// \cpu|cpu|F_iw[12]~16_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[12]~16 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_iw[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \cpu|cpu|F_iw[12]~17 (
// Equation(s):
// \cpu|cpu|F_iw[12]~17_combout  = (\cpu|cpu|D_iw[31]~1_combout  & ((\cpu|cpu|F_iw[12]~16_combout ) # ((\mem|the_altsyncram|auto_generated|mux4|result_node[12]~17_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mem|the_altsyncram|auto_generated|mux4|result_node[12]~17_combout ),
	.datab(\cpu|cpu|F_iw[12]~16_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[12]~17 .lut_mask = 16'hE0C0;
defparam \cpu|cpu|F_iw[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \cpu|cpu|D_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[12]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \cpu|cpu|Equal62~8 (
// Equation(s):
// \cpu|cpu|Equal62~8_combout  = (!\cpu|cpu|D_iw [12] & (!\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [11] & !\cpu|cpu|D_iw [13])))

	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal62~8 .lut_mask = 16'h0010;
defparam \cpu|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \cpu|cpu|hbreak_enabled~0 (
// Equation(s):
// \cpu|cpu|hbreak_enabled~0_combout  = (\cpu|cpu|R_ctrl_break~q ) # ((\cpu|cpu|hbreak_enabled~q  & ((!\cpu|cpu|D_op_cmpge~4_combout ) # (!\cpu|cpu|Equal62~8_combout ))))

	.dataa(\cpu|cpu|Equal62~8_combout ),
	.datab(\cpu|cpu|D_op_cmpge~4_combout ),
	.datac(\cpu|cpu|R_ctrl_break~q ),
	.datad(\cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\cpu|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|hbreak_enabled~0 .lut_mask = 16'hF7F0;
defparam \cpu|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \cpu|cpu|hbreak_enabled (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|hbreak_enabled~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \cpu|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N3
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h048C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 16'hAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .lut_mask = 16'hFCAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .lut_mask = 16'hC808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hBA30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h5C5C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 16'hD0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .lut_mask = 16'hAC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .lut_mask = 16'hB500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .lut_mask = 16'hEEFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]~feeder (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]~feeder_combout  = 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N1
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|ir_out [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hFFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .lut_mask = 16'hC0D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h050F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0CCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h7500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h3100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h5410;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'hC004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hD9C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 .lut_mask = 16'hA0B3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h275C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h2F10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h30F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h0B14;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h7E2F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h0C2C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hBB39;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h0054;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hFF0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'h0A02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [0]),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hCCA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hA0A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h5404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hFF80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h00F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h1F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~20_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [21] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [21])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [21])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~60_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [23] & 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59_combout  & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout )))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [23] 
// & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59_combout  & 
// ((!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [23]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~59_combout ),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~60 .lut_mask = 16'hA0EC;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_tck|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N9
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_debug_slave_wrapper|the_niosII_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \reset_reset_n~input (
	.i(reset_reset_n),
	.ibar(gnd),
	.o(\reset_reset_n~input_o ));
// synopsys translate_off
defparam \reset_reset_n~input .bus_hold = "false";
defparam \reset_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \rst_controller|merged_reset~0 (
// Equation(s):
// \rst_controller|merged_reset~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetrequest~q ) # (!\reset_reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_oci_debug|resetrequest~q ),
	.datad(\reset_reset_n~input_o ),
	.cin(gnd),
	.combout(\rst_controller|merged_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|merged_reset~0 .lut_mask = 16'hF0FF;
defparam \rst_controller|merged_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \rst_controller|merged_reset~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_controller|merged_reset~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller|merged_reset~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_controller|merged_reset~0clkctrl .clock_type = "global clock";
defparam \rst_controller|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X76_Y41_N31
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N19
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(!\rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N14
cycloneive_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N15
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N3
dffeas \rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N4
cycloneive_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N5
dffeas \rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N25
dffeas \rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N6
cycloneive_lcell_comb \rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \rst_controller|r_sync_rst_chain[3]~feeder_combout  = \rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N7
dffeas \rst_controller|r_sync_rst_chain[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N26
cycloneive_lcell_comb \rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~1_combout  = (\rst_controller|r_sync_rst_chain [3] & \rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(\rst_controller|r_sync_rst_chain [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hAA00;
defparam \rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N27
dffeas \rst_controller|r_sync_rst_chain[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N12
cycloneive_lcell_comb \rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~0_combout  = (\rst_controller|r_sync_rst_chain [2] & \rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_controller|r_sync_rst_chain [2]),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hF000;
defparam \rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N13
dffeas \rst_controller|r_sync_rst_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N22
cycloneive_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N23
dffeas \rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N10
cycloneive_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h0F0F;
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N11
dffeas \rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N0
cycloneive_lcell_comb \rst_controller|WideOr0~0 (
// Equation(s):
// \rst_controller|WideOr0~0_combout  = (\rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\rst_controller|r_sync_rst_chain [1] & \rst_controller|r_sync_rst~q ))

	.dataa(\rst_controller|r_sync_rst_chain [1]),
	.datab(gnd),
	.datac(\rst_controller|r_sync_rst~q ),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.cin(gnd),
	.combout(\rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|WideOr0~0 .lut_mask = 16'hFF50;
defparam \rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N1
dffeas \rst_controller|r_sync_rst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = (\mm_interconnect_0|cmd_mux_002|update_grant~1_combout  & ((\mm_interconnect_0|cmd_demux|src2_valid~1_combout ) # (\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout )))

	.dataa(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datad(\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 16'hAAA0;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = (\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout  & ((\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # ((!\mm_interconnect_0|cmd_demux|src2_valid~1_combout  & 
// !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datab(\mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datac(\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 16'hA0B0;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\mm_interconnect_0|cmd_demux|src2_valid~1_combout  & (((\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1] & !\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout )) # 
// (!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0])))

	.dataa(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datac(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\mm_interconnect_0|cmd_demux_001|src0_valid~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 16'h44C4;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout  = \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder .lut_mask = 16'hFF00;
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [44] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|W_alu_result [8]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|F_pc [6])))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\cpu|cpu|F_pc [6])))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\cpu|cpu|F_pc [6]),
	.datad(\cpu|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N27
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  = (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [6] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [7] & 
// !\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [5])))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [6]),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [7]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0004;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [0] & 
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [0]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hA000;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~11_combout  = (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8] & 
// (((\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))))

	.dataa(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~11 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_niosII_cpu_cpu_nios2_oci|readdata [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~7_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~7 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[15]~22 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[15]~22_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a79~portadataout ))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\mem|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a79~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[15]~22 .lut_mask = 16'hFC0A;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[15]~23 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[15]~23_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[15]~22_combout  & 
// (\mem|the_altsyncram|auto_generated|ram_block1a111~portadataout )) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[15]~22_combout  & ((\mem|the_altsyncram|auto_generated|ram_block1a47~portadataout ))))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[15]~22_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a111~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[15]~22_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[15]~23 .lut_mask = 16'hDDA0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \cpu|cpu|F_iw[15]~20 (
// Equation(s):
// \cpu|cpu|F_iw[15]~20_combout  = (\mm_interconnect_0|rsp_mux_001|src_payload~7_combout ) # (((\mem|the_altsyncram|auto_generated|mux4|result_node[15]~23_combout  & \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0])) # 
// (!\cpu|cpu|D_iw[31]~1_combout ))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.datab(\mem|the_altsyncram|auto_generated|mux4|result_node[15]~23_combout ),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[15]~20 .lut_mask = 16'hEFAF;
defparam \cpu|cpu|F_iw[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \cpu|cpu|D_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[15]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \cpu|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \cpu|cpu|D_op_opx_rsv17~0_combout  = (\cpu|cpu|D_iw [15] & (\cpu|cpu|Equal0~2_combout  & (!\cpu|cpu|D_iw [14] & \cpu|cpu|Equal0~3_combout )))

	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|Equal0~2_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h0800;
defparam \cpu|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_break~0 (
// Equation(s):
// \cpu|cpu|D_ctrl_break~0_combout  = (\cpu|cpu|D_op_opx_rsv17~0_combout  & (\cpu|cpu|D_iw [16] & (\cpu|cpu|D_iw [13] & !\cpu|cpu|D_iw [12])))

	.dataa(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [13]),
	.datad(\cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_break~0 .lut_mask = 16'h0080;
defparam \cpu|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \cpu|cpu|R_ctrl_break (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \cpu|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \cpu|cpu|F_pc_sel_nxt.10~0_combout  = (\cpu|cpu|R_ctrl_break~q ) # (\cpu|cpu|R_ctrl_exception~q )

	.dataa(gnd),
	.datab(\cpu|cpu|R_ctrl_break~q ),
	.datac(gnd),
	.datad(\cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \cpu|cpu|F_pc_no_crst_nxt[10]~10 (
// Equation(s):
// \cpu|cpu|F_pc_no_crst_nxt[10]~10_combout  = (!\cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\cpu|cpu|F_pc_sel_nxt~0_combout  & ((\cpu|cpu|Add1~44_combout ))) # (!\cpu|cpu|F_pc_sel_nxt~0_combout  & (\cpu|cpu|F_pc_plus_one[10]~20_combout ))))

	.dataa(\cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.datad(\cpu|cpu|Add1~44_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_no_crst_nxt[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_no_crst_nxt[10]~10 .lut_mask = 16'h5410;
defparam \cpu|cpu|F_pc_no_crst_nxt[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \cpu|cpu|F_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_no_crst_nxt[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \mm_interconnect_0|router_001|Equal0~1 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal0~1_combout  = (!\cpu|cpu|F_pc [10] & (\cpu|cpu|F_pc [9] & (!\cpu|cpu|F_pc [11] & \mm_interconnect_0|router_001|Equal0~0_combout )))

	.dataa(\cpu|cpu|F_pc [10]),
	.datab(\cpu|cpu|F_pc [9]),
	.datac(\cpu|cpu|F_pc [11]),
	.datad(\mm_interconnect_0|router_001|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router_001|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal0~1 .lut_mask = 16'h0400;
defparam \mm_interconnect_0|router_001|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0_combout  = (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & !\cpu|cpu|i_read~q ))

	.dataa(gnd),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datad(\cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h000C;
defparam \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1_combout ) # ((\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [0] & ((\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1]) 
// # (!\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFABA;
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (!\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|router_001|Equal0~1_combout  & 
// (\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [0])))

	.dataa(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|router_001|Equal0~1_combout ),
	.datac(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h1000;
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1] & ((!\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hBAFA;
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1_combout  = (!\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0_combout  & !\mm_interconnect_0|router_001|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|router_001|Equal0~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h0030;
defparam \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|mem_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  = (\mm_interconnect_0|router_001|Equal0~1_combout  & (((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout 
// )))) # (!\mm_interconnect_0|router_001|Equal0~1_combout  & (!\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(\mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|router_001|Equal0~1_combout ),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .lut_mask = 16'hD111;
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout  = (\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ) # ((\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  & 
// (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & !\cpu|cpu|i_read~q )))

	.dataa(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.datab(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datad(\cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .lut_mask = 16'hF0F8;
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout  = (!\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .lut_mask = 16'h0300;
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \mm_interconnect_0|cpu_instruction_master_translator|read_accepted (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \cpu|cpu|d_read~q ))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0 .lut_mask = 16'h0A00;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0_combout ) # ((!\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & !\cpu|cpu|i_read~q )))

	.dataa(\mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent|local_read~0_combout ),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hCCDC;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\jtag_uart|niosII_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[11]~10 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[11]~10_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\mem|the_altsyncram|auto_generated|address_reg_a [1] & (\mem|the_altsyncram|auto_generated|ram_block1a75~portadataout )) # (!\mem|the_altsyncram|auto_generated|address_reg_a [1] & ((\mem|the_altsyncram|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\mem|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[11]~10 .lut_mask = 16'hE5E0;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \mem|the_altsyncram|auto_generated|mux4|result_node[11]~11 (
// Equation(s):
// \mem|the_altsyncram|auto_generated|mux4|result_node[11]~11_combout  = (\mem|the_altsyncram|auto_generated|address_reg_a [0] & ((\mem|the_altsyncram|auto_generated|mux4|result_node[11]~10_combout  & 
// ((\mem|the_altsyncram|auto_generated|ram_block1a107~portadataout ))) # (!\mem|the_altsyncram|auto_generated|mux4|result_node[11]~10_combout  & (\mem|the_altsyncram|auto_generated|ram_block1a43~portadataout )))) # 
// (!\mem|the_altsyncram|auto_generated|address_reg_a [0] & (((\mem|the_altsyncram|auto_generated|mux4|result_node[11]~10_combout ))))

	.dataa(\mem|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\mem|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datac(\mem|the_altsyncram|auto_generated|ram_block1a107~portadataout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[11]~10_combout ),
	.cin(gnd),
	.combout(\mem|the_altsyncram|auto_generated|mux4|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[11]~11 .lut_mask = 16'hF588;
defparam \mem|the_altsyncram|auto_generated|mux4|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \cpu|cpu|F_iw[11]~13 (
// Equation(s):
// \cpu|cpu|F_iw[11]~13_combout  = (\mm_interconnect_0|rsp_mux_001|src_payload~3_combout ) # (((\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0] & \mem|the_altsyncram|auto_generated|mux4|result_node[11]~11_combout )) # 
// (!\cpu|cpu|D_iw[31]~1_combout ))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.datab(\mm_interconnect_0|mem_s1_translator|read_latency_shift_reg [0]),
	.datac(\cpu|cpu|D_iw[31]~1_combout ),
	.datad(\mem|the_altsyncram|auto_generated|mux4|result_node[11]~11_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_iw[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_iw[11]~13 .lut_mask = 16'hEFAF;
defparam \cpu|cpu|F_iw[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \cpu|cpu|D_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_iw[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \cpu|cpu|Equal0~7 (
// Equation(s):
// \cpu|cpu|Equal0~7_combout  = (!\cpu|cpu|D_iw [11] & (\cpu|cpu|D_iw [13] & !\cpu|cpu|D_iw [16]))

	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~7 .lut_mask = 16'h0404;
defparam \cpu|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_logic (
// Equation(s):
// \cpu|cpu|D_ctrl_logic~combout  = ((\cpu|cpu|Equal0~7_combout  & (\cpu|cpu|Equal0~6_combout  & \cpu|cpu|D_iw [12]))) # (!\cpu|cpu|D_ctrl_logic~0_combout )

	.dataa(\cpu|cpu|Equal0~7_combout ),
	.datab(\cpu|cpu|D_ctrl_logic~0_combout ),
	.datac(\cpu|cpu|Equal0~6_combout ),
	.datad(\cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_logic .lut_mask = 16'hB333;
defparam \cpu|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \cpu|cpu|R_ctrl_logic (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \cpu|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \cpu|cpu|W_alu_result[2]~0 (
// Equation(s):
// \cpu|cpu|W_alu_result[2]~0_combout  = (\cpu|cpu|R_ctrl_logic~q  & (\cpu|cpu|E_logic_result[2]~15_combout )) # (!\cpu|cpu|R_ctrl_logic~q  & ((\cpu|cpu|Add1~12_combout )))

	.dataa(\cpu|cpu|R_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[2]~15_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add1~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_alu_result[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[2]~0 .lut_mask = 16'hDD88;
defparam \cpu|cpu|W_alu_result[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \cpu|cpu|W_alu_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_alu_result[2]~0_combout ),
	.asdata(\cpu|cpu|E_shift_rot_result [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|E_alu_result~0_combout ),
	.sload(\cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \cpu|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \sem|run~0 (
// Equation(s):
// \sem|run~0_combout  = (\jtag_uart|av_waitrequest~0_combout  & (\mm_interconnect_0|router|Equal3~0_combout  & (\jtag_uart|always2~0_combout  & !\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\jtag_uart|av_waitrequest~0_combout ),
	.datab(\mm_interconnect_0|router|Equal3~0_combout ),
	.datac(\jtag_uart|always2~0_combout ),
	.datad(\mm_interconnect_0|sem_ctl_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\sem|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem|run~0 .lut_mask = 16'h0080;
defparam \sem|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \sem|run~1 (
// Equation(s):
// \sem|run~1_combout  = (\cpu|cpu|W_alu_result [2] & (((\sem|run~q )))) # (!\cpu|cpu|W_alu_result [2] & ((\sem|run~0_combout  & (\cpu|cpu|d_writedata [0])) # (!\sem|run~0_combout  & ((\sem|run~q )))))

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(\cpu|cpu|d_writedata [0]),
	.datac(\sem|run~q ),
	.datad(\sem|run~0_combout ),
	.cin(gnd),
	.combout(\sem|run~1_combout ),
	.cout());
// synopsys translate_off
defparam \sem|run~1 .lut_mask = 16'hE4F0;
defparam \sem|run~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \sem|run (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|run~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sem|run .is_wysiwyg = "true";
defparam \sem|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \sem|colors~6 (
// Equation(s):
// \sem|colors~6_combout  = (!\sem_export_train~input_o  & \sem|run~q )

	.dataa(gnd),
	.datab(\sem_export_train~input_o ),
	.datac(\sem|run~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sem|colors~6_combout ),
	.cout());
// synopsys translate_off
defparam \sem|colors~6 .lut_mask = 16'h3030;
defparam \sem|colors~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \sem|colors~8 (
// Equation(s):
// \sem|colors~8_combout  = (!\sem|colors [0] & (\sem|colors~6_combout  & (\sem|colors [1] $ (!\sem|colors [2]))))

	.dataa(\sem|colors [0]),
	.datab(\sem|colors~6_combout ),
	.datac(\sem|colors [1]),
	.datad(\sem|colors [2]),
	.cin(gnd),
	.combout(\sem|colors~8_combout ),
	.cout());
// synopsys translate_off
defparam \sem|colors~8 .lut_mask = 16'h4004;
defparam \sem|colors~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \mm_interconnect_0|sem_ram_slave_translator|av_write (
// Equation(s):
// \mm_interconnect_0|sem_ram_slave_translator|av_write~combout  = (\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout  & (!\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0] & 
// (!\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1] & \mm_interconnect_0|router|always1~1_combout )))

	.dataa(\mm_interconnect_0|sem_ram_slave_agent|m0_write~0_combout ),
	.datab(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [0]),
	.datac(\mm_interconnect_0|sem_ram_slave_translator|wait_latency_counter [1]),
	.datad(\mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sem_ram_slave_translator|av_write~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sem_ram_slave_translator|av_write .lut_mask = 16'h0200;
defparam \mm_interconnect_0|sem_ram_slave_translator|av_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \sem|contr[0]~0 (
// Equation(s):
// \sem|contr[0]~0_combout  = (\sem|colors [2] & (\sem|colors [0] $ (\sem|colors [1])))

	.dataa(gnd),
	.datab(\sem|colors [2]),
	.datac(\sem|colors [0]),
	.datad(\sem|colors [1]),
	.cin(gnd),
	.combout(\sem|contr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem|contr[0]~0 .lut_mask = 16'h0CC0;
defparam \sem|contr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \sem|Decoder2~0 (
// Equation(s):
// \sem|Decoder2~0_combout  = (\sem|colors [2] & \sem|colors [0])

	.dataa(gnd),
	.datab(\sem|colors [2]),
	.datac(\sem|colors [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sem|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem|Decoder2~0 .lut_mask = 16'hC0C0;
defparam \sem|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \sem|divider[0]~0 (
// Equation(s):
// \sem|divider[0]~0_combout  = (\cpu|cpu|W_alu_result [2] & \sem|run~0_combout )

	.dataa(\cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sem|run~0_combout ),
	.cin(gnd),
	.combout(\sem|divider[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem|divider[0]~0 .lut_mask = 16'hAA00;
defparam \sem|divider[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \sem|divider[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sem|divider[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|divider[0] .is_wysiwyg = "true";
defparam \sem|divider[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \sem|divider[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sem|divider[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|divider[1] .is_wysiwyg = "true";
defparam \sem|divider[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mm_interconnect_0|sem_ram_slave_translator|av_write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\mm_interconnect_0|sem_ram_slave_translator|av_write~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\cpu|cpu|d_writedata [31],\cpu|cpu|d_writedata [30],\cpu|cpu|d_writedata [29],\cpu|cpu|d_writedata [28],\cpu|cpu|d_writedata [27],\cpu|cpu|d_writedata [26],\cpu|cpu|d_writedata [25],\cpu|cpu|d_writedata [24],gnd,\cpu|cpu|d_writedata [23],\cpu|cpu|d_writedata [22],\cpu|cpu|d_writedata [21],
\cpu|cpu|d_writedata [20],\cpu|cpu|d_writedata [19],\cpu|cpu|d_writedata [18],\cpu|cpu|d_writedata [17],\cpu|cpu|d_writedata [16],gnd,\cpu|cpu|d_writedata [15],\cpu|cpu|d_writedata [14],\cpu|cpu|d_writedata [13],\cpu|cpu|d_writedata [12],\cpu|cpu|d_writedata [11],\cpu|cpu|d_writedata [10],\cpu|cpu|d_writedata [9],
\cpu|cpu|d_writedata [8],gnd,\cpu|cpu|d_writedata [7],\cpu|cpu|d_writedata [6],\cpu|cpu|d_writedata [5],\cpu|cpu|d_writedata [4],\cpu|cpu|d_writedata [3],\cpu|cpu|d_writedata [2],\cpu|cpu|d_writedata [1],\cpu|cpu|d_writedata [0]}),
	.portaaddr({\~GND~combout ,\cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\sem|divider [1],\sem|divider [0],\sem|Decoder2~0_combout ,\sem|contr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 8;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component|altsyncram_dhq1:auto_generated|ALTSYNCRAM";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \sem|b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \sem|cntdiv[0]~8 (
// Equation(s):
// \sem|cntdiv[0]~8_combout  = \sem|cntdiv [0] $ (VCC)
// \sem|cntdiv[0]~9  = CARRY(\sem|cntdiv [0])

	.dataa(gnd),
	.datab(\sem|cntdiv [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sem|cntdiv[0]~8_combout ),
	.cout(\sem|cntdiv[0]~9 ));
// synopsys translate_off
defparam \sem|cntdiv[0]~8 .lut_mask = 16'h33CC;
defparam \sem|cntdiv[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \sem|cntdiv[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[0] .is_wysiwyg = "true";
defparam \sem|cntdiv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \sem|cntdiv[1]~10 (
// Equation(s):
// \sem|cntdiv[1]~10_combout  = (\sem|cntdiv [1] & (!\sem|cntdiv[0]~9 )) # (!\sem|cntdiv [1] & ((\sem|cntdiv[0]~9 ) # (GND)))
// \sem|cntdiv[1]~11  = CARRY((!\sem|cntdiv[0]~9 ) # (!\sem|cntdiv [1]))

	.dataa(gnd),
	.datab(\sem|cntdiv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sem|cntdiv[0]~9 ),
	.combout(\sem|cntdiv[1]~10_combout ),
	.cout(\sem|cntdiv[1]~11 ));
// synopsys translate_off
defparam \sem|cntdiv[1]~10 .lut_mask = 16'h3C3F;
defparam \sem|cntdiv[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \sem|cntdiv[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[1] .is_wysiwyg = "true";
defparam \sem|cntdiv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \sem|cntdiv[2]~12 (
// Equation(s):
// \sem|cntdiv[2]~12_combout  = (\sem|cntdiv [2] & (\sem|cntdiv[1]~11  $ (GND))) # (!\sem|cntdiv [2] & (!\sem|cntdiv[1]~11  & VCC))
// \sem|cntdiv[2]~13  = CARRY((\sem|cntdiv [2] & !\sem|cntdiv[1]~11 ))

	.dataa(gnd),
	.datab(\sem|cntdiv [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sem|cntdiv[1]~11 ),
	.combout(\sem|cntdiv[2]~12_combout ),
	.cout(\sem|cntdiv[2]~13 ));
// synopsys translate_off
defparam \sem|cntdiv[2]~12 .lut_mask = 16'hC30C;
defparam \sem|cntdiv[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \sem|cntdiv[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[2] .is_wysiwyg = "true";
defparam \sem|cntdiv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \sem|cntdiv[3]~14 (
// Equation(s):
// \sem|cntdiv[3]~14_combout  = (\sem|cntdiv [3] & (!\sem|cntdiv[2]~13 )) # (!\sem|cntdiv [3] & ((\sem|cntdiv[2]~13 ) # (GND)))
// \sem|cntdiv[3]~15  = CARRY((!\sem|cntdiv[2]~13 ) # (!\sem|cntdiv [3]))

	.dataa(\sem|cntdiv [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sem|cntdiv[2]~13 ),
	.combout(\sem|cntdiv[3]~14_combout ),
	.cout(\sem|cntdiv[3]~15 ));
// synopsys translate_off
defparam \sem|cntdiv[3]~14 .lut_mask = 16'h5A5F;
defparam \sem|cntdiv[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N23
dffeas \sem|cntdiv[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[3] .is_wysiwyg = "true";
defparam \sem|cntdiv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \sem|cntdiv[4]~16 (
// Equation(s):
// \sem|cntdiv[4]~16_combout  = (\sem|cntdiv [4] & (\sem|cntdiv[3]~15  $ (GND))) # (!\sem|cntdiv [4] & (!\sem|cntdiv[3]~15  & VCC))
// \sem|cntdiv[4]~17  = CARRY((\sem|cntdiv [4] & !\sem|cntdiv[3]~15 ))

	.dataa(gnd),
	.datab(\sem|cntdiv [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sem|cntdiv[3]~15 ),
	.combout(\sem|cntdiv[4]~16_combout ),
	.cout(\sem|cntdiv[4]~17 ));
// synopsys translate_off
defparam \sem|cntdiv[4]~16 .lut_mask = 16'hC30C;
defparam \sem|cntdiv[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \sem|cntdiv[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[4] .is_wysiwyg = "true";
defparam \sem|cntdiv[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \sem|cntdiv[5]~18 (
// Equation(s):
// \sem|cntdiv[5]~18_combout  = (\sem|cntdiv [5] & (!\sem|cntdiv[4]~17 )) # (!\sem|cntdiv [5] & ((\sem|cntdiv[4]~17 ) # (GND)))
// \sem|cntdiv[5]~19  = CARRY((!\sem|cntdiv[4]~17 ) # (!\sem|cntdiv [5]))

	.dataa(\sem|cntdiv [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sem|cntdiv[4]~17 ),
	.combout(\sem|cntdiv[5]~18_combout ),
	.cout(\sem|cntdiv[5]~19 ));
// synopsys translate_off
defparam \sem|cntdiv[5]~18 .lut_mask = 16'h5A5F;
defparam \sem|cntdiv[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N27
dffeas \sem|cntdiv[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[5] .is_wysiwyg = "true";
defparam \sem|cntdiv[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \sem|cntdiv[6]~20 (
// Equation(s):
// \sem|cntdiv[6]~20_combout  = (\sem|cntdiv [6] & (\sem|cntdiv[5]~19  $ (GND))) # (!\sem|cntdiv [6] & (!\sem|cntdiv[5]~19  & VCC))
// \sem|cntdiv[6]~21  = CARRY((\sem|cntdiv [6] & !\sem|cntdiv[5]~19 ))

	.dataa(gnd),
	.datab(\sem|cntdiv [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sem|cntdiv[5]~19 ),
	.combout(\sem|cntdiv[6]~20_combout ),
	.cout(\sem|cntdiv[6]~21 ));
// synopsys translate_off
defparam \sem|cntdiv[6]~20 .lut_mask = 16'hC30C;
defparam \sem|cntdiv[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N29
dffeas \sem|cntdiv[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[6]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[6] .is_wysiwyg = "true";
defparam \sem|cntdiv[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \sem|cntdiv[7]~22 (
// Equation(s):
// \sem|cntdiv[7]~22_combout  = \sem|cntdiv [7] $ (\sem|cntdiv[6]~21 )

	.dataa(\sem|cntdiv [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sem|cntdiv[6]~21 ),
	.combout(\sem|cntdiv[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sem|cntdiv[7]~22 .lut_mask = 16'h5A5A;
defparam \sem|cntdiv[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \sem|cntdiv[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|cntdiv[7]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\sem|colors[1]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|cntdiv [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|cntdiv[7] .is_wysiwyg = "true";
defparam \sem|cntdiv[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \sem|Equal0~3 (
// Equation(s):
// \sem|Equal0~3_combout  = (\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [7] & (\sem|cntdiv [7] & (\sem|cntdiv [6] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [6])))) # (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [7] & 
// (!\sem|cntdiv [7] & (\sem|cntdiv [6] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datab(\sem|cntdiv [6]),
	.datac(\sem|cntdiv [7]),
	.datad(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\sem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sem|Equal0~3 .lut_mask = 16'h8421;
defparam \sem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \sem|Equal0~0 (
// Equation(s):
// \sem|Equal0~0_combout  = (\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [1] & (\sem|cntdiv [1] & (\sem|cntdiv [0] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [0])))) # (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [1] & 
// (!\sem|cntdiv [1] & (\sem|cntdiv [0] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.datab(\sem|cntdiv [0]),
	.datac(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.datad(\sem|cntdiv [1]),
	.cin(gnd),
	.combout(\sem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem|Equal0~0 .lut_mask = 16'h8241;
defparam \sem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \sem|Equal0~2 (
// Equation(s):
// \sem|Equal0~2_combout  = (\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [5] & (\sem|cntdiv [5] & (\sem|cntdiv [4] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [4])))) # (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [5] & 
// (!\sem|cntdiv [5] & (\sem|cntdiv [4] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.datab(\sem|cntdiv [4]),
	.datac(\sem|cntdiv [5]),
	.datad(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\sem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sem|Equal0~2 .lut_mask = 16'h8421;
defparam \sem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \sem|Equal0~1 (
// Equation(s):
// \sem|Equal0~1_combout  = (\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [2] & (\sem|cntdiv [2] & (\sem|cntdiv [3] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [3])))) # (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [2] & 
// (!\sem|cntdiv [2] & (\sem|cntdiv [3] $ (!\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.datab(\sem|cntdiv [2]),
	.datac(\sem|cntdiv [3]),
	.datad(\sem|b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\sem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sem|Equal0~1 .lut_mask = 16'h9009;
defparam \sem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \sem|Equal0~4 (
// Equation(s):
// \sem|Equal0~4_combout  = (\sem|Equal0~3_combout  & (\sem|Equal0~0_combout  & (\sem|Equal0~2_combout  & \sem|Equal0~1_combout )))

	.dataa(\sem|Equal0~3_combout ),
	.datab(\sem|Equal0~0_combout ),
	.datac(\sem|Equal0~2_combout ),
	.datad(\sem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\sem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sem|Equal0~4 .lut_mask = 16'h8000;
defparam \sem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \sem|colors[1]~9 (
// Equation(s):
// \sem|colors[1]~9_combout  = (\sem|Equal0~4_combout ) # ((\sem_export_train~input_o ) # (!\sem|run~q ))

	.dataa(\sem|Equal0~4_combout ),
	.datab(\sem_export_train~input_o ),
	.datac(\sem|run~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sem|colors[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sem|colors[1]~9 .lut_mask = 16'hEFEF;
defparam \sem|colors[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N11
dffeas \sem|colors[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|colors~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sem|colors[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|colors [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|colors[1] .is_wysiwyg = "true";
defparam \sem|colors[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \sem|colors~10 (
// Equation(s):
// \sem|colors~10_combout  = (\sem|colors~6_combout  & (\sem|colors [2] & ((\sem|colors [1]) # (\sem|colors [0]))))

	.dataa(\sem|colors [1]),
	.datab(\sem|colors~6_combout ),
	.datac(\sem|colors [0]),
	.datad(\sem|colors [2]),
	.cin(gnd),
	.combout(\sem|colors~10_combout ),
	.cout());
// synopsys translate_off
defparam \sem|colors~10 .lut_mask = 16'hC800;
defparam \sem|colors~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N21
dffeas \sem|colors[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|colors~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sem|colors[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|colors [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|colors[0] .is_wysiwyg = "true";
defparam \sem|colors[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \sem|WideOr0~0 (
// Equation(s):
// \sem|WideOr0~0_combout  = (\sem|colors [0]) # (\sem|colors [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sem|colors [0]),
	.datad(\sem|colors [1]),
	.cin(gnd),
	.combout(\sem|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem|WideOr0~0 .lut_mask = 16'hFFF0;
defparam \sem|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \sem|colors~7 (
// Equation(s):
// \sem|colors~7_combout  = (\sem|colors~6_combout  & (\sem|colors [2] $ (((!\sem|WideOr0~0_combout  & \sem|Equal0~4_combout )))))

	.dataa(\sem|WideOr0~0_combout ),
	.datab(\sem|colors~6_combout ),
	.datac(\sem|colors [2]),
	.datad(\sem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sem|colors~7_combout ),
	.cout());
// synopsys translate_off
defparam \sem|colors~7 .lut_mask = 16'h84C0;
defparam \sem|colors~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \sem|colors[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\sem|colors~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem|colors [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sem|colors[2] .is_wysiwyg = "true";
defparam \sem|colors[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
