/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [39:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [8:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[4] & celloutsig_0_1z);
  assign celloutsig_0_1z = !(celloutsig_0_0z[5] ? in_data[42] : celloutsig_0_0z[2]);
  assign celloutsig_0_12z = !(celloutsig_0_1z ? celloutsig_0_2z[1] : celloutsig_0_11z[4]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 17'h00000;
    else _00_ <= { celloutsig_0_7z[15:0], celloutsig_0_14z };
  assign celloutsig_1_19z = in_data[135:127] & { celloutsig_1_8z[2:0], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_7z = celloutsig_0_2z[35:19] & { celloutsig_0_6z[3:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_10z = celloutsig_0_5z[6:0] >= { celloutsig_0_7z[15:10], celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_17z[5:4], celloutsig_0_15z } >= celloutsig_0_5z[6:4];
  assign celloutsig_0_13z = in_data[83:75] < { celloutsig_0_0z[7:0], celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[169:161] < in_data[140:132];
  assign celloutsig_1_7z = { in_data[148:144], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, in_data[189:185], celloutsig_1_5z, in_data[96] };
  assign celloutsig_0_11z = { celloutsig_0_8z[2:0], celloutsig_0_8z } % { 1'h1, in_data[87:83], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_5z = celloutsig_0_3z ? { celloutsig_0_0z[3:2], celloutsig_0_4z, celloutsig_0_1z, 1'h1, celloutsig_0_1z, 2'h3 } : in_data[90:83];
  assign celloutsig_0_6z = celloutsig_0_4z ? in_data[18:15] : celloutsig_0_5z[7:4];
  assign celloutsig_0_2z = in_data[49] ? { in_data[54:50], 1'h1, in_data[48:28], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } : { in_data[60:50], 1'h0, in_data[48:32], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_17z = - { celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_18z = { in_data[186:185], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z } | { in_data[167:158], celloutsig_1_16z, celloutsig_1_5z };
  assign celloutsig_1_3z = & { celloutsig_1_2z, in_data[141:132] };
  assign celloutsig_1_9z = celloutsig_1_6z & celloutsig_1_8z[2];
  assign celloutsig_1_15z = celloutsig_1_12z[6] & celloutsig_1_6z;
  assign celloutsig_0_14z = in_data[15] & celloutsig_0_10z;
  assign celloutsig_0_15z = celloutsig_0_13z & celloutsig_0_8z[0];
  assign celloutsig_1_4z = in_data[143] & in_data[104];
  assign celloutsig_1_6z = celloutsig_1_2z & in_data[136];
  assign celloutsig_1_11z = { celloutsig_1_5z[4:1], celloutsig_1_3z } >> { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[139:135] >> { in_data[103], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_10z[7:1] >>> { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_2z[36:32] >>> in_data[74:70];
  assign celloutsig_0_0z = in_data[25:16] ^ in_data[84:75];
  assign celloutsig_1_8z = { celloutsig_1_7z[4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } ^ { celloutsig_1_5z[2:0], celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_7z[9:1] ^ { celloutsig_1_7z[8:1], celloutsig_1_2z };
  assign celloutsig_1_16z = ~((celloutsig_1_3z & celloutsig_1_15z) | celloutsig_1_3z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[2] & celloutsig_0_1z) | in_data[13]);
  assign celloutsig_0_21z = ~((celloutsig_0_2z[22] & celloutsig_0_6z[2]) | _00_[9]);
  assign celloutsig_1_1z = ~((in_data[186] & in_data[141]) | in_data[181]);
  assign { out_data[143:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
