/* verilator lint_off WIDTH */
// -----------------------------------------------------------------------------
// Verilator-only STUB for Xilinx IP: xxv_ethernet_0
// NOTE: All ports are declared as inputs for now to avoid multi-driver issues.
//       We can flip selected ones to outputs and tie constants after it builds.
// -----------------------------------------------------------------------------
module xxv_ethernet_0 (
    input wire gt_rxp_in,
    input wire gt_rxn_in,
    input wire gt_txp_out,
    input wire gt_txn_out,
    input wire tx_clk_out_0,
    input wire rx_core_clk_0,
    input wire rx_clk_out_0,

    input wire s_axi_aclk_0,
    input wire s_axi_aresetn_0,
    input wire s_axi_awaddr_0,
    input wire s_axi_awvalid_0,
    input wire s_axi_awready_0,
    input wire s_axi_wdata_0,
    input wire s_axi_wstrb_0,
    input wire s_axi_wvalid_0,
    input wire s_axi_wready_0,
    input wire s_axi_bresp_0,
    input wire s_axi_bvalid_0,
    input wire s_axi_bready_0,
    input wire s_axi_araddr_0,
    input wire s_axi_arvalid_0,
    input wire s_axi_arready_0,
    input wire s_axi_rdata_0,
    input wire s_axi_rresp_0,
    input wire s_axi_rvalid_0,
    input wire s_axi_rready_0,
    input wire pm_tick_0,
    input wire rx_reset_0,
    input wire user_rx_reset_0,
    input wire rxrecclkout_0,

    input wire user_reg0_0,

    // RX User Interface Signals
    input wire rx_axis_tvalid_0,
    input wire rx_axis_tdata_0,
    input wire rx_axis_tlast_0,
    input wire rx_axis_tkeep_0,
    input wire rx_axis_tuser_0,
    input wire rx_preambleout_0,

    // RX Stats Signals
    input wire stat_rx_block_lock_0,
    input wire stat_rx_framing_err_valid_0,
    input wire stat_rx_framing_err_0,
    input wire stat_rx_hi_ber_0,
    input wire stat_rx_valid_ctrl_code_0,
    input wire stat_rx_bad_code_0,
    input wire stat_rx_total_packets_0,
    input wire stat_rx_total_good_packets_0,
    input wire stat_rx_total_bytes_0,
    input wire stat_rx_total_good_bytes_0,
    input wire stat_rx_packet_small_0,
    input wire stat_rx_jabber_0,
    input wire stat_rx_packet_large_0,
    input wire stat_rx_oversize_0,
    input wire stat_rx_undersize_0,
    input wire stat_rx_toolong_0,
    input wire stat_rx_fragment_0,
    input wire stat_rx_packet_64_bytes_0,
    input wire stat_rx_packet_65_127_bytes_0,
    input wire stat_rx_packet_128_255_bytes_0,
    input wire stat_rx_packet_256_511_bytes_0,
    input wire stat_rx_packet_512_1023_bytes_0,
    input wire stat_rx_packet_1024_1518_bytes_0,
    input wire stat_rx_packet_1519_1522_bytes_0,
    input wire stat_rx_packet_1523_1548_bytes_0,
    input wire stat_rx_bad_fcs_0,
    input wire stat_rx_packet_bad_fcs_0,
    input wire stat_rx_stomped_fcs_0,
    input wire stat_rx_packet_1549_2047_bytes_0,
    input wire stat_rx_packet_2048_4095_bytes_0,
    input wire stat_rx_packet_4096_8191_bytes_0,
    input wire stat_rx_packet_8192_9215_bytes_0,
    input wire stat_rx_unicast_0,
    input wire stat_rx_multicast_0,
    input wire stat_rx_broadcast_0,
    input wire stat_rx_vlan_0,
    input wire stat_rx_inrangeerr_0,
    input wire stat_rx_bad_preamble_0,
    input wire stat_rx_bad_sfd_0,
    input wire stat_rx_got_signal_os_0,
    input wire stat_rx_test_pattern_mismatch_0,
    input wire stat_rx_truncated_0,
    input wire stat_rx_local_fault_0,
    input wire stat_rx_remote_fault_0,
    input wire stat_rx_internal_local_fault_0,
    input wire stat_rx_received_local_fault_0,
    input wire stat_rx_status_0,

    // TX Interface / Control / Stats
    input wire tx_reset_0,
    input wire user_tx_reset_0,
    input wire tx_axis_tready_0,
    input wire tx_axis_tvalid_0,
    input wire tx_axis_tdata_0,
    input wire tx_axis_tlast_0,
    input wire tx_axis_tkeep_0,
    input wire tx_axis_tuser_0,
    input wire tx_unfout_0,
    input wire tx_preamblein_0,

    input wire ctl_tx_send_lfi_0,
    input wire ctl_tx_send_rfi_0,
    input wire ctl_tx_send_idle_0,

    input wire stat_tx_total_packets_0,
    input wire stat_tx_total_bytes_0,
    input wire stat_tx_total_good_packets_0,
    input wire stat_tx_total_good_bytes_0,
    input wire stat_tx_packet_64_bytes_0,
    input wire stat_tx_packet_65_127_bytes_0,
    input wire stat_tx_packet_128_255_bytes_0,
    input wire stat_tx_packet_256_511_bytes_0,
    input wire stat_tx_packet_512_1023_bytes_0,
    input wire stat_tx_packet_1024_1518_bytes_0,
    input wire stat_tx_packet_1519_1522_bytes_0,
    input wire stat_tx_packet_1523_1548_bytes_0,
    input wire stat_tx_packet_small_0,
    input wire stat_tx_packet_large_0,
    input wire stat_tx_packet_1549_2047_bytes_0,
    input wire stat_tx_packet_2048_4095_bytes_0,
    input wire stat_tx_packet_4096_8191_bytes_0,
    input wire stat_tx_packet_8192_9215_bytes_0,
    input wire stat_tx_unicast_0,
    input wire stat_tx_multicast_0,
    input wire stat_tx_broadcast_0,
    input wire stat_tx_vlan_0,
    input wire stat_tx_bad_fcs_0,
    input wire stat_tx_frame_error_0,
    input wire stat_tx_local_fault_0,

    // GTH/Refclk/Resets
    input wire gtwiz_reset_tx_datapath_0,
    input wire gtwiz_reset_rx_datapath_0,
    input wire gtpowergood_out_0,
    input wire txoutclksel_in_0,
    input wire rxoutclksel_in_0,
    input wire qpllreset_in_0,
    input wire gt_refclk_p,
    input wire gt_refclk_n,
    input wire gt_refclk_out,
    input wire sys_reset,
    input wire dclk
);
endmodule
/* verilator lint_on WIDTH */
