Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu May  9 23:27:18 2024
| Host         : saker-V1-10 running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file Master_Protocol_timing_summary_routed.rpt -pb Master_Protocol_timing_summary_routed.pb -rpx Master_Protocol_timing_summary_routed.rpx -warn_on_violation
| Design       : Master_Protocol
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (34)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ONE_WIRE_IN_REAL (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Timer_control/oneus_timer/timer1_done_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Write8bmap/write8bitfsm/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Write8bmap/write8bitfsm/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Write8bmap/write8bitfsm/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: initmap/Timmer60/timer60_done_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: initmap/init/FSM_sequential_pstate_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: initmap/init/FSM_sequential_pstate_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: initmap/init/FSM_sequential_pstate_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.702        0.000                      0                   94        0.164        0.000                      0                   94        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.702        0.000                      0                   94        0.164        0.000                      0                   94        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 Timer_control/oneus_timer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_control/oneus_timer/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.286ns (31.946%)  route 2.740ns (68.054%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.708     5.310    Timer_control/oneus_timer/clk_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  Timer_control/oneus_timer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  Timer_control/oneus_timer/count_reg[3]/Q
                         net (fo=4, routed)           0.844     6.632    Timer_control/oneus_timer/count_reg_n_0_[3]
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.324     6.956 r  Timer_control/oneus_timer/count[0]_i_2__0/O
                         net (fo=2, routed)           0.361     7.317    Timer_control/oneus_timer/count[0]_i_2__0_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.331     7.648 r  Timer_control/oneus_timer/count[9]_i_3/O
                         net (fo=10, routed)          1.011     8.659    Timer_control/oneus_timer/count_reg[7]_0
    SLICE_X6Y104         LUT3 (Prop_lut3_I0_O)        0.153     8.812 r  Timer_control/oneus_timer/count[1]_i_1__0/O
                         net (fo=1, routed)           0.524     9.336    Timer_control/oneus_timer/count[1]
    SLICE_X6Y104         FDCE                                         r  Timer_control/oneus_timer/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.587    15.009    Timer_control/oneus_timer/clk_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  Timer_control/oneus_timer/count_reg[1]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X6Y104         FDCE (Setup_fdce_C_D)       -0.237    15.038    Timer_control/oneus_timer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 Timer_control/sixtyus_timer/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_control/sixtyus_timer/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.916ns (23.894%)  route 2.918ns (76.106%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    Timer_control/sixtyus_timer/clk_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  Timer_control/sixtyus_timer/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  Timer_control/sixtyus_timer/count_reg[10]/Q
                         net (fo=2, routed)           0.667     6.497    Timer_control/sixtyus_timer/count_reg_n_0_[10]
    SLICE_X6Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.621 r  Timer_control/sixtyus_timer/count[12]_i_6__0/O
                         net (fo=2, routed)           0.882     7.502    Timer_control/sixtyus_timer/count[12]_i_6__0_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.626 r  Timer_control/sixtyus_timer/count[0]_i_2__1/O
                         net (fo=1, routed)           0.585     8.212    Timer_control/sixtyus_timer/count[0]_i_2__1_n_0
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.150     8.362 r  Timer_control/sixtyus_timer/count[0]_i_1__1/O
                         net (fo=1, routed)           0.783     9.145    Timer_control/sixtyus_timer/count[0]
    SLICE_X7Y100         FDCE                                         r  Timer_control/sixtyus_timer/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.588    15.010    Timer_control/sixtyus_timer/clk_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  Timer_control/sixtyus_timer/count_reg[0]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)       -0.309    14.942    Timer_control/sixtyus_timer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 Timer_control/sixtyus_timer/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_control/sixtyus_timer/timer60_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.918ns (23.138%)  route 3.049ns (76.862%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    Timer_control/sixtyus_timer/clk_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  Timer_control/sixtyus_timer/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  Timer_control/sixtyus_timer/count_reg[5]/Q
                         net (fo=3, routed)           0.952     6.782    Timer_control/sixtyus_timer/count_reg_n_0_[5]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.906 f  Timer_control/sixtyus_timer/count[12]_i_5__0/O
                         net (fo=1, routed)           0.656     7.562    Timer_control/sixtyus_timer/count[12]_i_5__0_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.686 f  Timer_control/sixtyus_timer/count[12]_i_3__0/O
                         net (fo=13, routed)          1.441     9.127    Write8bmap/write8bitfsm/timer60_done_reg
    SLICE_X5Y104         LUT4 (Prop_lut4_I3_O)        0.152     9.279 r  Write8bmap/write8bitfsm/timer60_done_i_1__0/O
                         net (fo=1, routed)           0.000     9.279    Timer_control/sixtyus_timer/timer60_done_reg_0
    SLICE_X5Y104         FDCE                                         r  Timer_control/sixtyus_timer/timer60_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.587    15.009    Timer_control/sixtyus_timer/clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  Timer_control/sixtyus_timer/timer60_done_reg/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDCE (Setup_fdce_C_D)        0.075    15.325    Timer_control/sixtyus_timer/timer60_done_reg
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 initmap/Timmer60/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timmer60/timer60_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.082ns (28.936%)  route 2.657ns (71.064%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  initmap/Timmer60/count_reg[1]/Q
                         net (fo=2, routed)           0.814     6.598    initmap/Timmer60/count[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.722 f  initmap/Timmer60/count[12]_i_4/O
                         net (fo=2, routed)           0.845     7.567    initmap/Timmer60/count[12]_i_4_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.150     7.717 f  initmap/Timmer60/count[12]_i_3/O
                         net (fo=13, routed)          0.998     8.715    initmap/init/timer60_done_reg
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.352     9.067 r  initmap/init/timer60_done_i_1/O
                         net (fo=1, routed)           0.000     9.067    initmap/Timmer60/timer60_done_reg_0
    SLICE_X3Y103         FDCE                                         r  initmap/Timmer60/timer60_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.589    15.011    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  initmap/Timmer60/timer60_done_reg/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDCE (Setup_fdce_C_D)        0.047    15.203    initmap/Timmer60/timer60_done_reg
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 initmap/Timmer60/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timmer60/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.056ns (29.296%)  route 2.549ns (70.704%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  initmap/Timmer60/count_reg[1]/Q
                         net (fo=2, routed)           0.814     6.598    initmap/Timmer60/count[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  initmap/Timmer60/count[12]_i_4/O
                         net (fo=2, routed)           0.845     7.567    initmap/Timmer60/count[12]_i_4_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.150     7.717 r  initmap/Timmer60/count[12]_i_3/O
                         net (fo=13, routed)          0.890     8.606    initmap/Timmer60/count_reg[0]_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.326     8.932 r  initmap/Timmer60/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.932    initmap/Timmer60/count_0[1]
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.604    15.027    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)        0.029    15.321    initmap/Timmer60/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 initmap/Timmer60/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timmer60/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.056ns (29.354%)  route 2.541ns (70.646%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  initmap/Timmer60/count_reg[1]/Q
                         net (fo=2, routed)           0.814     6.598    initmap/Timmer60/count[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  initmap/Timmer60/count[12]_i_4/O
                         net (fo=2, routed)           0.845     7.567    initmap/Timmer60/count[12]_i_4_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.150     7.717 r  initmap/Timmer60/count[12]_i_3/O
                         net (fo=13, routed)          0.882     8.599    initmap/Timmer60/count_reg[0]_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.326     8.925 r  initmap/Timmer60/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.925    initmap/Timmer60/count_0[2]
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.604    15.027    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[2]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)        0.031    15.323    initmap/Timmer60/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 initmap/Timmer60/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timmer60/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.084ns (29.841%)  route 2.549ns (70.159%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  initmap/Timmer60/count_reg[1]/Q
                         net (fo=2, routed)           0.814     6.598    initmap/Timmer60/count[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  initmap/Timmer60/count[12]_i_4/O
                         net (fo=2, routed)           0.845     7.567    initmap/Timmer60/count[12]_i_4_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.150     7.717 r  initmap/Timmer60/count[12]_i_3/O
                         net (fo=13, routed)          0.890     8.606    initmap/Timmer60/count_reg[0]_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.354     8.960 r  initmap/Timmer60/count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.960    initmap/Timmer60/count_0[3]
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.604    15.027    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[3]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)        0.075    15.367    initmap/Timmer60/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 initmap/Timmer60/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timmer60/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.056ns (29.654%)  route 2.505ns (70.346%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  initmap/Timmer60/count_reg[1]/Q
                         net (fo=2, routed)           0.814     6.598    initmap/Timmer60/count[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  initmap/Timmer60/count[12]_i_4/O
                         net (fo=2, routed)           0.845     7.567    initmap/Timmer60/count[12]_i_4_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.150     7.717 r  initmap/Timmer60/count[12]_i_3/O
                         net (fo=13, routed)          0.846     8.563    initmap/Timmer60/count_reg[0]_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.326     8.889 r  initmap/Timmer60/count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.889    initmap/Timmer60/count_0[11]
    SLICE_X4Y99          FDCE                                         r  initmap/Timmer60/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.604    15.027    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  initmap/Timmer60/count_reg[11]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.031    15.298    initmap/Timmer60/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 initmap/Timmer60/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timmer60/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.084ns (29.900%)  route 2.541ns (70.100%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  initmap/Timmer60/count_reg[1]/Q
                         net (fo=2, routed)           0.814     6.598    initmap/Timmer60/count[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  initmap/Timmer60/count[12]_i_4/O
                         net (fo=2, routed)           0.845     7.567    initmap/Timmer60/count[12]_i_4_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.150     7.717 r  initmap/Timmer60/count[12]_i_3/O
                         net (fo=13, routed)          0.882     8.599    initmap/Timmer60/count_reg[0]_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.354     8.953 r  initmap/Timmer60/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.953    initmap/Timmer60/count_0[4]
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.604    15.027    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[4]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)        0.075    15.367    initmap/Timmer60/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 initmap/Timmer60/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timmer60/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.084ns (30.203%)  route 2.505ns (69.797%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  initmap/Timmer60/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  initmap/Timmer60/count_reg[1]/Q
                         net (fo=2, routed)           0.814     6.598    initmap/Timmer60/count[1]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  initmap/Timmer60/count[12]_i_4/O
                         net (fo=2, routed)           0.845     7.567    initmap/Timmer60/count[12]_i_4_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.150     7.717 r  initmap/Timmer60/count[12]_i_3/O
                         net (fo=13, routed)          0.846     8.563    initmap/Timmer60/count_reg[0]_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.354     8.917 r  initmap/Timmer60/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.917    initmap/Timmer60/count_0[9]
    SLICE_X4Y99          FDCE                                         r  initmap/Timmer60/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.604    15.027    initmap/Timmer60/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  initmap/Timmer60/count_reg[9]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.075    15.342    initmap/Timmer60/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 initmap/Timer480/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timer480/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.099%)  route 0.309ns (54.901%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  initmap/Timer480/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     1.682 f  initmap/Timer480/count_reg[9]/Q
                         net (fo=2, routed)           0.151     1.834    initmap/Timer480/count_reg_n_0_[9]
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  initmap/Timer480/count[15]_i_5/O
                         net (fo=17, routed)          0.158     2.037    initmap/Timer480/count[15]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045     2.082 r  initmap/Timer480/count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     2.082    initmap/Timer480/count[5]
    SLICE_X2Y99          FDCE                                         r  initmap/Timer480/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  initmap/Timer480/count_reg[5]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.120     1.917    initmap/Timer480/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 initmap/Timer480/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timer480/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.254ns (45.213%)  route 0.308ns (54.787%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  initmap/Timer480/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     1.682 f  initmap/Timer480/count_reg[9]/Q
                         net (fo=2, routed)           0.151     1.834    initmap/Timer480/count_reg_n_0_[9]
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  initmap/Timer480/count[15]_i_5/O
                         net (fo=17, routed)          0.156     2.035    initmap/Timer480/count[15]_i_5_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.045     2.080 r  initmap/Timer480/count[8]_i_1__2/O
                         net (fo=1, routed)           0.000     2.080    initmap/Timer480/count[8]
    SLICE_X0Y99          FDCE                                         r  initmap/Timer480/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  initmap/Timer480/count_reg[8]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.092     1.889    initmap/Timer480/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 initmap/Timer480/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timer480/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.588%)  route 0.353ns (60.412%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  initmap/Timer480/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  initmap/Timer480/count_reg[4]/Q
                         net (fo=2, routed)           0.136     1.801    initmap/Timer480/count_reg_n_0_[4]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  initmap/Timer480/count[15]_i_4/O
                         net (fo=17, routed)          0.216     2.063    initmap/Timer480/count[15]_i_4_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.045     2.108 r  initmap/Timer480/count[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.108    initmap/Timer480/count[9]
    SLICE_X2Y100         FDCE                                         r  initmap/Timer480/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  initmap/Timer480/count_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.120     1.911    initmap/Timer480/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Timer_control/oneus_timer/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_control/oneus_timer/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    Timer_control/oneus_timer/clk_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  Timer_control/oneus_timer/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  Timer_control/oneus_timer/count_reg[7]/Q
                         net (fo=5, routed)           0.093     1.774    Timer_control/oneus_timer/count_reg_n_0_[7]
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  Timer_control/oneus_timer/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    Timer_control/oneus_timer/count[8]
    SLICE_X7Y105         FDCE                                         r  Timer_control/oneus_timer/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.033    Timer_control/oneus_timer/clk_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  Timer_control/oneus_timer/count_reg[8]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X7Y105         FDCE (Hold_fdce_C_D)         0.092     1.621    Timer_control/oneus_timer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 initmap/Timer480/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timer480/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.935%)  route 0.396ns (68.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  initmap/Timer480/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  initmap/Timer480/count_reg[0]/Q
                         net (fo=18, routed)          0.396     2.056    initmap/Timer480/count_reg_n_0_[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.101 r  initmap/Timer480/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.101    initmap/Timer480/count[3]
    SLICE_X0Y98          FDCE                                         r  initmap/Timer480/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  initmap/Timer480/count_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.092     1.889    initmap/Timer480/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Timer_control/oneus_timer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_control/oneus_timer/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    Timer_control/oneus_timer/clk_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  Timer_control/oneus_timer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.148     1.664 r  Timer_control/oneus_timer/count_reg[3]/Q
                         net (fo=4, routed)           0.103     1.767    Timer_control/oneus_timer/count_reg_n_0_[3]
    SLICE_X6Y104         LUT6 (Prop_lut6_I2_O)        0.098     1.865 r  Timer_control/oneus_timer/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    Timer_control/oneus_timer/count[4]
    SLICE_X6Y104         FDCE                                         r  Timer_control/oneus_timer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.033    Timer_control/oneus_timer/clk_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  Timer_control/oneus_timer/count_reg[4]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.121     1.637    Timer_control/oneus_timer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 initmap/Timer480/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timer480/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.428%)  route 0.370ns (61.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  initmap/Timer480/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  initmap/Timer480/count_reg[4]/Q
                         net (fo=2, routed)           0.136     1.801    initmap/Timer480/count_reg_n_0_[4]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  initmap/Timer480/count[15]_i_4/O
                         net (fo=17, routed)          0.234     2.080    initmap/Timer480/count[15]_i_4_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I2_O)        0.045     2.125 r  initmap/Timer480/count[12]_i_1__1/O
                         net (fo=1, routed)           0.000     2.125    initmap/Timer480/count[12]
    SLICE_X0Y100         FDCE                                         r  initmap/Timer480/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  initmap/Timer480/count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.092     1.883    initmap/Timer480/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 protocolfsm/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            protocolfsm/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.517    protocolfsm/clk_IBUF_BUFG
    SLICE_X3Y104         FDPE                                         r  protocolfsm/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  protocolfsm/FSM_onehot_present_state_reg[1]/Q
                         net (fo=3, routed)           0.167     1.826    initmap/init/FSM_onehot_present_state_reg[2][0]
    SLICE_X3Y104         LUT5 (Prop_lut5_I3_O)        0.042     1.868 r  initmap/init/FSM_onehot_present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    protocolfsm/D[1]
    SLICE_X3Y104         FDCE                                         r  protocolfsm/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.871     2.036    protocolfsm/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  protocolfsm/FSM_onehot_present_state_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.107     1.624    protocolfsm/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 initmap/Timer480/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timer480/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.231ns (38.365%)  route 0.371ns (61.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  initmap/Timer480/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  initmap/Timer480/count_reg[4]/Q
                         net (fo=2, routed)           0.136     1.801    initmap/Timer480/count_reg_n_0_[4]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  initmap/Timer480/count[15]_i_4/O
                         net (fo=17, routed)          0.235     2.081    initmap/Timer480/count[15]_i_4_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I2_O)        0.045     2.126 r  initmap/Timer480/count[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.126    initmap/Timer480/count[11]
    SLICE_X0Y100         FDCE                                         r  initmap/Timer480/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  initmap/Timer480/count_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.091     1.882    initmap/Timer480/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 initmap/Timer480/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initmap/Timer480/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.500%)  route 0.467ns (71.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  initmap/Timer480/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  initmap/Timer480/count_reg[0]/Q
                         net (fo=18, routed)          0.467     2.126    initmap/Timer480/count_reg_n_0_[0]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.171 r  initmap/Timer480/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.171    initmap/Timer480/count[1]
    SLICE_X2Y98          FDCE                                         r  initmap/Timer480/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    initmap/Timer480/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  initmap/Timer480/count_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.120     1.917    initmap/Timer480/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y105    Timer_control/oneus_timer/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    Timer_control/oneus_timer/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    Timer_control/oneus_timer/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    Timer_control/oneus_timer/count_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y105    Timer_control/oneus_timer/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    Timer_control/oneus_timer/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    Timer_control/oneus_timer/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    Timer_control/oneus_timer/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    Timer_control/oneus_timer/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    Timer_control/oneus_timer/count_reg[4]/C



