{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543873808450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543873808560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 17:50:08 2018 " "Processing started: Mon Dec 03 17:50:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543873808560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873808560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KrakenProcessor -c KrakenProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off KrakenProcessor -c KrakenProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873808570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543873811311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543873811311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "krakenprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file krakenprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KrakenProcessor-kraken " "Found design unit 1: KrakenProcessor-kraken" {  } { { "KrakenProcessor.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/KrakenProcessor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835827 ""} { "Info" "ISGN_ENTITY_NAME" "1 KrakenProcessor " "Found entity 1: KrakenProcessor" {  } { { "KrakenProcessor.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/KrakenProcessor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Xor_16-kraken " "Found design unit 1: Xor_16-kraken" {  } { { "Xor_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Xor_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Xor_16 " "Found entity 1: Xor_16" {  } { { "Xor_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Xor_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_16-kraken " "Found design unit 1: And_16-kraken" {  } { { "And_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/And_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835859 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_16 " "Found entity 1: And_16" {  } { { "And_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/And_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_16-kraken " "Found design unit 1: ULA_16-kraken" {  } { { "ULA_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/ULA_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835890 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_16 " "Found entity 1: ULA_16" {  } { { "ULA_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/ULA_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador_16-kraken " "Found design unit 1: Somador_16-kraken" {  } { { "Somador_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Somador_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835905 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador_16 " "Found entity 1: Somador_16" {  } { { "Somador_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Somador_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rigthshift_2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rigthshift_2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RigthShift_2_16-kraken " "Found design unit 1: RigthShift_2_16-kraken" {  } { { "RigthShift_2_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/RigthShift_2_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835905 ""} { "Info" "ISGN_ENTITY_NAME" "1 RigthShift_2_16 " "Found entity 1: RigthShift_2_16" {  } { { "RigthShift_2_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/RigthShift_2_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or_16-kraken " "Found design unit 1: Or_16-kraken" {  } { { "Or_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Or_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or_16 " "Found entity 1: Or_16" {  } { { "Or_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Or_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not_16-kraken " "Found design unit 1: Not_16-kraken" {  } { { "Not_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Not_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not_16 " "Found entity 1: Not_16" {  } { { "Not_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Not_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3_8-kraken " "Found design unit 1: Multiplexer3_8-kraken" {  } { { "Multiplexer3_8.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Multiplexer3_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3_8 " "Found entity 1: Multiplexer3_8" {  } { { "Multiplexer3_8.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Multiplexer3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift_2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift_2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift_2_16-kraken " "Found design unit 1: LeftShift_2_16-kraken" {  } { { "LeftShift_2_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/LeftShift_2_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835937 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift_2_16 " "Found entity 1: LeftShift_2_16" {  } { { "LeftShift_2_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/LeftShift_2_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-kraken " "Found design unit 1: Comparador-kraken" {  } { { "Comparador.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Comparador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835952 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count_PC-kraken " "Found design unit 1: Count_PC-kraken" {  } { { "Count_PC.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Count_PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count_PC " "Found entity 1: Count_PC" {  } { { "Count_PC.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Count_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_16-kraken " "Found design unit 1: ROM_16-kraken" {  } { { "ROM_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/ROM_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835984 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_16 " "Found entity 1: ROM_16" {  } { { "ROM_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/ROM_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGBANK16-kraken " "Found design unit 1: REGBANK16-kraken" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835984 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGBANK16 " "Found entity 1: REGBANK16" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FLIPFLOP-kraken " "Found design unit 1: D_FLIPFLOP-kraken" {  } { { "D_FLIPFLOP.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/D_FLIPFLOP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835999 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FLIPFLOP " "Found entity 1: D_FLIPFLOP" {  } { { "D_FLIPFLOP.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/D_FLIPFLOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender4to16-kraken " "Found design unit 1: Extender4to16-kraken" {  } { { "Extender4to16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Extender4to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835999 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender4to16 " "Found entity 1: Extender4to16" {  } { { "Extender4to16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/Extender4to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873835999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873835999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_16-kraken " "Found design unit 1: RAM_16-kraken" {  } { { "RAM_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/RAM_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873836030 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_16 " "Found entity 1: RAM_16" {  } { { "RAM_16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/RAM_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873836030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873836030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGBANK16 " "Elaborating entity \"REGBANK16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543873836390 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg REGBANK16.vhd(52) " "VHDL Process Statement warning at REGBANK16.vhd(52): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543873836484 "|REGBANK16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg REGBANK16.vhd(58) " "VHDL Process Statement warning at REGBANK16.vhd(58): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543873836484 "|REGBANK16"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Reg " "RAM logic \"Reg\" is uninferred due to asynchronous read logic" {  } { { "REGBANK16.vhd" "Reg" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543873838629 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543873838629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543873839706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543873842177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873842177 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regDst\[0\] " "No output dependent on input pin \"regDst\[0\]\"" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873843730 "|REGBANK16|regDst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regDst\[1\] " "No output dependent on input pin \"regDst\[1\]\"" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873843730 "|REGBANK16|regDst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regDst\[2\] " "No output dependent on input pin \"regDst\[2\]\"" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873843730 "|REGBANK16|regDst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regDst\[3\] " "No output dependent on input pin \"regDst\[3\]\"" {  } { { "REGBANK16.vhd" "" { Text "C:/Github/KrakenProcessor_AOC_2018.2_Ewelly_Debora/REGBANK16.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873843730 "|REGBANK16|regDst[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543873843730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "496 " "Implemented 496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543873843730 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543873843730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "434 " "Implemented 434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543873843730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543873843730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543873843761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 17:50:43 2018 " "Processing ended: Mon Dec 03 17:50:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543873843761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543873843761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543873843761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873843761 ""}
