;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CS
CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
CS__0__MASK EQU 0x08
CS__0__PC EQU CYREG_PRT3_PC3
CS__0__PORT EQU 3
CS__0__SHIFT EQU 3
CS__AG EQU CYREG_PRT3_AG
CS__AMUX EQU CYREG_PRT3_AMUX
CS__BIE EQU CYREG_PRT3_BIE
CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS__BYP EQU CYREG_PRT3_BYP
CS__CTL EQU CYREG_PRT3_CTL
CS__DM0 EQU CYREG_PRT3_DM0
CS__DM1 EQU CYREG_PRT3_DM1
CS__DM2 EQU CYREG_PRT3_DM2
CS__DR EQU CYREG_PRT3_DR
CS__INP_DIS EQU CYREG_PRT3_INP_DIS
CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT3_LCD_EN
CS__MASK EQU 0x08
CS__PORT EQU 3
CS__PRT EQU CYREG_PRT3_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS__PS EQU CYREG_PRT3_PS
CS__SHIFT EQU 3
CS__SLW EQU CYREG_PRT3_SLW

; RS
RS__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
RS__0__MASK EQU 0x08
RS__0__PC EQU CYREG_PRT12_PC3
RS__0__PORT EQU 12
RS__0__SHIFT EQU 3
RS__AG EQU CYREG_PRT12_AG
RS__BIE EQU CYREG_PRT12_BIE
RS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RS__BYP EQU CYREG_PRT12_BYP
RS__DM0 EQU CYREG_PRT12_DM0
RS__DM1 EQU CYREG_PRT12_DM1
RS__DM2 EQU CYREG_PRT12_DM2
RS__DR EQU CYREG_PRT12_DR
RS__INP_DIS EQU CYREG_PRT12_INP_DIS
RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RS__MASK EQU 0x08
RS__PORT EQU 12
RS__PRT EQU CYREG_PRT12_PRT
RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RS__PS EQU CYREG_PRT12_PS
RS__SHIFT EQU 3
RS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RS__SLW EQU CYREG_PRT12_SLW

; SI
SI__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SI__0__MASK EQU 0x20
SI__0__PC EQU CYREG_PRT12_PC5
SI__0__PORT EQU 12
SI__0__SHIFT EQU 5
SI__AG EQU CYREG_PRT12_AG
SI__BIE EQU CYREG_PRT12_BIE
SI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SI__BYP EQU CYREG_PRT12_BYP
SI__DM0 EQU CYREG_PRT12_DM0
SI__DM1 EQU CYREG_PRT12_DM1
SI__DM2 EQU CYREG_PRT12_DM2
SI__DR EQU CYREG_PRT12_DR
SI__INP_DIS EQU CYREG_PRT12_INP_DIS
SI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SI__MASK EQU 0x20
SI__PORT EQU 12
SI__PRT EQU CYREG_PRT12_PRT
SI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SI__PS EQU CYREG_PRT12_PS
SI__SHIFT EQU 5
SI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SI__SLW EQU CYREG_PRT12_SLW

; AAA
AAA__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
AAA__0__MASK EQU 0x04
AAA__0__PC EQU CYREG_PRT12_PC2
AAA__0__PORT EQU 12
AAA__0__SHIFT EQU 2
AAA__AG EQU CYREG_PRT12_AG
AAA__BIE EQU CYREG_PRT12_BIE
AAA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
AAA__BYP EQU CYREG_PRT12_BYP
AAA__DM0 EQU CYREG_PRT12_DM0
AAA__DM1 EQU CYREG_PRT12_DM1
AAA__DM2 EQU CYREG_PRT12_DM2
AAA__DR EQU CYREG_PRT12_DR
AAA__INP_DIS EQU CYREG_PRT12_INP_DIS
AAA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
AAA__MASK EQU 0x04
AAA__PORT EQU 12
AAA__PRT EQU CYREG_PRT12_PRT
AAA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
AAA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
AAA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
AAA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
AAA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
AAA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
AAA__PS EQU CYREG_PRT12_PS
AAA__SHIFT EQU 2
AAA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
AAA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
AAA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
AAA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
AAA__SLW EQU CYREG_PRT12_SLW

; RST
RST__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
RST__0__MASK EQU 0x10
RST__0__PC EQU CYREG_PRT3_PC4
RST__0__PORT EQU 3
RST__0__SHIFT EQU 4
RST__AG EQU CYREG_PRT3_AG
RST__AMUX EQU CYREG_PRT3_AMUX
RST__BIE EQU CYREG_PRT3_BIE
RST__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RST__BYP EQU CYREG_PRT3_BYP
RST__CTL EQU CYREG_PRT3_CTL
RST__DM0 EQU CYREG_PRT3_DM0
RST__DM1 EQU CYREG_PRT3_DM1
RST__DM2 EQU CYREG_PRT3_DM2
RST__DR EQU CYREG_PRT3_DR
RST__INP_DIS EQU CYREG_PRT3_INP_DIS
RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RST__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT3_LCD_EN
RST__MASK EQU 0x10
RST__PORT EQU 3
RST__PRT EQU CYREG_PRT3_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RST__PS EQU CYREG_PRT3_PS
RST__SHIFT EQU 4
RST__SLW EQU CYREG_PRT3_SLW

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYREG_PRT12_PC4
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 4
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x10
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 4
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB07_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB07_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB07_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB07_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB07_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB07_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST

; RGB_B
RGB_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB_B__0__MASK EQU 0x08
RGB_B__0__PC EQU CYREG_PRT2_PC3
RGB_B__0__PORT EQU 2
RGB_B__0__SHIFT EQU 3
RGB_B__AG EQU CYREG_PRT2_AG
RGB_B__AMUX EQU CYREG_PRT2_AMUX
RGB_B__BIE EQU CYREG_PRT2_BIE
RGB_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_B__BYP EQU CYREG_PRT2_BYP
RGB_B__CTL EQU CYREG_PRT2_CTL
RGB_B__DM0 EQU CYREG_PRT2_DM0
RGB_B__DM1 EQU CYREG_PRT2_DM1
RGB_B__DM2 EQU CYREG_PRT2_DM2
RGB_B__DR EQU CYREG_PRT2_DR
RGB_B__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_B__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_B__MASK EQU 0x08
RGB_B__PORT EQU 2
RGB_B__PRT EQU CYREG_PRT2_PRT
RGB_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_B__PS EQU CYREG_PRT2_PS
RGB_B__SHIFT EQU 3
RGB_B__SLW EQU CYREG_PRT2_SLW

; RGB_G
RGB_G__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB_G__0__MASK EQU 0x10
RGB_G__0__PC EQU CYREG_PRT2_PC4
RGB_G__0__PORT EQU 2
RGB_G__0__SHIFT EQU 4
RGB_G__AG EQU CYREG_PRT2_AG
RGB_G__AMUX EQU CYREG_PRT2_AMUX
RGB_G__BIE EQU CYREG_PRT2_BIE
RGB_G__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_G__BYP EQU CYREG_PRT2_BYP
RGB_G__CTL EQU CYREG_PRT2_CTL
RGB_G__DM0 EQU CYREG_PRT2_DM0
RGB_G__DM1 EQU CYREG_PRT2_DM1
RGB_G__DM2 EQU CYREG_PRT2_DM2
RGB_G__DR EQU CYREG_PRT2_DR
RGB_G__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_G__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_G__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_G__MASK EQU 0x10
RGB_G__PORT EQU 2
RGB_G__PRT EQU CYREG_PRT2_PRT
RGB_G__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_G__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_G__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_G__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_G__PS EQU CYREG_PRT2_PS
RGB_G__SHIFT EQU 4
RGB_G__SLW EQU CYREG_PRT2_SLW

; RGB_R
RGB_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RGB_R__0__MASK EQU 0x20
RGB_R__0__PC EQU CYREG_PRT2_PC5
RGB_R__0__PORT EQU 2
RGB_R__0__SHIFT EQU 5
RGB_R__AG EQU CYREG_PRT2_AG
RGB_R__AMUX EQU CYREG_PRT2_AMUX
RGB_R__BIE EQU CYREG_PRT2_BIE
RGB_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_R__BYP EQU CYREG_PRT2_BYP
RGB_R__CTL EQU CYREG_PRT2_CTL
RGB_R__DM0 EQU CYREG_PRT2_DM0
RGB_R__DM1 EQU CYREG_PRT2_DM1
RGB_R__DM2 EQU CYREG_PRT2_DM2
RGB_R__DR EQU CYREG_PRT2_DR
RGB_R__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_R__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_R__MASK EQU 0x20
RGB_R__PORT EQU 2
RGB_R__PRT EQU CYREG_PRT2_PRT
RGB_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_R__PS EQU CYREG_PRT2_PS
RGB_R__SHIFT EQU 5
RGB_R__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; LED_red
LED_red__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_red__0__MASK EQU 0x40
LED_red__0__PC EQU CYREG_PRT0_PC6
LED_red__0__PORT EQU 0
LED_red__0__SHIFT EQU 6
LED_red__AG EQU CYREG_PRT0_AG
LED_red__AMUX EQU CYREG_PRT0_AMUX
LED_red__BIE EQU CYREG_PRT0_BIE
LED_red__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_red__BYP EQU CYREG_PRT0_BYP
LED_red__CTL EQU CYREG_PRT0_CTL
LED_red__DM0 EQU CYREG_PRT0_DM0
LED_red__DM1 EQU CYREG_PRT0_DM1
LED_red__DM2 EQU CYREG_PRT0_DM2
LED_red__DR EQU CYREG_PRT0_DR
LED_red__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_red__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_red__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_red__MASK EQU 0x40
LED_red__PORT EQU 0
LED_red__PRT EQU CYREG_PRT0_PRT
LED_red__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_red__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_red__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_red__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_red__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_red__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_red__PS EQU CYREG_PRT0_PS
LED_red__SHIFT EQU 6
LED_red__SLW EQU CYREG_PRT0_SLW

; SEVEN_A
SEVEN_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SEVEN_A__0__MASK EQU 0x80
SEVEN_A__0__PC EQU CYREG_PRT1_PC7
SEVEN_A__0__PORT EQU 1
SEVEN_A__0__SHIFT EQU 7
SEVEN_A__AG EQU CYREG_PRT1_AG
SEVEN_A__AMUX EQU CYREG_PRT1_AMUX
SEVEN_A__BIE EQU CYREG_PRT1_BIE
SEVEN_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_A__BYP EQU CYREG_PRT1_BYP
SEVEN_A__CTL EQU CYREG_PRT1_CTL
SEVEN_A__DM0 EQU CYREG_PRT1_DM0
SEVEN_A__DM1 EQU CYREG_PRT1_DM1
SEVEN_A__DM2 EQU CYREG_PRT1_DM2
SEVEN_A__DR EQU CYREG_PRT1_DR
SEVEN_A__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_A__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_A__MASK EQU 0x80
SEVEN_A__PORT EQU 1
SEVEN_A__PRT EQU CYREG_PRT1_PRT
SEVEN_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_A__PS EQU CYREG_PRT1_PS
SEVEN_A__SHIFT EQU 7
SEVEN_A__SLW EQU CYREG_PRT1_SLW

; SEVEN_B
SEVEN_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SEVEN_B__0__MASK EQU 0x40
SEVEN_B__0__PC EQU CYREG_PRT1_PC6
SEVEN_B__0__PORT EQU 1
SEVEN_B__0__SHIFT EQU 6
SEVEN_B__AG EQU CYREG_PRT1_AG
SEVEN_B__AMUX EQU CYREG_PRT1_AMUX
SEVEN_B__BIE EQU CYREG_PRT1_BIE
SEVEN_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_B__BYP EQU CYREG_PRT1_BYP
SEVEN_B__CTL EQU CYREG_PRT1_CTL
SEVEN_B__DM0 EQU CYREG_PRT1_DM0
SEVEN_B__DM1 EQU CYREG_PRT1_DM1
SEVEN_B__DM2 EQU CYREG_PRT1_DM2
SEVEN_B__DR EQU CYREG_PRT1_DR
SEVEN_B__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_B__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_B__MASK EQU 0x40
SEVEN_B__PORT EQU 1
SEVEN_B__PRT EQU CYREG_PRT1_PRT
SEVEN_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_B__PS EQU CYREG_PRT1_PS
SEVEN_B__SHIFT EQU 6
SEVEN_B__SLW EQU CYREG_PRT1_SLW

; SEVEN_C
SEVEN_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SEVEN_C__0__MASK EQU 0x20
SEVEN_C__0__PC EQU CYREG_PRT1_PC5
SEVEN_C__0__PORT EQU 1
SEVEN_C__0__SHIFT EQU 5
SEVEN_C__AG EQU CYREG_PRT1_AG
SEVEN_C__AMUX EQU CYREG_PRT1_AMUX
SEVEN_C__BIE EQU CYREG_PRT1_BIE
SEVEN_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_C__BYP EQU CYREG_PRT1_BYP
SEVEN_C__CTL EQU CYREG_PRT1_CTL
SEVEN_C__DM0 EQU CYREG_PRT1_DM0
SEVEN_C__DM1 EQU CYREG_PRT1_DM1
SEVEN_C__DM2 EQU CYREG_PRT1_DM2
SEVEN_C__DR EQU CYREG_PRT1_DR
SEVEN_C__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_C__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_C__MASK EQU 0x20
SEVEN_C__PORT EQU 1
SEVEN_C__PRT EQU CYREG_PRT1_PRT
SEVEN_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_C__PS EQU CYREG_PRT1_PS
SEVEN_C__SHIFT EQU 5
SEVEN_C__SLW EQU CYREG_PRT1_SLW

; SEVEN_D
SEVEN_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SEVEN_D__0__MASK EQU 0x10
SEVEN_D__0__PC EQU CYREG_PRT1_PC4
SEVEN_D__0__PORT EQU 1
SEVEN_D__0__SHIFT EQU 4
SEVEN_D__AG EQU CYREG_PRT1_AG
SEVEN_D__AMUX EQU CYREG_PRT1_AMUX
SEVEN_D__BIE EQU CYREG_PRT1_BIE
SEVEN_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_D__BYP EQU CYREG_PRT1_BYP
SEVEN_D__CTL EQU CYREG_PRT1_CTL
SEVEN_D__DM0 EQU CYREG_PRT1_DM0
SEVEN_D__DM1 EQU CYREG_PRT1_DM1
SEVEN_D__DM2 EQU CYREG_PRT1_DM2
SEVEN_D__DR EQU CYREG_PRT1_DR
SEVEN_D__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_D__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_D__MASK EQU 0x10
SEVEN_D__PORT EQU 1
SEVEN_D__PRT EQU CYREG_PRT1_PRT
SEVEN_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_D__PS EQU CYREG_PRT1_PS
SEVEN_D__SHIFT EQU 4
SEVEN_D__SLW EQU CYREG_PRT1_SLW

; SEVEN_E
SEVEN_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
SEVEN_E__0__MASK EQU 0x08
SEVEN_E__0__PC EQU CYREG_PRT1_PC3
SEVEN_E__0__PORT EQU 1
SEVEN_E__0__SHIFT EQU 3
SEVEN_E__AG EQU CYREG_PRT1_AG
SEVEN_E__AMUX EQU CYREG_PRT1_AMUX
SEVEN_E__BIE EQU CYREG_PRT1_BIE
SEVEN_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_E__BYP EQU CYREG_PRT1_BYP
SEVEN_E__CTL EQU CYREG_PRT1_CTL
SEVEN_E__DM0 EQU CYREG_PRT1_DM0
SEVEN_E__DM1 EQU CYREG_PRT1_DM1
SEVEN_E__DM2 EQU CYREG_PRT1_DM2
SEVEN_E__DR EQU CYREG_PRT1_DR
SEVEN_E__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_E__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_E__MASK EQU 0x08
SEVEN_E__PORT EQU 1
SEVEN_E__PRT EQU CYREG_PRT1_PRT
SEVEN_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_E__PS EQU CYREG_PRT1_PS
SEVEN_E__SHIFT EQU 3
SEVEN_E__SLW EQU CYREG_PRT1_SLW

; SEVEN_F
SEVEN_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SEVEN_F__0__MASK EQU 0x04
SEVEN_F__0__PC EQU CYREG_PRT1_PC2
SEVEN_F__0__PORT EQU 1
SEVEN_F__0__SHIFT EQU 2
SEVEN_F__AG EQU CYREG_PRT1_AG
SEVEN_F__AMUX EQU CYREG_PRT1_AMUX
SEVEN_F__BIE EQU CYREG_PRT1_BIE
SEVEN_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_F__BYP EQU CYREG_PRT1_BYP
SEVEN_F__CTL EQU CYREG_PRT1_CTL
SEVEN_F__DM0 EQU CYREG_PRT1_DM0
SEVEN_F__DM1 EQU CYREG_PRT1_DM1
SEVEN_F__DM2 EQU CYREG_PRT1_DM2
SEVEN_F__DR EQU CYREG_PRT1_DR
SEVEN_F__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_F__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_F__MASK EQU 0x04
SEVEN_F__PORT EQU 1
SEVEN_F__PRT EQU CYREG_PRT1_PRT
SEVEN_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_F__PS EQU CYREG_PRT1_PS
SEVEN_F__SHIFT EQU 2
SEVEN_F__SLW EQU CYREG_PRT1_SLW

; SEVEN_G
SEVEN_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
SEVEN_G__0__MASK EQU 0x02
SEVEN_G__0__PC EQU CYREG_PRT1_PC1
SEVEN_G__0__PORT EQU 1
SEVEN_G__0__SHIFT EQU 1
SEVEN_G__AG EQU CYREG_PRT1_AG
SEVEN_G__AMUX EQU CYREG_PRT1_AMUX
SEVEN_G__BIE EQU CYREG_PRT1_BIE
SEVEN_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_G__BYP EQU CYREG_PRT1_BYP
SEVEN_G__CTL EQU CYREG_PRT1_CTL
SEVEN_G__DM0 EQU CYREG_PRT1_DM0
SEVEN_G__DM1 EQU CYREG_PRT1_DM1
SEVEN_G__DM2 EQU CYREG_PRT1_DM2
SEVEN_G__DR EQU CYREG_PRT1_DR
SEVEN_G__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_G__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_G__MASK EQU 0x02
SEVEN_G__PORT EQU 1
SEVEN_G__PRT EQU CYREG_PRT1_PRT
SEVEN_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_G__PS EQU CYREG_PRT1_PS
SEVEN_G__SHIFT EQU 1
SEVEN_G__SLW EQU CYREG_PRT1_SLW

; BUTTON_1
BUTTON_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
BUTTON_1__0__MASK EQU 0x08
BUTTON_1__0__PC EQU CYREG_PRT0_PC3
BUTTON_1__0__PORT EQU 0
BUTTON_1__0__SHIFT EQU 3
BUTTON_1__AG EQU CYREG_PRT0_AG
BUTTON_1__AMUX EQU CYREG_PRT0_AMUX
BUTTON_1__BIE EQU CYREG_PRT0_BIE
BUTTON_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUTTON_1__BYP EQU CYREG_PRT0_BYP
BUTTON_1__CTL EQU CYREG_PRT0_CTL
BUTTON_1__DM0 EQU CYREG_PRT0_DM0
BUTTON_1__DM1 EQU CYREG_PRT0_DM1
BUTTON_1__DM2 EQU CYREG_PRT0_DM2
BUTTON_1__DR EQU CYREG_PRT0_DR
BUTTON_1__INP_DIS EQU CYREG_PRT0_INP_DIS
BUTTON_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUTTON_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUTTON_1__LCD_EN EQU CYREG_PRT0_LCD_EN
BUTTON_1__MASK EQU 0x08
BUTTON_1__PORT EQU 0
BUTTON_1__PRT EQU CYREG_PRT0_PRT
BUTTON_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUTTON_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUTTON_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUTTON_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUTTON_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUTTON_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUTTON_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUTTON_1__PS EQU CYREG_PRT0_PS
BUTTON_1__SHIFT EQU 3
BUTTON_1__SLW EQU CYREG_PRT0_SLW

; BUTTON_2
BUTTON_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
BUTTON_2__0__MASK EQU 0x10
BUTTON_2__0__PC EQU CYREG_PRT0_PC4
BUTTON_2__0__PORT EQU 0
BUTTON_2__0__SHIFT EQU 4
BUTTON_2__AG EQU CYREG_PRT0_AG
BUTTON_2__AMUX EQU CYREG_PRT0_AMUX
BUTTON_2__BIE EQU CYREG_PRT0_BIE
BUTTON_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUTTON_2__BYP EQU CYREG_PRT0_BYP
BUTTON_2__CTL EQU CYREG_PRT0_CTL
BUTTON_2__DM0 EQU CYREG_PRT0_DM0
BUTTON_2__DM1 EQU CYREG_PRT0_DM1
BUTTON_2__DM2 EQU CYREG_PRT0_DM2
BUTTON_2__DR EQU CYREG_PRT0_DR
BUTTON_2__INP_DIS EQU CYREG_PRT0_INP_DIS
BUTTON_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUTTON_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUTTON_2__LCD_EN EQU CYREG_PRT0_LCD_EN
BUTTON_2__MASK EQU 0x10
BUTTON_2__PORT EQU 0
BUTTON_2__PRT EQU CYREG_PRT0_PRT
BUTTON_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUTTON_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUTTON_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUTTON_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUTTON_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUTTON_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUTTON_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUTTON_2__PS EQU CYREG_PRT0_PS
BUTTON_2__SHIFT EQU 4
BUTTON_2__SLW EQU CYREG_PRT0_SLW

; BUTTON_3
BUTTON_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
BUTTON_3__0__MASK EQU 0x20
BUTTON_3__0__PC EQU CYREG_PRT0_PC5
BUTTON_3__0__PORT EQU 0
BUTTON_3__0__SHIFT EQU 5
BUTTON_3__AG EQU CYREG_PRT0_AG
BUTTON_3__AMUX EQU CYREG_PRT0_AMUX
BUTTON_3__BIE EQU CYREG_PRT0_BIE
BUTTON_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUTTON_3__BYP EQU CYREG_PRT0_BYP
BUTTON_3__CTL EQU CYREG_PRT0_CTL
BUTTON_3__DM0 EQU CYREG_PRT0_DM0
BUTTON_3__DM1 EQU CYREG_PRT0_DM1
BUTTON_3__DM2 EQU CYREG_PRT0_DM2
BUTTON_3__DR EQU CYREG_PRT0_DR
BUTTON_3__INP_DIS EQU CYREG_PRT0_INP_DIS
BUTTON_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUTTON_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUTTON_3__LCD_EN EQU CYREG_PRT0_LCD_EN
BUTTON_3__MASK EQU 0x20
BUTTON_3__PORT EQU 0
BUTTON_3__PRT EQU CYREG_PRT0_PRT
BUTTON_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUTTON_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUTTON_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUTTON_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUTTON_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUTTON_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUTTON_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUTTON_3__PS EQU CYREG_PRT0_PS
BUTTON_3__SHIFT EQU 5
BUTTON_3__SLW EQU CYREG_PRT0_SLW

; BUTTON_4
BUTTON_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
BUTTON_4__0__MASK EQU 0x04
BUTTON_4__0__PC EQU CYREG_PRT3_PC2
BUTTON_4__0__PORT EQU 3
BUTTON_4__0__SHIFT EQU 2
BUTTON_4__AG EQU CYREG_PRT3_AG
BUTTON_4__AMUX EQU CYREG_PRT3_AMUX
BUTTON_4__BIE EQU CYREG_PRT3_BIE
BUTTON_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BUTTON_4__BYP EQU CYREG_PRT3_BYP
BUTTON_4__CTL EQU CYREG_PRT3_CTL
BUTTON_4__DM0 EQU CYREG_PRT3_DM0
BUTTON_4__DM1 EQU CYREG_PRT3_DM1
BUTTON_4__DM2 EQU CYREG_PRT3_DM2
BUTTON_4__DR EQU CYREG_PRT3_DR
BUTTON_4__INP_DIS EQU CYREG_PRT3_INP_DIS
BUTTON_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BUTTON_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BUTTON_4__LCD_EN EQU CYREG_PRT3_LCD_EN
BUTTON_4__MASK EQU 0x04
BUTTON_4__PORT EQU 3
BUTTON_4__PRT EQU CYREG_PRT3_PRT
BUTTON_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BUTTON_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BUTTON_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BUTTON_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BUTTON_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BUTTON_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BUTTON_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BUTTON_4__PS EQU CYREG_PRT3_PS
BUTTON_4__SHIFT EQU 2
BUTTON_4__SLW EQU CYREG_PRT3_SLW

; DEBUG_RX
DEBUG_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
DEBUG_RX__0__MASK EQU 0x40
DEBUG_RX__0__PC EQU CYREG_PRT12_PC6
DEBUG_RX__0__PORT EQU 12
DEBUG_RX__0__SHIFT EQU 6
DEBUG_RX__AG EQU CYREG_PRT12_AG
DEBUG_RX__BIE EQU CYREG_PRT12_BIE
DEBUG_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_RX__BYP EQU CYREG_PRT12_BYP
DEBUG_RX__DM0 EQU CYREG_PRT12_DM0
DEBUG_RX__DM1 EQU CYREG_PRT12_DM1
DEBUG_RX__DM2 EQU CYREG_PRT12_DM2
DEBUG_RX__DR EQU CYREG_PRT12_DR
DEBUG_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_RX__MASK EQU 0x40
DEBUG_RX__PORT EQU 12
DEBUG_RX__PRT EQU CYREG_PRT12_PRT
DEBUG_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_RX__PS EQU CYREG_PRT12_PS
DEBUG_RX__SHIFT EQU 6
DEBUG_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_RX__SLW EQU CYREG_PRT12_SLW

; DEBUG_TX
DEBUG_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
DEBUG_TX__0__MASK EQU 0x80
DEBUG_TX__0__PC EQU CYREG_PRT12_PC7
DEBUG_TX__0__PORT EQU 12
DEBUG_TX__0__SHIFT EQU 7
DEBUG_TX__AG EQU CYREG_PRT12_AG
DEBUG_TX__BIE EQU CYREG_PRT12_BIE
DEBUG_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_TX__BYP EQU CYREG_PRT12_BYP
DEBUG_TX__DM0 EQU CYREG_PRT12_DM0
DEBUG_TX__DM1 EQU CYREG_PRT12_DM1
DEBUG_TX__DM2 EQU CYREG_PRT12_DM2
DEBUG_TX__DR EQU CYREG_PRT12_DR
DEBUG_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_TX__MASK EQU 0x80
DEBUG_TX__PORT EQU 12
DEBUG_TX__PRT EQU CYREG_PRT12_PRT
DEBUG_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_TX__PS EQU CYREG_PRT12_PS
DEBUG_TX__SHIFT EQU 7
DEBUG_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_TX__SLW EQU CYREG_PRT12_SLW

; SEVEN_DP
SEVEN_DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
SEVEN_DP__0__MASK EQU 0x01
SEVEN_DP__0__PC EQU CYREG_PRT1_PC0
SEVEN_DP__0__PORT EQU 1
SEVEN_DP__0__SHIFT EQU 0
SEVEN_DP__AG EQU CYREG_PRT1_AG
SEVEN_DP__AMUX EQU CYREG_PRT1_AMUX
SEVEN_DP__BIE EQU CYREG_PRT1_BIE
SEVEN_DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_DP__BYP EQU CYREG_PRT1_BYP
SEVEN_DP__CTL EQU CYREG_PRT1_CTL
SEVEN_DP__DM0 EQU CYREG_PRT1_DM0
SEVEN_DP__DM1 EQU CYREG_PRT1_DM1
SEVEN_DP__DM2 EQU CYREG_PRT1_DM2
SEVEN_DP__DR EQU CYREG_PRT1_DR
SEVEN_DP__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_DP__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_DP__MASK EQU 0x01
SEVEN_DP__PORT EQU 1
SEVEN_DP__PRT EQU CYREG_PRT1_PRT
SEVEN_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_DP__PS EQU CYREG_PRT1_PS
SEVEN_DP__SHIFT EQU 0
SEVEN_DP__SLW EQU CYREG_PRT1_SLW

; UART_LOG
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x03
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x08
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x08

; LED_green
LED_green__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_green__0__MASK EQU 0x80
LED_green__0__PC EQU CYREG_PRT0_PC7
LED_green__0__PORT EQU 0
LED_green__0__SHIFT EQU 7
LED_green__AG EQU CYREG_PRT0_AG
LED_green__AMUX EQU CYREG_PRT0_AMUX
LED_green__BIE EQU CYREG_PRT0_BIE
LED_green__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_green__BYP EQU CYREG_PRT0_BYP
LED_green__CTL EQU CYREG_PRT0_CTL
LED_green__DM0 EQU CYREG_PRT0_DM0
LED_green__DM1 EQU CYREG_PRT0_DM1
LED_green__DM2 EQU CYREG_PRT0_DM2
LED_green__DR EQU CYREG_PRT0_DR
LED_green__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_green__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_green__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_green__MASK EQU 0x80
LED_green__PORT EQU 0
LED_green__PRT EQU CYREG_PRT0_PRT
LED_green__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_green__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_green__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_green__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_green__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_green__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_green__PS EQU CYREG_PRT0_PS
LED_green__SHIFT EQU 7
LED_green__SLW EQU CYREG_PRT0_SLW

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x01
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x02
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x02

; SEVEN_reg
SEVEN_reg_Sync_ctrl_reg__0__MASK EQU 0x01
SEVEN_reg_Sync_ctrl_reg__0__POS EQU 0
SEVEN_reg_Sync_ctrl_reg__1__MASK EQU 0x02
SEVEN_reg_Sync_ctrl_reg__1__POS EQU 1
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__2__MASK EQU 0x04
SEVEN_reg_Sync_ctrl_reg__2__POS EQU 2
SEVEN_reg_Sync_ctrl_reg__3__MASK EQU 0x08
SEVEN_reg_Sync_ctrl_reg__3__POS EQU 3
SEVEN_reg_Sync_ctrl_reg__4__MASK EQU 0x10
SEVEN_reg_Sync_ctrl_reg__4__POS EQU 4
SEVEN_reg_Sync_ctrl_reg__5__MASK EQU 0x20
SEVEN_reg_Sync_ctrl_reg__5__POS EQU 5
SEVEN_reg_Sync_ctrl_reg__6__MASK EQU 0x40
SEVEN_reg_Sync_ctrl_reg__6__POS EQU 6
SEVEN_reg_Sync_ctrl_reg__7__MASK EQU 0x80
SEVEN_reg_Sync_ctrl_reg__7__POS EQU 7
SEVEN_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SEVEN_reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SEVEN_reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVEN_reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
SEVEN_reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVEN_reg_Sync_ctrl_reg__MASK EQU 0xFF
SEVEN_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVEN_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVEN_reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; LED_yellow
LED_yellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED_yellow__0__MASK EQU 0x01
LED_yellow__0__PC EQU CYREG_PRT2_PC0
LED_yellow__0__PORT EQU 2
LED_yellow__0__SHIFT EQU 0
LED_yellow__AG EQU CYREG_PRT2_AG
LED_yellow__AMUX EQU CYREG_PRT2_AMUX
LED_yellow__BIE EQU CYREG_PRT2_BIE
LED_yellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_yellow__BYP EQU CYREG_PRT2_BYP
LED_yellow__CTL EQU CYREG_PRT2_CTL
LED_yellow__DM0 EQU CYREG_PRT2_DM0
LED_yellow__DM1 EQU CYREG_PRT2_DM1
LED_yellow__DM2 EQU CYREG_PRT2_DM2
LED_yellow__DR EQU CYREG_PRT2_DR
LED_yellow__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_yellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_yellow__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_yellow__MASK EQU 0x01
LED_yellow__PORT EQU 2
LED_yellow__PRT EQU CYREG_PRT2_PRT
LED_yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_yellow__PS EQU CYREG_PRT2_PS
LED_yellow__SHIFT EQU 0
LED_yellow__SLW EQU CYREG_PRT2_SLW

; isr_Button
isr_Button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Button__INTC_MASK EQU 0x02
isr_Button__INTC_NUMBER EQU 1
isr_Button__INTC_PRIOR_NUM EQU 7
isr_Button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; RGB_PWM_red
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
RGB_PWM_red_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1

; RGB_PWM_blue
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
RGB_PWM_blue_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; SEVEN_SELECT
SEVEN_SELECT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SEVEN_SELECT__0__MASK EQU 0x20
SEVEN_SELECT__0__PC EQU CYREG_PRT3_PC5
SEVEN_SELECT__0__PORT EQU 3
SEVEN_SELECT__0__SHIFT EQU 5
SEVEN_SELECT__AG EQU CYREG_PRT3_AG
SEVEN_SELECT__AMUX EQU CYREG_PRT3_AMUX
SEVEN_SELECT__BIE EQU CYREG_PRT3_BIE
SEVEN_SELECT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SEVEN_SELECT__BYP EQU CYREG_PRT3_BYP
SEVEN_SELECT__CTL EQU CYREG_PRT3_CTL
SEVEN_SELECT__DM0 EQU CYREG_PRT3_DM0
SEVEN_SELECT__DM1 EQU CYREG_PRT3_DM1
SEVEN_SELECT__DM2 EQU CYREG_PRT3_DM2
SEVEN_SELECT__DR EQU CYREG_PRT3_DR
SEVEN_SELECT__INP_DIS EQU CYREG_PRT3_INP_DIS
SEVEN_SELECT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SEVEN_SELECT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SEVEN_SELECT__LCD_EN EQU CYREG_PRT3_LCD_EN
SEVEN_SELECT__MASK EQU 0x20
SEVEN_SELECT__PORT EQU 3
SEVEN_SELECT__PRT EQU CYREG_PRT3_PRT
SEVEN_SELECT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SEVEN_SELECT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SEVEN_SELECT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SEVEN_SELECT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SEVEN_SELECT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SEVEN_SELECT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SEVEN_SELECT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SEVEN_SELECT__PS EQU CYREG_PRT3_PS
SEVEN_SELECT__SHIFT EQU 5
SEVEN_SELECT__SLW EQU CYREG_PRT3_SLW

; RGB_PWM_green
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_green_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; Buttons_Status
Buttons_Status_sts_sts_reg__0__MASK EQU 0x01
Buttons_Status_sts_sts_reg__0__POS EQU 0
Buttons_Status_sts_sts_reg__1__MASK EQU 0x02
Buttons_Status_sts_sts_reg__1__POS EQU 1
Buttons_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Buttons_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Buttons_Status_sts_sts_reg__MASK EQU 0x03
Buttons_Status_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
Buttons_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Buttons_Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Buttons_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Buttons_Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Buttons_Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Buttons_Status_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

; JOYSTICK_ADC_XY
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__0__POS EQU 0
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__1__POS EQU 1
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB13_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__MASK EQU 0x03
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__0__POS EQU 0
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__MASK EQU 0x01
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB08_MSK
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB08_ST
JOYSTICK_ADC_XY_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
JOYSTICK_ADC_XY_FinalBuf__DRQ_NUMBER EQU 0
JOYSTICK_ADC_XY_FinalBuf__NUMBEROF_TDS EQU 0
JOYSTICK_ADC_XY_FinalBuf__PRIORITY EQU 2
JOYSTICK_ADC_XY_FinalBuf__TERMIN_EN EQU 0
JOYSTICK_ADC_XY_FinalBuf__TERMIN_SEL EQU 0
JOYSTICK_ADC_XY_FinalBuf__TERMOUT0_EN EQU 1
JOYSTICK_ADC_XY_FinalBuf__TERMOUT0_SEL EQU 0
JOYSTICK_ADC_XY_FinalBuf__TERMOUT1_EN EQU 0
JOYSTICK_ADC_XY_FinalBuf__TERMOUT1_SEL EQU 0
JOYSTICK_ADC_XY_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
JOYSTICK_ADC_XY_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
JOYSTICK_ADC_XY_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
JOYSTICK_ADC_XY_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
JOYSTICK_ADC_XY_IntClock__INDEX EQU 0x02
JOYSTICK_ADC_XY_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
JOYSTICK_ADC_XY_IntClock__PM_ACT_MSK EQU 0x04
JOYSTICK_ADC_XY_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
JOYSTICK_ADC_XY_IntClock__PM_STBY_MSK EQU 0x04
JOYSTICK_ADC_XY_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
JOYSTICK_ADC_XY_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
JOYSTICK_ADC_XY_IRQ__INTC_MASK EQU 0x01
JOYSTICK_ADC_XY_IRQ__INTC_NUMBER EQU 0
JOYSTICK_ADC_XY_IRQ__INTC_PRIOR_NUM EQU 7
JOYSTICK_ADC_XY_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
JOYSTICK_ADC_XY_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
JOYSTICK_ADC_XY_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
JOYSTICK_ADC_XY_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
JOYSTICK_ADC_XY_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
JOYSTICK_ADC_XY_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
JOYSTICK_ADC_XY_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
JOYSTICK_ADC_XY_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
JOYSTICK_ADC_XY_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
JOYSTICK_ADC_XY_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
JOYSTICK_ADC_XY_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
JOYSTICK_ADC_XY_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
JOYSTICK_ADC_XY_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
JOYSTICK_ADC_XY_SAR_Bypass__0__MASK EQU 0x04
JOYSTICK_ADC_XY_SAR_Bypass__0__PC EQU CYREG_PRT0_PC2
JOYSTICK_ADC_XY_SAR_Bypass__0__PORT EQU 0
JOYSTICK_ADC_XY_SAR_Bypass__0__SHIFT EQU 2
JOYSTICK_ADC_XY_SAR_Bypass__AG EQU CYREG_PRT0_AG
JOYSTICK_ADC_XY_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
JOYSTICK_ADC_XY_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
JOYSTICK_ADC_XY_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
JOYSTICK_ADC_XY_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
JOYSTICK_ADC_XY_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
JOYSTICK_ADC_XY_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
JOYSTICK_ADC_XY_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
JOYSTICK_ADC_XY_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
JOYSTICK_ADC_XY_SAR_Bypass__DR EQU CYREG_PRT0_DR
JOYSTICK_ADC_XY_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
JOYSTICK_ADC_XY_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
JOYSTICK_ADC_XY_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
JOYSTICK_ADC_XY_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
JOYSTICK_ADC_XY_SAR_Bypass__MASK EQU 0x04
JOYSTICK_ADC_XY_SAR_Bypass__PORT EQU 0
JOYSTICK_ADC_XY_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
JOYSTICK_ADC_XY_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
JOYSTICK_ADC_XY_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
JOYSTICK_ADC_XY_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
JOYSTICK_ADC_XY_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
JOYSTICK_ADC_XY_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
JOYSTICK_ADC_XY_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
JOYSTICK_ADC_XY_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
JOYSTICK_ADC_XY_SAR_Bypass__PS EQU CYREG_PRT0_PS
JOYSTICK_ADC_XY_SAR_Bypass__SHIFT EQU 2
JOYSTICK_ADC_XY_SAR_Bypass__SLW EQU CYREG_PRT0_SLW
JOYSTICK_ADC_XY_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
JOYSTICK_ADC_XY_TempBuf__DRQ_NUMBER EQU 1
JOYSTICK_ADC_XY_TempBuf__NUMBEROF_TDS EQU 0
JOYSTICK_ADC_XY_TempBuf__PRIORITY EQU 2
JOYSTICK_ADC_XY_TempBuf__TERMIN_EN EQU 0
JOYSTICK_ADC_XY_TempBuf__TERMIN_SEL EQU 0
JOYSTICK_ADC_XY_TempBuf__TERMOUT0_EN EQU 1
JOYSTICK_ADC_XY_TempBuf__TERMOUT0_SEL EQU 1
JOYSTICK_ADC_XY_TempBuf__TERMOUT1_EN EQU 0
JOYSTICK_ADC_XY_TempBuf__TERMOUT1_SEL EQU 0

; Joystrick_Vertical
Joystrick_Vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Joystrick_Vertical__0__MASK EQU 0x02
Joystrick_Vertical__0__PC EQU CYREG_PRT0_PC1
Joystrick_Vertical__0__PORT EQU 0
Joystrick_Vertical__0__SHIFT EQU 1
Joystrick_Vertical__AG EQU CYREG_PRT0_AG
Joystrick_Vertical__AMUX EQU CYREG_PRT0_AMUX
Joystrick_Vertical__BIE EQU CYREG_PRT0_BIE
Joystrick_Vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Joystrick_Vertical__BYP EQU CYREG_PRT0_BYP
Joystrick_Vertical__CTL EQU CYREG_PRT0_CTL
Joystrick_Vertical__DM0 EQU CYREG_PRT0_DM0
Joystrick_Vertical__DM1 EQU CYREG_PRT0_DM1
Joystrick_Vertical__DM2 EQU CYREG_PRT0_DM2
Joystrick_Vertical__DR EQU CYREG_PRT0_DR
Joystrick_Vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
Joystrick_Vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Joystrick_Vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Joystrick_Vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
Joystrick_Vertical__MASK EQU 0x02
Joystrick_Vertical__PORT EQU 0
Joystrick_Vertical__PRT EQU CYREG_PRT0_PRT
Joystrick_Vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Joystrick_Vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Joystrick_Vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Joystrick_Vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Joystrick_Vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Joystrick_Vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Joystrick_Vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Joystrick_Vertical__PS EQU CYREG_PRT0_PS
Joystrick_Vertical__SHIFT EQU 1
Joystrick_Vertical__SLW EQU CYREG_PRT0_SLW

; Joystrick_Horizontal
Joystrick_Horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Joystrick_Horizontal__0__MASK EQU 0x01
Joystrick_Horizontal__0__PC EQU CYREG_PRT0_PC0
Joystrick_Horizontal__0__PORT EQU 0
Joystrick_Horizontal__0__SHIFT EQU 0
Joystrick_Horizontal__AG EQU CYREG_PRT0_AG
Joystrick_Horizontal__AMUX EQU CYREG_PRT0_AMUX
Joystrick_Horizontal__BIE EQU CYREG_PRT0_BIE
Joystrick_Horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Joystrick_Horizontal__BYP EQU CYREG_PRT0_BYP
Joystrick_Horizontal__CTL EQU CYREG_PRT0_CTL
Joystrick_Horizontal__DM0 EQU CYREG_PRT0_DM0
Joystrick_Horizontal__DM1 EQU CYREG_PRT0_DM1
Joystrick_Horizontal__DM2 EQU CYREG_PRT0_DM2
Joystrick_Horizontal__DR EQU CYREG_PRT0_DR
Joystrick_Horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
Joystrick_Horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Joystrick_Horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Joystrick_Horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
Joystrick_Horizontal__MASK EQU 0x01
Joystrick_Horizontal__PORT EQU 0
Joystrick_Horizontal__PRT EQU CYREG_PRT0_PRT
Joystrick_Horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Joystrick_Horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Joystrick_Horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Joystrick_Horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Joystrick_Horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Joystrick_Horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Joystrick_Horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Joystrick_Horizontal__PS EQU CYREG_PRT0_PS
Joystrick_Horizontal__SHIFT EQU 0
Joystrick_Horizontal__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
