

================================================================
== Vivado HLS Report for 'avg_pooling_layer2'
================================================================
* Date:           Mon Apr 13 18:57:14 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       default
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.650|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2529|  2529|  2529|  2529|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- avg_pooling_layer2_0_loop     |  2528|  2528|       158|          -|          -|    16|    no    |
        | + avg_pooling_layer2_1_loop    |   156|   156|        26|          -|          -|     6|    no    |
        |  ++ avg_pooling_layer2_2_loop  |    24|    24|         4|          -|          -|     6|    no    |
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     565|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     107|
|Register         |        -|      -|     155|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     155|     672|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_89_fu_313_p2              |     *    |      0|  0|  41|           4|           8|
    |tmp_91_fu_339_p2              |     *    |      0|  0|  41|           4|           8|
    |fmap_1_fu_208_p2              |     +    |      0|  0|  15|           5|           1|
    |height_1_fu_420_p2            |     +    |      0|  0|  13|           4|           2|
    |next_mul_fu_196_p2            |     +    |      0|  0|  15|           8|           4|
    |ret_V_7_fu_467_p2             |     +    |      0|  0|  11|          10|          10|
    |ret_V_8_fu_477_p2             |     +    |      0|  0|  11|          10|          10|
    |ret_V_fu_450_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp2_fu_495_p2                |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_500_p2                |     +    |      0|  0|  11|           7|           7|
    |tmp_61_fu_505_p2              |     +    |      0|  0|  11|           7|           7|
    |tmp_85_fu_268_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_88_fu_303_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_90_fu_329_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_93_fu_365_p2              |     +    |      0|  0|  18|          11|          11|
    |tmp_94_fu_374_p2              |     +    |      0|  0|  19|          12|          12|
    |tmp_95_fu_384_p2              |     +    |      0|  0|  19|          12|          12|
    |tmp_96_fu_399_p2              |     +    |      0|  0|  19|          12|          12|
    |tmp_97_fu_409_p2              |     +    |      0|  0|  19|          12|          12|
    |width_1_fu_414_p2             |     +    |      0|  0|  13|           2|           4|
    |p_neg_fu_637_p2               |     -    |      0|  0|  16|           1|           9|
    |p_neg_t_fu_657_p2             |     -    |      0|  0|  15|           1|           8|
    |tmp_84_fu_238_p2              |     -    |      0|  0|  16|           9|           9|
    |tmp_86_fu_293_p2              |     -    |      0|  0|  18|          11|          11|
    |overflow_fu_547_p2            |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_571_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond_fu_202_p2            |   icmp   |      0|  0|  11|           5|           6|
    |p_not7_fu_559_p2              |   icmp   |      0|  0|   9|           3|           2|
    |p_not_fu_529_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_56_fu_345_p2              |   icmp   |      0|  0|   9|           4|           4|
    |tmp_s_fu_248_p2               |   icmp   |      0|  0|   9|           4|           4|
    |brmerge23_fu_565_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge24_fu_588_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge25_fu_597_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_535_p2             |    or    |      0|  0|   6|           1|           1|
    |tmp_54_fu_319_p2              |    or    |      0|  0|   6|           4|           1|
    |tmp_59_fu_389_p2              |    or    |      0|  0|   6|           4|           1|
    |output_V_d0                   |  select  |      0|  0|   8|           1|           8|
    |p_Val2_46_fu_617_p3           |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_602_p3               |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_610_p3                 |  select  |      0|  0|   9|           1|           9|
    |newsignbit_i_i_i_i_fu_553_p2  |    xor   |      0|  0|   6|           1|           2|
    |p_392_not_fu_592_p2           |    xor   |      0|  0|   6|           1|           2|
    |tmp_62_fu_541_p2              |    xor   |      0|  0|   6|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 565|         224|         262|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |fmap_reg_150      |   9|          2|    5|         10|
    |height_reg_173    |   9|          2|    4|          8|
    |input_V_address0  |  15|          3|   12|         36|
    |input_V_address1  |  15|          3|   12|         36|
    |phi_mul_reg_161   |   9|          2|    8|         16|
    |width_reg_185     |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             | 107|         22|   46|        122|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |fmap_1_reg_698       |   5|   0|    5|          0|
    |fmap_reg_150         |   5|   0|    5|          0|
    |height_reg_173       |   4|   0|    4|          0|
    |next_mul_reg_690     |   8|   0|    8|          0|
    |overflow_reg_796     |   1|   0|    1|          0|
    |phi_mul_reg_161      |   8|   0|    8|          0|
    |ret_V_reg_786        |   9|   0|    9|          0|
    |tmp_61_reg_791       |   7|   0|    7|          0|
    |tmp_86_reg_711       |  10|   0|   11|          1|
    |tmp_89_reg_716       |  12|   0|   12|          0|
    |tmp_91_cast_reg_703  |   9|   0|   10|          1|
    |tmp_91_reg_722       |  12|   0|   12|          0|
    |tmp_93_reg_731       |  11|   0|   11|          0|
    |tmp_95_reg_741       |  12|   0|   12|          0|
    |tmp_97_reg_751       |  12|   0|   12|          0|
    |tmp_98_reg_776       |   7|   0|    7|          0|
    |tmp_99_reg_781       |   7|   0|    7|          0|
    |underflow_reg_802    |   1|   0|    1|          0|
    |width_1_reg_756      |   4|   0|    4|          0|
    |width_reg_185        |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 155|   0|  157|          2|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|input_V_address0   | out |   12|  ap_memory |       input_V      |     array    |
|input_V_ce0        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q0         |  in |    8|  ap_memory |       input_V      |     array    |
|input_V_address1   | out |   12|  ap_memory |       input_V      |     array    |
|input_V_ce1        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q1         |  in |    8|  ap_memory |       input_V      |     array    |
|output_V_address0  | out |   10|  ap_memory |      output_V      |     array    |
|output_V_ce0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_we0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_d0        | out |    8|  ap_memory |      output_V      |     array    |
+-------------------+-----+-----+------------+--------------------+--------------+

