[
  {
    "constraint": "power_ports",
    "ports": [
      "VDD"
    ]
  },
  {
    "constraint": "ground_ports",
    "ports": [
      "VSS"
    ]
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M4_M5",
    "instances": [
      "M4",
      "M5"
    ],
    "template_name": "SCM_NMOS",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M1_M2",
    "instances": [
      "M1",
      "M2"
    ],
    "template_name": "CMC_PMOS",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M6_M7",
    "instances": [
      "M6",
      "M7"
    ],
    "template_name": "CMC_S_PMOS",
    "generator": null
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M8_M9",
    "instances": [
      "M8",
      "M9"
    ],
    "template_name": "CMC_S_NMOS_B",
    "generator": {
      "name": "MOS",
      "parameters": {
        "pattern": "ncc",
        "parallel_wires": {
          "DA": 1,
          "DB": 1
        }
      }
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M0_M3",
    "instances": [
      "M0",
      "M3"
    ],
    "template_name": "DP_NMOS_B",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "symmetric_blocks",
    "pairs": [
      [
        "X_M0_M3"
      ],
      [
        "X_M1_M2"
      ],
      [
        "X_M6_M7"
      ],
      [
        "X_M8_M9"
      ]
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "NET012",
    "net2": "NET06",
    "pins1": [
      "X_M1_M2/DB",
      "X_M6_M7/SB"
    ],
    "pins2": [
      "X_M1_M2/DA",
      "X_M6_M7/SA"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "NET014",
    "net2": "NET8",
    "pins1": [
      "X_M8_M9/SA",
      "X_M0_M3/DB"
    ],
    "pins2": [
      "X_M8_M9/SB",
      "X_M0_M3/DA"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "VINN",
    "net2": "VINP",
    "pins1": [
      "X_M0_M3/GB",
      "VINN"
    ],
    "pins2": [
      "X_M0_M3/GA",
      "VINP"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "VOUTN",
    "net2": "VOUTP",
    "pins1": [
      "X_M6_M7/DA",
      "X_M8_M9/DB",
      "VOUTN"
    ],
    "pins2": [
      "X_M6_M7/DB",
      "X_M8_M9/DA",
      "VOUTP"
    ],
    "direction": "V"
  }
]