%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/AOI31_schematic.tex
%%
%%  Purpose:        Auto-generated Schematic File for AOI31
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Schematic (one stage, 2 $T_{p}$ / 3 $T_{n}$ stacked, 8 $T$ total)
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{24}{32}
                % ---- '*PA' pmos pattern ----
                \trans[\wireUD{0.5}]{penh*}{6}{22}{R}{}{$*_{PA}$}
                \pin{3}{23.5}{L}{A}
                % ---- '*PB' pmos pattern ----
                \trans[\wireUD{0.5}]{penh*}{6}{28}{R}{}{$*_{PB}$}
                \pin{3}{29.5}{L}{B}
                % ---- '*PB1' pmos pattern ----
                \trans[\wireUD{0.5}]{penh*}{14}{28}{R}{}{$*_{PB1}$}
                \pin{11}{29.5}{L}{B1}
                % ---- '*PB2' pmos pattern ----
                \trans[\wireUD{0.5}]{penh*}{22}{28}{R}{}{$*_{PB2}$}
                \pin{19}{29.5}{L}{B2}
                 \power{8}{31}{U}{}
                 \power{16}{31}{U}{}
                 \power{24}{31}{U}{}
                % ---- '*NA' nmos pattern ----
                \trans[\wireUD{0.5}]{nenh*}{6}{16}{R}{$*_{NA}$}{}
                \pin{3}{14.5}{L}{A}
                % ---- '*NB' nmos pattern ----
                \trans[\wireUD{0.5}]{nenh*}{14}{16}{R}{$*_{NB}$}{}
                \pin{11}{14.5}{L}{B}
                \ground{8}{13}{D}
                % ---- '*NB1' nmos pattern ----
                \trans[\wireUD{0.5}]{nenh*}{6}{10}{R}{$*_{NB1}$}{}
                \pin{3}{8.5}{L}{B1}
                % ---- '*NB2' nmos pattern ----
                \trans[\wireUD{0.5}]{nenh*}{6}{4}{R}{$*_{NB2}$}{}
                \pin{3}{2.5}{L}{B2}
                \ground{8}{1}{D}
                % ---- output pattern ----
                \pin{20}{19}{R}{Z}
                \wire{16}{19}{19}{19}
                \wire{8}{19}{16}{19}
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
