

================================================================
== Vivado HLS Report for 'conv_last'
================================================================
* Date:           Fri Dec 21 19:49:07 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1308730|  1308730|  1308730|  1308730|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1             |    98313|    98313|        11|          1|          1|  98304|    yes   |
        |- Loop 2             |     8193|     8193|         3|          1|          1|   8192|    yes   |
        |- Loop 3             |  1185832|  1185832|    296458|          -|          -|      4|    no    |
        | + Loop 3.1          |   296456|   296456|     74114|          -|          -|      4|    no    |
        |  ++ Loop 3.1.1      |    74112|    74112|       386|          -|          -|    192|    no    |
        |   +++ Loop 3.1.1.1  |      384|      384|         6|          -|          -|     64|    no    |
        |- Loop 4             |    16385|    16385|         4|          2|          1|   8192|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|    1672|   1915|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |       64|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    974|
|Register         |        -|      -|    1351|    128|
+-----------------+---------+-------+--------+-------+
|Total            |       64|      0|    3173|   3062|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       22|      0|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_Rg6_U792  |ShuffleNetV2_mux_Rg6  |        0|      0|  150|  45|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      0|  150|  45|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weight_temp_0_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    |weight_temp_1_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    |weight_temp_2_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    |weight_temp_3_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    |weight_temp_4_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    |weight_temp_5_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    |weight_temp_6_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    |weight_temp_7_0_0_U  |conv_last_weight_JfO  |        8|  0|   0|  12288|    8|     1|        98304|
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                      |       64|  0|   0|  98304|   64|     8|       786432|
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name            | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_180_1_fu_1386_p2              |     *    |      0|    0|  62|           8|           8|
    |p_Val2_180_2_fu_1403_p2              |     *    |      0|    0|  62|           8|           8|
    |p_Val2_180_3_fu_1420_p2              |     *    |      0|    0|  62|           8|           8|
    |p_Val2_180_4_fu_1437_p2              |     *    |      0|    0|  62|           8|           8|
    |p_Val2_180_5_fu_1454_p2              |     *    |      0|    0|  62|           8|           8|
    |p_Val2_180_6_fu_1471_p2              |     *    |      0|    0|  62|           8|           8|
    |p_Val2_180_7_fu_1488_p2              |     *    |      0|    0|  62|           8|           8|
    |p_Val2_s_fu_1369_p2                  |     *    |      0|    0|  62|           8|           8|
    |ci_15_fu_1251_p2                     |     +    |      0|   29|  13|           8|           1|
    |co_48_7_fu_1346_p2                   |     +    |      0|   35|  15|          10|           4|
    |h_33_fu_1180_p2                      |     +    |      0|   14|   9|           3|           1|
    |i_3_fu_847_p2                        |     +    |      0|   35|  15|           1|          10|
    |i_4_fu_1028_p2                       |     +    |      0|   35|  15|           1|          10|
    |i_5_fu_3178_p2                       |     +    |      0|   35|  15|           1|          10|
    |indvar_flatten28_op_fu_3252_p2       |     +    |      0|   23|  11|           6|           1|
    |indvar_flatten6_op_fu_1014_p2        |     +    |      0|   23|  11|           6|           1|
    |indvar_flatten_next1_fu_1002_p2      |     +    |      0|   47|  19|          14|           1|
    |indvar_flatten_next2_fu_3172_p2      |     +    |      0|   47|  19|          14|           1|
    |indvar_flatten_next_fu_841_p2        |     +    |      0|   56|  22|          17|           1|
    |j_3_fu_889_p2                        |     +    |      0|   29|  13|           8|           1|
    |j_4_fu_1084_p2                       |     +    |      0|   14|   9|           1|           3|
    |j_5_fu_3266_p2                       |     +    |      0|   14|   9|           1|           3|
    |k_2_fu_1111_p2                       |     +    |      0|   14|   9|           3|           1|
    |k_3_fu_3277_p2                       |     +    |      0|   14|   9|           3|           1|
    |p_Val2_181_1_fu_1594_p2              |     +    |      0|   53|  21|          16|          16|
    |p_Val2_181_2_fu_1675_p2              |     +    |      0|   53|  21|          16|          16|
    |p_Val2_181_3_fu_1756_p2              |     +    |      0|   53|  21|          16|          16|
    |p_Val2_181_4_fu_1837_p2              |     +    |      0|   53|  21|          16|          16|
    |p_Val2_181_5_fu_1918_p2              |     +    |      0|   53|  21|          16|          16|
    |p_Val2_181_6_fu_1999_p2              |     +    |      0|   53|  21|          16|          16|
    |p_Val2_181_7_fu_2080_p2              |     +    |      0|   53|  21|          16|          16|
    |p_Val2_183_1_fu_1628_p2              |     +    |      0|   29|  13|           8|           8|
    |p_Val2_183_2_fu_1709_p2              |     +    |      0|   29|  13|           8|           8|
    |p_Val2_183_3_fu_1790_p2              |     +    |      0|   29|  13|           8|           8|
    |p_Val2_183_4_fu_1871_p2              |     +    |      0|   29|  13|           8|           8|
    |p_Val2_183_5_fu_1952_p2              |     +    |      0|   29|  13|           8|           8|
    |p_Val2_183_6_fu_2033_p2              |     +    |      0|   29|  13|           8|           8|
    |p_Val2_183_7_fu_2114_p2              |     +    |      0|   29|  13|           8|           8|
    |p_Val2_73_fu_1513_p2                 |     +    |      0|   53|  21|          16|          16|
    |p_Val2_75_fu_1547_p2                 |     +    |      0|   29|  13|           8|           8|
    |sum_fu_940_p2                        |     +    |      0|  101|  37|          32|          32|
    |tmp_571_fu_930_p2                    |     +    |      0|   65|  25|          20|          20|
    |tmp_572_fu_978_p2                    |     +    |      0|    0|  12|          15|          15|
    |tmp_575_fu_1131_p2                   |     +    |      0|   35|  15|          10|          10|
    |tmp_576_fu_1148_p2                   |     +    |      0|   41|  17|          12|          12|
    |tmp_579_fu_3296_p2                   |     +    |      0|   35|  15|          10|          10|
    |tmp_580_fu_3313_p2                   |     +    |      0|   41|  17|          12|          12|
    |tmp_582_fu_1222_p2                   |     +    |      0|   38|  16|          11|          11|
    |tmp_583_fu_1235_p2                   |     +    |      0|   44|  18|          13|          13|
    |tmp_585_fu_1285_p2                   |     +    |      0|   35|  15|          10|          10|
    |tmp_586_fu_1298_p2                   |     +    |      0|   41|  17|          12|          12|
    |tmp_590_fu_1329_p2                   |     +    |      0|    0|  12|          15|          15|
    |w_43_fu_1200_p2                      |     +    |      0|   14|   9|           3|           1|
    |tmp_567_fu_917_p2                    |     -    |      0|   62|  24|          19|          19|
    |tmp_570_fu_969_p2                    |     -    |      0|    0|  12|          15|          15|
    |tmp_589_fu_1323_p2                   |     -    |      0|    0|  12|          15|          15|
    |ap_block_pp0_stage0_flag00001001     |    and   |      0|    0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter9    |    and   |      0|    0|   2|           1|           1|
    |ap_block_state4_io                   |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_325_fu_2413_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_326_fu_2510_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_327_fu_2607_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_328_fu_2704_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_329_fu_2801_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_330_fu_2898_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_331_fu_2316_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_fu_2219_p2      |    and   |      0|    0|   2|           1|           1|
    |carry_54_1_fu_1648_p2                |    and   |      0|    0|   2|           1|           1|
    |carry_54_2_fu_1729_p2                |    and   |      0|    0|   2|           1|           1|
    |carry_54_3_fu_1810_p2                |    and   |      0|    0|   2|           1|           1|
    |carry_54_4_fu_1891_p2                |    and   |      0|    0|   2|           1|           1|
    |carry_54_5_fu_1972_p2                |    and   |      0|    0|   2|           1|           1|
    |carry_54_6_fu_2053_p2                |    and   |      0|    0|   2|           1|           1|
    |carry_54_7_fu_2134_p2                |    and   |      0|    0|   2|           1|           1|
    |carry_s_fu_1567_p2                   |    and   |      0|    0|   2|           1|           1|
    |exitcond69_mid_fu_1078_p2            |    and   |      0|    0|   2|           1|           1|
    |exitcond_mid_fu_3232_p2              |    and   |      0|    0|   2|           1|           1|
    |overflow_1_fu_2310_p2                |    and   |      0|    0|   2|           1|           1|
    |overflow_2_fu_2407_p2                |    and   |      0|    0|   2|           1|           1|
    |overflow_3_fu_2504_p2                |    and   |      0|    0|   2|           1|           1|
    |overflow_4_fu_2601_p2                |    and   |      0|    0|   2|           1|           1|
    |overflow_5_fu_2698_p2                |    and   |      0|    0|   2|           1|           1|
    |overflow_6_fu_2795_p2                |    and   |      0|    0|   2|           1|           1|
    |overflow_7_fu_2892_p2                |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_2213_p2                  |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_1_fu_2289_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_2_fu_2386_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_3_fu_2483_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_4_fu_2580_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_5_fu_2677_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_6_fu_2774_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_7_fu_2871_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_2192_p2                  |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_1_fu_2277_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_2_fu_2374_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_3_fu_2471_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_4_fu_2568_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_5_fu_2665_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_6_fu_2762_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_7_fu_2859_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_2180_p2                  |    and   |      0|    0|   2|           1|           1|
    |underflow_1_fu_2333_p2               |    and   |      0|    0|   2|           1|           1|
    |underflow_2_fu_2430_p2               |    and   |      0|    0|   2|           1|           1|
    |underflow_3_fu_2527_p2               |    and   |      0|    0|   2|           1|           1|
    |underflow_4_fu_2624_p2               |    and   |      0|    0|   2|           1|           1|
    |underflow_5_fu_2721_p2               |    and   |      0|    0|   2|           1|           1|
    |underflow_6_fu_2818_p2               |    and   |      0|    0|   2|           1|           1|
    |underflow_7_fu_2915_p2               |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_2236_p2                 |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_1_fu_2254_p2         |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_ones_2_fu_2351_p2         |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_ones_3_fu_2448_p2         |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_ones_4_fu_2545_p2         |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_ones_5_fu_2642_p2         |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_ones_6_fu_2739_p2         |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_ones_7_fu_2836_p2         |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_ones_fu_2157_p2           |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_zeros_1_fu_2259_p2        |   icmp   |      0|    0|   1|           2|           1|
    |Range1_all_zeros_2_fu_2356_p2        |   icmp   |      0|    0|   1|           2|           1|
    |Range1_all_zeros_3_fu_2453_p2        |   icmp   |      0|    0|   1|           2|           1|
    |Range1_all_zeros_4_fu_2550_p2        |   icmp   |      0|    0|   1|           2|           1|
    |Range1_all_zeros_5_fu_2647_p2        |   icmp   |      0|    0|   1|           2|           1|
    |Range1_all_zeros_6_fu_2744_p2        |   icmp   |      0|    0|   1|           2|           1|
    |Range1_all_zeros_7_fu_2841_p2        |   icmp   |      0|    0|   1|           2|           1|
    |Range1_all_zeros_fu_2162_p2          |   icmp   |      0|    0|   1|           2|           1|
    |exitcond44_fu_1072_p2                |   icmp   |      0|    0|   2|           3|           4|
    |exitcond45_fu_1174_p2                |   icmp   |      0|    0|   2|           3|           4|
    |exitcond46_fu_1194_p2                |   icmp   |      0|    0|   2|           3|           4|
    |exitcond47_fu_3226_p2                |   icmp   |      0|    0|   2|           3|           4|
    |exitcond48_fu_1245_p2                |   icmp   |      0|    0|   4|           8|           8|
    |exitcond49_fu_1257_p2                |   icmp   |      0|    0|   6|          10|          11|
    |exitcond_flatten14_fu_996_p2         |   icmp   |      0|    0|   8|          14|          15|
    |exitcond_flatten15_fu_1008_p2        |   icmp   |      0|    0|   3|           6|           5|
    |exitcond_flatten16_fu_3166_p2        |   icmp   |      0|    0|   8|          14|          15|
    |exitcond_flatten17_fu_3184_p2        |   icmp   |      0|    0|   3|           6|           5|
    |exitcond_flatten_fu_835_p2           |   icmp   |      0|    0|  13|          17|          17|
    |exitcond_fu_853_p2                   |   icmp   |      0|    0|   4|           8|           8|
    |ap_block_pp0_stage0_flag00011001     |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_1_fu_2300_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_2_fu_2397_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_3_fu_2494_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_4_fu_2591_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_5_fu_2688_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_6_fu_2785_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_7_fu_2882_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_fu_2203_p2               |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_1_fu_2338_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_2_fu_2435_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_3_fu_2532_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_4_fu_2629_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_5_fu_2726_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_6_fu_2823_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_7_fu_2920_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_2241_p2             |    or    |      0|    0|   2|           1|           1|
    |tmp10_fu_3046_p2                     |    or    |      0|    0|   2|           1|           1|
    |tmp11_demorgan_fu_2709_p2            |    or    |      0|    0|   2|           1|           1|
    |tmp12_fu_3076_p2                     |    or    |      0|    0|   2|           1|           1|
    |tmp13_demorgan_fu_2806_p2            |    or    |      0|    0|   2|           1|           1|
    |tmp14_fu_3106_p2                     |    or    |      0|    0|   2|           1|           1|
    |tmp15_demorgan_fu_2903_p2            |    or    |      0|    0|   2|           1|           1|
    |tmp16_fu_3136_p2                     |    or    |      0|    0|   2|           1|           1|
    |tmp1_demorgan_fu_2224_p2             |    or    |      0|    0|   2|           1|           1|
    |tmp2_fu_2926_p2                      |    or    |      0|    0|   2|           1|           1|
    |tmp3_demorgan_fu_2321_p2             |    or    |      0|    0|   2|           1|           1|
    |tmp4_fu_2956_p2                      |    or    |      0|    0|   2|           1|           1|
    |tmp5_demorgan_fu_2418_p2             |    or    |      0|    0|   2|           1|           1|
    |tmp6_fu_2986_p2                      |    or    |      0|    0|   2|           1|           1|
    |tmp7_demorgan_fu_2515_p2             |    or    |      0|    0|   2|           1|           1|
    |tmp8_fu_3016_p2                      |    or    |      0|    0|   2|           1|           1|
    |tmp9_demorgan_fu_2612_p2             |    or    |      0|    0|   2|           1|           1|
    |tmp_574_fu_1090_p2                   |    or    |      0|    0|   2|           1|           1|
    |tmp_578_fu_3238_p2                   |    or    |      0|    0|   2|           1|           1|
    |underflow_not_1_fu_2960_p2           |    or    |      0|    0|   2|           1|           1|
    |underflow_not_2_fu_2990_p2           |    or    |      0|    0|   2|           1|           1|
    |underflow_not_3_fu_3020_p2           |    or    |      0|    0|   2|           1|           1|
    |underflow_not_4_fu_3050_p2           |    or    |      0|    0|   2|           1|           1|
    |underflow_not_5_fu_3080_p2           |    or    |      0|    0|   2|           1|           1|
    |underflow_not_6_fu_3110_p2           |    or    |      0|    0|   2|           1|           1|
    |underflow_not_7_fu_3140_p2           |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_2930_p2             |    or    |      0|    0|   2|           1|           1|
    |arrayNo8_mid2_v_fu_3198_p3           |  select  |      0|    0|  10|           1|          10|
    |deleted_ones_1_fu_2282_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_2_fu_2379_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_3_fu_2476_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_4_fu_2573_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_5_fu_2670_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_6_fu_2767_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_7_fu_2864_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_fu_2185_p3              |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_1_fu_2264_p3           |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_2_fu_2361_p3           |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_3_fu_2458_p3           |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_4_fu_2555_p3           |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_5_fu_2652_p3           |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_6_fu_2749_p3           |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_7_fu_2846_p3           |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_2167_p3             |  select  |      0|    0|   2|           1|           1|
    |i_1_cast_mid2_v_fu_1041_p3           |  select  |      0|    0|  10|           1|          10|
    |i_cast_mid2_v_fu_867_p3              |  select  |      0|    0|  10|           1|          10|
    |indvar_flatten_next1_7_fu_3258_p3    |  select  |      0|    0|   6|           1|           1|
    |indvar_flatten_next7_fu_1020_p3      |  select  |      0|    0|   6|           1|           1|
    |j_1_cast_mid2_fu_1103_p3             |  select  |      0|    0|   3|           1|           3|
    |j_1_mid_fu_1034_p3                   |  select  |      0|    0|   3|           1|           1|
    |j_2_cast_mid2_fu_3271_p3             |  select  |      0|    0|   3|           1|           3|
    |j_2_mid_fu_3190_p3                   |  select  |      0|    0|   3|           1|           1|
    |j_mid2_fu_859_p3                     |  select  |      0|    0|   8|           1|           1|
    |k_1_mid2_fu_3244_p3                  |  select  |      0|    0|   3|           1|           1|
    |k_mid2_fu_1095_p3                    |  select  |      0|    0|   3|           1|           1|
    |p_Val2_183_1_481_fu_2971_p3          |  select  |      0|    0|   9|           1|           9|
    |p_Val2_183_2_482_fu_3001_p3          |  select  |      0|    0|   9|           1|           9|
    |p_Val2_183_3_483_fu_3031_p3          |  select  |      0|    0|   9|           1|           9|
    |p_Val2_183_4_484_fu_3061_p3          |  select  |      0|    0|   9|           1|           9|
    |p_Val2_183_5_485_fu_3091_p3          |  select  |      0|    0|   9|           1|           9|
    |p_Val2_183_6_486_fu_3121_p3          |  select  |      0|    0|   9|           1|           9|
    |p_Val2_183_7_487_fu_3151_p3          |  select  |      0|    0|   9|           1|           9|
    |p_Val2_183_mux_1_fu_2965_p3          |  select  |      0|    0|   8|           1|           7|
    |p_Val2_183_mux_2_fu_2995_p3          |  select  |      0|    0|   8|           1|           7|
    |p_Val2_183_mux_3_fu_3025_p3          |  select  |      0|    0|   8|           1|           7|
    |p_Val2_183_mux_4_fu_3055_p3          |  select  |      0|    0|   8|           1|           7|
    |p_Val2_183_mux_5_fu_3085_p3          |  select  |      0|    0|   8|           1|           7|
    |p_Val2_183_mux_6_fu_3115_p3          |  select  |      0|    0|   8|           1|           7|
    |p_Val2_183_mux_7_fu_3145_p3          |  select  |      0|    0|   8|           1|           7|
    |p_Val2_183_mux_fu_2935_p3            |  select  |      0|    0|   8|           1|           7|
    |p_Val2_s_480_fu_2941_p3              |  select  |      0|    0|   9|           1|           9|
    |this_assign_1_1_fu_2977_p3           |  select  |      0|    0|   8|           1|           8|
    |this_assign_1_2_fu_3007_p3           |  select  |      0|    0|   8|           1|           8|
    |this_assign_1_3_fu_3037_p3           |  select  |      0|    0|   8|           1|           8|
    |this_assign_1_4_fu_3067_p3           |  select  |      0|    0|   8|           1|           8|
    |this_assign_1_5_fu_3097_p3           |  select  |      0|    0|   8|           1|           8|
    |this_assign_1_6_fu_3127_p3           |  select  |      0|    0|   8|           1|           8|
    |this_assign_1_7_fu_3157_p3           |  select  |      0|    0|   8|           1|           8|
    |this_assign_1_fu_2947_p3             |  select  |      0|    0|   8|           1|           8|
    |ap_enable_pp0                        |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_pp2                        |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1              |    xor   |      0|    0|   2|           1|           2|
    |not_exitcond_flatten_3_fu_1067_p2    |    xor   |      0|    0|   2|           1|           2|
    |not_exitcond_flatten_fu_3220_p2      |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_1_fu_2294_p2               |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_2_fu_2391_p2               |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_3_fu_2488_p2               |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_4_fu_2585_p2               |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_5_fu_2682_p2               |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_6_fu_2779_p2               |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_7_fu_2876_p2               |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_2197_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp11_fu_2715_p2                     |    xor   |      0|    0|   2|           1|           2|
    |tmp13_fu_2812_p2                     |    xor   |      0|    0|   2|           1|           2|
    |tmp15_fu_2909_p2                     |    xor   |      0|    0|   2|           1|           2|
    |tmp1_fu_2230_p2                      |    xor   |      0|    0|   2|           1|           2|
    |tmp3_fu_2327_p2                      |    xor   |      0|    0|   2|           1|           2|
    |tmp5_fu_2424_p2                      |    xor   |      0|    0|   2|           1|           2|
    |tmp7_fu_2521_p2                      |    xor   |      0|    0|   2|           1|           2|
    |tmp9_fu_2618_p2                      |    xor   |      0|    0|   2|           1|           2|
    |tmp_245_fu_1561_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_247_fu_2174_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_248_fu_2208_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_578_1_fu_1642_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_578_2_fu_1723_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_578_3_fu_1804_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_578_4_fu_1885_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_578_5_fu_1966_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_578_6_fu_2047_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_578_7_fu_2128_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_581_1_fu_2271_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_581_2_fu_2368_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_581_3_fu_2465_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_581_4_fu_2562_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_581_5_fu_2659_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_581_6_fu_2756_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_581_7_fu_2853_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_583_1_fu_2305_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_583_2_fu_2402_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_583_3_fu_2499_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_583_4_fu_2596_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_583_5_fu_2693_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_583_6_fu_2790_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_583_7_fu_2887_p2                 |    xor   |      0|    0|   2|           1|           2|
    +-------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                                |          |      0| 1672|1915|         900|        1095|
    +-------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                |  15|          3|    1|          3|
    |ap_sig_ioackin_m_axi_weight_V_ARREADY  |   9|          2|    1|          2|
    |ci_reg_758                             |   9|          2|    8|         16|
    |co_reg_769                             |   9|          2|   10|         20|
    |conv_last_output_V_0_address0          |  33|          6|   10|         60|
    |conv_last_output_V_0_d0                |  21|          4|    8|         32|
    |conv_last_output_V_1_address0          |  33|          6|   10|         60|
    |conv_last_output_V_1_d0                |  21|          4|    8|         32|
    |conv_last_output_V_2_address0          |  33|          6|   10|         60|
    |conv_last_output_V_2_d0                |  21|          4|    8|         32|
    |conv_last_output_V_3_address0          |  33|          6|   10|         60|
    |conv_last_output_V_3_d0                |  21|          4|    8|         32|
    |conv_last_output_V_4_address0          |  33|          6|   10|         60|
    |conv_last_output_V_4_d0                |  21|          4|    8|         32|
    |conv_last_output_V_5_address0          |  33|          6|   10|         60|
    |conv_last_output_V_5_d0                |  21|          4|    8|         32|
    |conv_last_output_V_6_address0          |  33|          6|   10|         60|
    |conv_last_output_V_6_d0                |  21|          4|    8|         32|
    |conv_last_output_V_7_address0          |  33|          6|   10|         60|
    |conv_last_output_V_7_d0                |  21|          4|    8|         32|
    |h_reg_736                              |   9|          2|    3|          6|
    |i_1_phi_fu_693_p4                      |   9|          2|   10|         20|
    |i_1_reg_689                            |   9|          2|   10|         20|
    |i_2_phi_fu_795_p4                      |   9|          2|   10|         20|
    |i_2_reg_791                            |   9|          2|   10|         20|
    |i_phi_fu_660_p4                        |   9|          2|   10|         20|
    |i_reg_656                              |   9|          2|   10|         20|
    |indvar_flatten10_reg_678               |   9|          2|   14|         28|
    |indvar_flatten11_phi_fu_784_p4         |   9|          2|   14|         28|
    |indvar_flatten11_reg_780               |   9|          2|   14|         28|
    |indvar_flatten12_phi_fu_806_p4         |   9|          2|    6|         12|
    |indvar_flatten12_reg_802               |   9|          2|    6|         12|
    |indvar_flatten6_reg_701                |   9|          2|    6|         12|
    |indvar_flatten_reg_645                 |   9|          2|   17|         34|
    |j_1_phi_fu_716_p4                      |   9|          2|    3|          6|
    |j_1_reg_712                            |   9|          2|    3|          6|
    |j_2_phi_fu_817_p4                      |   9|          2|    3|          6|
    |j_2_reg_813                            |   9|          2|    3|          6|
    |j_reg_667                              |   9|          2|    8|         16|
    |k_1_phi_fu_828_p4                      |   9|          2|    3|          6|
    |k_1_reg_824                            |   9|          2|    3|          6|
    |k_phi_fu_728_p4                        |   9|          2|    3|          6|
    |k_reg_724                              |   9|          2|    3|          6|
    |w_reg_747                              |   9|          2|    3|          6|
    |weight_V_blk_n_AR                      |   9|          2|    1|          2|
    |weight_V_blk_n_R                       |   9|          2|    1|          2|
    |weight_temp_0_0_0_address0             |  21|          4|   14|         56|
    |weight_temp_0_0_0_d0                   |  15|          3|    8|         24|
    |weight_temp_1_0_0_address0             |  15|          3|   14|         42|
    |weight_temp_2_0_0_address0             |  15|          3|   14|         42|
    |weight_temp_3_0_0_address0             |  15|          3|   14|         42|
    |weight_temp_4_0_0_address0             |  15|          3|   14|         42|
    |weight_temp_5_0_0_address0             |  15|          3|   14|         42|
    |weight_temp_6_0_0_address0             |  15|          3|   14|         42|
    |weight_temp_7_0_0_address0             |  15|          3|   14|         42|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 974|        195|  466|       1531|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_weight_V_ARREADY         |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond_flatten14_reg_3420  |   1|   0|    1|          0|
    |ap_reg_pp2_iter1_tmp_2076_reg_4306            |   3|   0|    3|          0|
    |arrayNo8_mid2_v_reg_4301                      |  10|   0|   10|          0|
    |brmerge40_demorgan_i_325_reg_4146             |   1|   0|    1|          0|
    |brmerge40_demorgan_i_326_reg_4171             |   1|   0|    1|          0|
    |brmerge40_demorgan_i_327_reg_4196             |   1|   0|    1|          0|
    |brmerge40_demorgan_i_328_reg_4221             |   1|   0|    1|          0|
    |brmerge40_demorgan_i_329_reg_4246             |   1|   0|    1|          0|
    |brmerge40_demorgan_i_330_reg_4271             |   1|   0|    1|          0|
    |brmerge40_demorgan_i_331_reg_4121             |   1|   0|    1|          0|
    |brmerge40_demorgan_i_reg_4096                 |   1|   0|    1|          0|
    |brmerge_i_i_i_1_reg_4131                      |   1|   0|    1|          0|
    |brmerge_i_i_i_2_reg_4156                      |   1|   0|    1|          0|
    |brmerge_i_i_i_3_reg_4181                      |   1|   0|    1|          0|
    |brmerge_i_i_i_4_reg_4206                      |   1|   0|    1|          0|
    |brmerge_i_i_i_5_reg_4231                      |   1|   0|    1|          0|
    |brmerge_i_i_i_6_reg_4256                      |   1|   0|    1|          0|
    |brmerge_i_i_i_7_reg_4281                      |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_4106                        |   1|   0|    1|          0|
    |carry_54_1_reg_3851                           |   1|   0|    1|          0|
    |carry_54_2_reg_3888                           |   1|   0|    1|          0|
    |carry_54_3_reg_3925                           |   1|   0|    1|          0|
    |carry_54_4_reg_3962                           |   1|   0|    1|          0|
    |carry_54_5_reg_3999                           |   1|   0|    1|          0|
    |carry_54_6_reg_4036                           |   1|   0|    1|          0|
    |carry_54_7_reg_4073                           |   1|   0|    1|          0|
    |carry_s_reg_3814                              |   1|   0|    1|          0|
    |ci_15_reg_3527                                |   8|   0|    8|          0|
    |ci_cast_cast_reg_3514                         |   8|   0|   15|          7|
    |ci_reg_758                                    |   8|   0|    8|          0|
    |co_48_7_reg_3580                              |  10|   0|   10|          0|
    |co_reg_769                                    |  10|   0|   10|          0|
    |conv_last_output_V_0_1_reg_3585               |  10|   0|   10|          0|
    |conv_last_output_V_0_2_reg_3675               |   8|   0|    8|          0|
    |conv_last_output_V_0_3_reg_4343               |  10|   0|   10|          0|
    |conv_last_output_V_1_1_reg_3600               |  10|   0|   10|          0|
    |conv_last_output_V_1_2_reg_3690               |   8|   0|    8|          0|
    |conv_last_output_V_1_3_reg_4358               |  10|   0|   10|          0|
    |conv_last_output_V_2_1_reg_3615               |  10|   0|   10|          0|
    |conv_last_output_V_2_2_reg_3705               |   8|   0|    8|          0|
    |conv_last_output_V_2_3_reg_4373               |  10|   0|   10|          0|
    |conv_last_output_V_3_1_reg_3620               |  10|   0|   10|          0|
    |conv_last_output_V_3_2_reg_3720               |   8|   0|    8|          0|
    |conv_last_output_V_3_3_reg_4378               |  10|   0|   10|          0|
    |conv_last_output_V_4_1_reg_3590               |  10|   0|   10|          0|
    |conv_last_output_V_4_2_reg_3735               |   8|   0|    8|          0|
    |conv_last_output_V_4_3_reg_4348               |  10|   0|   10|          0|
    |conv_last_output_V_5_1_reg_3605               |  10|   0|   10|          0|
    |conv_last_output_V_5_2_reg_3750               |   8|   0|    8|          0|
    |conv_last_output_V_5_3_reg_4363               |  10|   0|   10|          0|
    |conv_last_output_V_6_1_reg_3595               |  10|   0|   10|          0|
    |conv_last_output_V_6_2_reg_3765               |   8|   0|    8|          0|
    |conv_last_output_V_6_3_reg_4353               |  10|   0|   10|          0|
    |conv_last_output_V_7_1_reg_3610               |  10|   0|   10|          0|
    |conv_last_output_V_7_2_reg_3780               |   8|   0|    8|          0|
    |conv_last_output_V_7_3_reg_4368               |  10|   0|   10|          0|
    |exitcond_flatten14_reg_3420                   |   1|   0|    1|          0|
    |exitcond_flatten15_reg_3429                   |   1|   0|    1|          0|
    |exitcond_flatten16_reg_4286                   |   1|   0|    1|          0|
    |exitcond_flatten_reg_3365                     |   1|   0|    1|          0|
    |exitcond_mid_reg_4316                         |   1|   0|    1|          0|
    |h_33_reg_3491                                 |   3|   0|    3|          0|
    |h_cast_cast1_reg_3477                         |   3|   0|   10|          7|
    |h_cast_cast_reg_3482                          |   3|   0|   11|          8|
    |h_reg_736                                     |   3|   0|    3|          0|
    |i_1_cast_mid2_v_reg_3442                      |  10|   0|   10|          0|
    |i_1_reg_689                                   |  10|   0|   10|          0|
    |i_2_reg_791                                   |  10|   0|   10|          0|
    |i_cast_mid2_v_reg_3380                        |  10|   0|   10|          0|
    |i_reg_656                                     |  10|   0|   10|          0|
    |indvar_flatten10_reg_678                      |  14|   0|   14|          0|
    |indvar_flatten11_reg_780                      |  14|   0|   14|          0|
    |indvar_flatten12_reg_802                      |   6|   0|    6|          0|
    |indvar_flatten6_reg_701                       |   6|   0|    6|          0|
    |indvar_flatten_next1_7_reg_4327               |   6|   0|    6|          0|
    |indvar_flatten_next2_reg_4290                 |  14|   0|   14|          0|
    |indvar_flatten_reg_645                        |  17|   0|   17|          0|
    |input_V_addr_reg_3519                         |  12|   0|   12|          0|
    |input_V_load_reg_3630                         |   8|   0|    8|          0|
    |j_1_cast_mid2_reg_3461                        |   3|   0|    3|          0|
    |j_1_reg_712                                   |   3|   0|    3|          0|
    |j_2_cast_mid2_reg_4332                        |   3|   0|    3|          0|
    |j_2_mid_reg_4295                              |   3|   0|    3|          0|
    |j_2_reg_813                                   |   3|   0|    3|          0|
    |j_mid2_reg_3374                               |   8|   0|    8|          0|
    |j_reg_667                                     |   8|   0|    8|          0|
    |k_1_mid2_reg_4321                             |   3|   0|    3|          0|
    |k_1_reg_824                                   |   3|   0|    3|          0|
    |k_2_reg_3472                                  |   3|   0|    3|          0|
    |k_3_reg_4338                                  |   3|   0|    3|          0|
    |k_mid2_reg_3456                               |   3|   0|    3|          0|
    |k_reg_724                                     |   3|   0|    3|          0|
    |newIndex2_cast_mid2_s_reg_3451                |   7|   0|    7|          0|
    |newIndex9_cast_mid2_s_reg_4311                |   7|   0|    7|          0|
    |newIndex_cast_mid2_v_reg_3391                 |   7|   0|    7|          0|
    |p_38_i_i_1_reg_4111                           |   1|   0|    1|          0|
    |p_38_i_i_2_reg_4136                           |   1|   0|    1|          0|
    |p_38_i_i_3_reg_4161                           |   1|   0|    1|          0|
    |p_38_i_i_4_reg_4186                           |   1|   0|    1|          0|
    |p_38_i_i_5_reg_4211                           |   1|   0|    1|          0|
    |p_38_i_i_6_reg_4236                           |   1|   0|    1|          0|
    |p_38_i_i_7_reg_4261                           |   1|   0|    1|          0|
    |p_38_i_i_reg_4086                             |   1|   0|    1|          0|
    |p_Val2_180_1_reg_3685                         |  16|   0|   16|          0|
    |p_Val2_180_2_reg_3700                         |  16|   0|   16|          0|
    |p_Val2_180_3_reg_3715                         |  16|   0|   16|          0|
    |p_Val2_180_4_reg_3730                         |  16|   0|   16|          0|
    |p_Val2_180_5_reg_3745                         |  16|   0|   16|          0|
    |p_Val2_180_6_reg_3760                         |  16|   0|   16|          0|
    |p_Val2_180_7_reg_3775                         |  16|   0|   16|          0|
    |p_Val2_181_1_reg_3827                         |  16|   0|   16|          0|
    |p_Val2_181_2_reg_3864                         |  16|   0|   16|          0|
    |p_Val2_181_3_reg_3901                         |  16|   0|   16|          0|
    |p_Val2_181_4_reg_3938                         |  16|   0|   16|          0|
    |p_Val2_181_5_reg_3975                         |  16|   0|   16|          0|
    |p_Val2_181_6_reg_4012                         |  16|   0|   16|          0|
    |p_Val2_181_7_reg_4049                         |  16|   0|   16|          0|
    |p_Val2_183_1_reg_3839                         |   8|   0|    8|          0|
    |p_Val2_183_2_reg_3876                         |   8|   0|    8|          0|
    |p_Val2_183_3_reg_3913                         |   8|   0|    8|          0|
    |p_Val2_183_4_reg_3950                         |   8|   0|    8|          0|
    |p_Val2_183_5_reg_3987                         |   8|   0|    8|          0|
    |p_Val2_183_6_reg_4024                         |   8|   0|    8|          0|
    |p_Val2_183_7_reg_4061                         |   8|   0|    8|          0|
    |p_Val2_73_reg_3790                            |  16|   0|   16|          0|
    |p_Val2_75_reg_3802                            |   8|   0|    8|          0|
    |p_Val2_s_reg_3670                             |  16|   0|   16|          0|
    |tmp_2075_reg_3447                             |   3|   0|    3|          0|
    |tmp_2076_reg_4306                             |   3|   0|    3|          0|
    |tmp_2078_reg_3795                             |   1|   0|    1|          0|
    |tmp_2079_reg_3680                             |   1|   0|    1|          0|
    |tmp_2081_reg_3808                             |   1|   0|    1|          0|
    |tmp_2083_reg_3832                             |   1|   0|    1|          0|
    |tmp_2084_reg_3695                             |   1|   0|    1|          0|
    |tmp_2086_reg_3845                             |   1|   0|    1|          0|
    |tmp_2088_reg_3869                             |   1|   0|    1|          0|
    |tmp_2089_reg_3710                             |   1|   0|    1|          0|
    |tmp_2091_reg_3882                             |   1|   0|    1|          0|
    |tmp_2093_reg_3906                             |   1|   0|    1|          0|
    |tmp_2094_reg_3725                             |   1|   0|    1|          0|
    |tmp_2096_reg_3919                             |   1|   0|    1|          0|
    |tmp_2098_reg_3943                             |   1|   0|    1|          0|
    |tmp_2099_reg_3740                             |   1|   0|    1|          0|
    |tmp_2101_reg_3956                             |   1|   0|    1|          0|
    |tmp_2103_reg_3980                             |   1|   0|    1|          0|
    |tmp_2104_reg_3755                             |   1|   0|    1|          0|
    |tmp_2106_reg_3993                             |   1|   0|    1|          0|
    |tmp_2108_reg_4017                             |   1|   0|    1|          0|
    |tmp_2109_reg_3770                             |   1|   0|    1|          0|
    |tmp_2111_reg_4030                             |   1|   0|    1|          0|
    |tmp_2113_reg_4054                             |   1|   0|    1|          0|
    |tmp_2114_reg_3785                             |   1|   0|    1|          0|
    |tmp_2116_reg_4067                             |   1|   0|    1|          0|
    |tmp_246_reg_3821                              |   2|   0|    2|          0|
    |tmp_248_reg_4091                              |   1|   0|    1|          0|
    |tmp_249_reg_3858                              |   2|   0|    2|          0|
    |tmp_250_reg_3895                              |   2|   0|    2|          0|
    |tmp_251_reg_3932                              |   2|   0|    2|          0|
    |tmp_252_reg_3969                              |   2|   0|    2|          0|
    |tmp_253_reg_4006                              |   2|   0|    2|          0|
    |tmp_254_reg_4043                              |   2|   0|    2|          0|
    |tmp_255_reg_4080                              |   2|   0|    2|          0|
    |tmp_583_1_reg_4116                            |   1|   0|    1|          0|
    |tmp_583_2_reg_4141                            |   1|   0|    1|          0|
    |tmp_583_3_reg_4166                            |   1|   0|    1|          0|
    |tmp_583_4_reg_4191                            |   1|   0|    1|          0|
    |tmp_583_5_reg_4216                            |   1|   0|    1|          0|
    |tmp_583_6_reg_4241                            |   1|   0|    1|          0|
    |tmp_583_7_reg_4266                            |   1|   0|    1|          0|
    |tmp_586_reg_3535                              |  12|   0|   12|          0|
    |tmp_reg_3387                                  |   3|   0|    3|          0|
    |underflow_1_reg_4126                          |   1|   0|    1|          0|
    |underflow_2_reg_4151                          |   1|   0|    1|          0|
    |underflow_3_reg_4176                          |   1|   0|    1|          0|
    |underflow_4_reg_4201                          |   1|   0|    1|          0|
    |underflow_5_reg_4226                          |   1|   0|    1|          0|
    |underflow_6_reg_4251                          |   1|   0|    1|          0|
    |underflow_7_reg_4276                          |   1|   0|    1|          0|
    |underflow_reg_4101                            |   1|   0|    1|          0|
    |w_43_reg_3509                                 |   3|   0|    3|          0|
    |w_cast_cast1_reg_3496                         |   3|   0|   12|          9|
    |w_cast_cast_reg_3501                          |   3|   0|   13|         10|
    |w_reg_747                                     |   3|   0|    3|          0|
    |weight_V_addr_read_reg_3408                   |   8|   0|    8|          0|
    |weight_V_addr_reg_3402                        |  32|   0|   32|          0|
    |weight_temp_0_0_0_4_reg_3625                  |   8|   0|    8|          0|
    |weight_temp_1_0_0_3_reg_3635                  |   8|   0|    8|          0|
    |weight_temp_2_0_0_3_reg_3640                  |   8|   0|    8|          0|
    |weight_temp_3_0_0_3_reg_3645                  |   8|   0|    8|          0|
    |weight_temp_4_0_0_3_reg_3650                  |   8|   0|    8|          0|
    |weight_temp_5_0_0_3_reg_3655                  |   8|   0|    8|          0|
    |weight_temp_6_0_0_3_reg_3660                  |   8|   0|    8|          0|
    |weight_temp_7_0_0_3_reg_3665                  |   8|   0|    8|          0|
    |exitcond_flatten_reg_3365                     |  64|  32|    1|          0|
    |j_mid2_reg_3374                               |  64|  32|    8|          0|
    |newIndex_cast_mid2_v_reg_3391                 |  64|  32|    7|          0|
    |tmp_reg_3387                                  |  64|  32|    3|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1351| 128| 1155|         41|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       conv_last      | return value |
|input_V_address0               | out |   12|  ap_memory |        input_V       |     array    |
|input_V_ce0                    | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0                     |  in |    8|  ap_memory |        input_V       |     array    |
|m_axi_weight_V_AWVALID         | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWREADY         |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWADDR          | out |   32|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWID            | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWLEN           | out |   32|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWSIZE          | out |    3|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWBURST         | out |    2|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWLOCK          | out |    2|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWCACHE         | out |    4|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWPROT          | out |    3|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWQOS           | out |    4|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWREGION        | out |    4|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_AWUSER          | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_WVALID          | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_WREADY          |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_WDATA           | out |    8|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_WSTRB           | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_WLAST           | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_WID             | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_WUSER           | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARVALID         | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARREADY         |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARADDR          | out |   32|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARID            | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARLEN           | out |   32|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARSIZE          | out |    3|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARBURST         | out |    2|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARLOCK          | out |    2|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARCACHE         | out |    4|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARPROT          | out |    3|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARQOS           | out |    4|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARREGION        | out |    4|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_ARUSER          | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_RVALID          |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_RREADY          | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_RDATA           |  in |    8|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_RLAST           |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_RID             |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_RUSER           |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_RRESP           |  in |    2|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_BVALID          |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_BREADY          | out |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_BRESP           |  in |    2|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_BID             |  in |    1|    m_axi   |       weight_V       |    pointer   |
|m_axi_weight_V_BUSER           |  in |    1|    m_axi   |       weight_V       |    pointer   |
|conv_last_weight_V9            |  in |   32|   ap_none  |  conv_last_weight_V9 |    scalar    |
|bias_V_address0                | out |    9|  ap_memory |        bias_V        |     array    |
|bias_V_ce0                     | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0                      |  in |    8|  ap_memory |        bias_V        |     array    |
|conv_last_output_V_0_address0  | out |   10|  ap_memory | conv_last_output_V_0 |     array    |
|conv_last_output_V_0_ce0       | out |    1|  ap_memory | conv_last_output_V_0 |     array    |
|conv_last_output_V_0_we0       | out |    1|  ap_memory | conv_last_output_V_0 |     array    |
|conv_last_output_V_0_d0        | out |    8|  ap_memory | conv_last_output_V_0 |     array    |
|conv_last_output_V_0_q0        |  in |    8|  ap_memory | conv_last_output_V_0 |     array    |
|conv_last_output_V_1_address0  | out |   10|  ap_memory | conv_last_output_V_1 |     array    |
|conv_last_output_V_1_ce0       | out |    1|  ap_memory | conv_last_output_V_1 |     array    |
|conv_last_output_V_1_we0       | out |    1|  ap_memory | conv_last_output_V_1 |     array    |
|conv_last_output_V_1_d0        | out |    8|  ap_memory | conv_last_output_V_1 |     array    |
|conv_last_output_V_1_q0        |  in |    8|  ap_memory | conv_last_output_V_1 |     array    |
|conv_last_output_V_2_address0  | out |   10|  ap_memory | conv_last_output_V_2 |     array    |
|conv_last_output_V_2_ce0       | out |    1|  ap_memory | conv_last_output_V_2 |     array    |
|conv_last_output_V_2_we0       | out |    1|  ap_memory | conv_last_output_V_2 |     array    |
|conv_last_output_V_2_d0        | out |    8|  ap_memory | conv_last_output_V_2 |     array    |
|conv_last_output_V_2_q0        |  in |    8|  ap_memory | conv_last_output_V_2 |     array    |
|conv_last_output_V_3_address0  | out |   10|  ap_memory | conv_last_output_V_3 |     array    |
|conv_last_output_V_3_ce0       | out |    1|  ap_memory | conv_last_output_V_3 |     array    |
|conv_last_output_V_3_we0       | out |    1|  ap_memory | conv_last_output_V_3 |     array    |
|conv_last_output_V_3_d0        | out |    8|  ap_memory | conv_last_output_V_3 |     array    |
|conv_last_output_V_3_q0        |  in |    8|  ap_memory | conv_last_output_V_3 |     array    |
|conv_last_output_V_4_address0  | out |   10|  ap_memory | conv_last_output_V_4 |     array    |
|conv_last_output_V_4_ce0       | out |    1|  ap_memory | conv_last_output_V_4 |     array    |
|conv_last_output_V_4_we0       | out |    1|  ap_memory | conv_last_output_V_4 |     array    |
|conv_last_output_V_4_d0        | out |    8|  ap_memory | conv_last_output_V_4 |     array    |
|conv_last_output_V_4_q0        |  in |    8|  ap_memory | conv_last_output_V_4 |     array    |
|conv_last_output_V_5_address0  | out |   10|  ap_memory | conv_last_output_V_5 |     array    |
|conv_last_output_V_5_ce0       | out |    1|  ap_memory | conv_last_output_V_5 |     array    |
|conv_last_output_V_5_we0       | out |    1|  ap_memory | conv_last_output_V_5 |     array    |
|conv_last_output_V_5_d0        | out |    8|  ap_memory | conv_last_output_V_5 |     array    |
|conv_last_output_V_5_q0        |  in |    8|  ap_memory | conv_last_output_V_5 |     array    |
|conv_last_output_V_6_address0  | out |   10|  ap_memory | conv_last_output_V_6 |     array    |
|conv_last_output_V_6_ce0       | out |    1|  ap_memory | conv_last_output_V_6 |     array    |
|conv_last_output_V_6_we0       | out |    1|  ap_memory | conv_last_output_V_6 |     array    |
|conv_last_output_V_6_d0        | out |    8|  ap_memory | conv_last_output_V_6 |     array    |
|conv_last_output_V_6_q0        |  in |    8|  ap_memory | conv_last_output_V_6 |     array    |
|conv_last_output_V_7_address0  | out |   10|  ap_memory | conv_last_output_V_7 |     array    |
|conv_last_output_V_7_ce0       | out |    1|  ap_memory | conv_last_output_V_7 |     array    |
|conv_last_output_V_7_we0       | out |    1|  ap_memory | conv_last_output_V_7 |     array    |
|conv_last_output_V_7_d0        | out |    8|  ap_memory | conv_last_output_V_7 |     array    |
|conv_last_output_V_7_q0        |  in |    8|  ap_memory | conv_last_output_V_7 |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

