m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula31_sklansky/sim_sklansky
T_opt
!s110 1747435322
VBE8bOM?A]9A:joR?bRQTa0
04 11 4 work Sklansky_tb fast 0
=1-ac675dfda9e9-6827bf38-3aa-1648
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vSklansky
2D:/RTL_FPGA/VERILOG/aula31_sklansky/adder_sklansky.v
!s110 1747435318
!i10b 1
!s100 h1V3V[YB=0hmOm_8kPT_?2
IJiACHFUa_OCWKZW;]Hc`k1
R1
w1747434995
8D:/RTL_FPGA/VERILOG/aula31_sklansky/adder_sklansky.v
FD:/RTL_FPGA/VERILOG/aula31_sklansky/adder_sklansky.v
!i122 0
L0 2 42
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.2;79
r1
!s85 0
31
Z5 !s108 1747435318.000000
!s107 D:/RTL_FPGA/VERILOG/aula31_sklansky/adder_sklansky.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky|-work|work|D:/RTL_FPGA/VERILOG/aula31_sklansky/adder_sklansky.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@sklansky
vSklansky_tb
2D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_tf.v
!s110 1747435319
!i10b 1
!s100 lmZ8>IYeNZoRm7LHlQGlk3
IQmDaXe[KL5mV83P<Z4RLo3
R1
w1747435277
8D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_tf.v
FD:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_tf.v
!i122 1
L0 1 28
R3
R4
r1
!s85 0
31
R5
!s107 D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky|-work|work|D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_tf.v|
!i113 0
R6
R7
R2
n@sklansky_tb
