
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100463                       # Number of seconds simulated
sim_ticks                                100463271789                       # Number of ticks simulated
final_tick                               627457169067                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138418                       # Simulator instruction rate (inst/s)
host_op_rate                                   174641                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6338385                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888836                       # Number of bytes of host memory used
host_seconds                                 15849.98                       # Real time elapsed on the host
sim_insts                                  2193928319                       # Number of instructions simulated
sim_ops                                    2768062144                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2368000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1263232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3634560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1316096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1316096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18500                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9869                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28395                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10282                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10282                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23570803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12574068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36177998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13100270                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13100270                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13100270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23570803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12574068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               49278268                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240919118                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21942304                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17778016                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014394                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8972952                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284689                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465708                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91295                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185618811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121931736                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21942304                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750397                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26718413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6170806                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4144648                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11619244                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220592984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.051685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193874571     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484455      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1961707      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592072      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998463      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554834      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184146      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          739883      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13202853      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220592984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506111                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183551763                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6271622                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26613676                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86631                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4069286                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780952                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42419                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149567826                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75886                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4069286                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184056341                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1618302                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3241042                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26165066                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1442941                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149427331                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21091                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275647                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       187571                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210193893                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697261904                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697261904                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39498375                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37609                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21067                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4729670                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14544956                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7215594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134965                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600370                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148361017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139339161                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       141582                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24785174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51630472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4521                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220592984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.631657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160527824     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25739388     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12486307      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8333020      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7728109      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592133      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677779      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379068      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129356      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220592984                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         399541     58.93%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139409     20.56%     79.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139065     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117031656     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112698      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13020989      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7157284      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139339161                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.578365                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678015                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004866                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500090901                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173184252                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135769859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140017176                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350826                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3311019                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189868                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4069286                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1056490                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96438                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148398606                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9978                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14544956                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7215594                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21055                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81696                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238012                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136802392                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12572133                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2536767                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19728165                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19396940                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7156032                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.567835                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135770684                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135769859                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80419988                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221984035                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.563550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362278                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25590568                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017551                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216523698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371649                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164944143     76.18%     76.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24278112     11.21%     87.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603741      4.90%     92.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6014910      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4361319      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710761      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325518      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954682      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2330512      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216523698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2330512                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362593137                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300869278                       # The number of ROB writes
system.switch_cpus0.timesIdled                3013373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20326134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.409191                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.409191                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415077                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415077                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616206091                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189090945                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138103216                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240919118                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19803901                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16191354                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1931424                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8065517                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7767003                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2026583                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86754                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190736769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111277698                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19803901                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9793586                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23176618                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5365367                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4376551                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11687147                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1932773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221691844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198515226     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1111840      0.50%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1692834      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2317407      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2384614      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1989542      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1124102      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1667059      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10889220      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221691844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082201                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461888                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188558105                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6573403                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23114632                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44035                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3401667                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3268430                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136350151                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3401667                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189091577                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1301191                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3927572                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22634222                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1335613                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136264584                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1034                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        302844                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533451                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          756                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189350882                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    634200926                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    634200926                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163546977                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25803901                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37349                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21383                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3887119                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12945425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7093923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125979                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1542688                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136077696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129027780                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25647                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15569221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36993272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5396                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221691844                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167133061     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22236711     10.03%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11506947      5.19%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8673739      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6736861      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2706953      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1718966      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       868895      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       109711      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221691844                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22931      9.94%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86960     37.68%     47.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120873     52.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108102892     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2001831      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15966      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11867978      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7039113      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129027780                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.535565                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             230764                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001788                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    480003815                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151684583                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127079961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129258544                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       299007                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2152738                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       176108                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3401667                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1035392                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       123111                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136115024                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12945425                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7093923                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21362                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1121767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1103522                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2225289                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127262138                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11190086                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1765642                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18227530                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17987889                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7037444                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.528236                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127080126                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127079961                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73163842                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196016624                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.527480                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373253                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95782201                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117720293                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18402219                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1962897                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218290176                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539284                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170161931     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23734067     10.87%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9018969      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4344387      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3605373      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2148588      0.98%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1828080      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       808033      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2640748      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218290176                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95782201                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117720293                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17710502                       # Number of memory references committed
system.switch_cpus1.commit.loads             10792687                       # Number of loads committed
system.switch_cpus1.commit.membars              15966                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16883690                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106109049                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2401987                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2640748                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           351771940                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          275646934                       # The number of ROB writes
system.switch_cpus1.timesIdled                2973297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19227274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95782201                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117720293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95782201                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.515281                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.515281                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.397570                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.397570                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       573545854                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176332584                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126884608                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31932                       # number of misc regfile writes
system.l2.replacements                          28397                       # number of replacements
system.l2.tagsinuse                      16383.956367                       # Cycle average of tags in use
system.l2.total_refs                          1237790                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44781                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.640964                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           538.706096                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.491916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4342.383182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.272522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3635.043454                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3840.862024                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4011.197174                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.032880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.265038                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000505                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.221865                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.234428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.244824                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        54781                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40489                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   95270                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43441                       # number of Writeback hits
system.l2.Writeback_hits::total                 43441                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        54781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40489                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95270                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        54781                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40489                       # number of overall hits
system.l2.overall_hits::total                   95270                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        18500                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9857                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28383                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  12                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        18500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9869                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28395                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        18500                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9869                       # number of overall misses
system.l2.overall_misses::total                 28395                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1882181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3026389457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1935433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1621706761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4651913832                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1988563                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1988563                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1882181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3026389457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1935433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1623695324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4653902395                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1882181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3026389457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1935433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1623695324                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4653902395                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123653                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43441                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43441                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                12                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123665                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123665                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.252453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.195785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.229537                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.252453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.195977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.229612                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.252453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.195977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.229612                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144783.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163588.619297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148879.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164523.360150                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163897.890709                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 165713.583333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 165713.583333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144783.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163588.619297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148879.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164524.807377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163898.658038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144783.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163588.619297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148879.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164524.807377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163898.658038                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10282                       # number of writebacks
system.l2.writebacks::total                     10282                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        18500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9857                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28383                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             12                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        18500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        18500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28395                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1124632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1948414347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1177965                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1047163976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2997880920                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1288267                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1288267                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1124632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1948414347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1177965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1048452243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2999169187                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1124632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1948414347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1177965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1048452243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2999169187                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.195785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.229537                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.252453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.195977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.229612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.252453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.195977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.229612                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86510.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105319.694432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90612.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106235.566197                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105622.412007                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 107355.583333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107355.583333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86510.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105319.694432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90612.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106236.928058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105623.144462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86510.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105319.694432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90612.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106236.928058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105623.144462                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996644                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011626853                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060339.822811                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996644                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11619229                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11619229                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11619229                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11619229                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11619229                       # number of overall hits
system.cpu0.icache.overall_hits::total       11619229                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2380456                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2380456                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2380456                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2380456                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2380456                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2380456                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11619244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11619244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11619244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11619244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11619244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11619244                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158697.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158697.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158697.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158697.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158697.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158697.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1990081                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1990081                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1990081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1990081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1990081                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1990081                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153083.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153083.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153083.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153083.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153083.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153083.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73281                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479188                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73537                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.665080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004753                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995247                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902362                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097638                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9413887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9413887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20708                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406545                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406545                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406545                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406545                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180742                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180742                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180742                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180742                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180742                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180742                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19199237025                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19199237025                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19199237025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19199237025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19199237025                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19199237025                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9594629                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9594629                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16587287                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16587287                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16587287                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16587287                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018838                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018838                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010896                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010896                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010896                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010896                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106224.546730                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106224.546730                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106224.546730                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106224.546730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106224.546730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106224.546730                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19901                       # number of writebacks
system.cpu0.dcache.writebacks::total            19901                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107461                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107461                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73281                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73281                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73281                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73281                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6785375655                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6785375655                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6785375655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6785375655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6785375655                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6785375655                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92593.928235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92593.928235                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92593.928235                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92593.928235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92593.928235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92593.928235                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996626                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009840863                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048358.748479                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996626                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11687129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11687129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11687129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11687129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11687129                       # number of overall hits
system.cpu1.icache.overall_hits::total       11687129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2823205                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2823205                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2823205                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2823205                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2823205                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2823205                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11687147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11687147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11687147                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11687147                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11687147                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11687147                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156844.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156844.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156844.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156844.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156844.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156844.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2044490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2044490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2044490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2044490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2044490                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2044490                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157268.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157268.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157268.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157268.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157268.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157268.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50358                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170893107                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50614                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3376.399949                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.202665                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.797335                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910948                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089052                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8215545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8215545                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6882115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6882115                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16776                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16776                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15966                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15966                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15097660                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15097660                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15097660                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15097660                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141873                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141873                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2794                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2794                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144667                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144667                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144667                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14869749638                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14869749638                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    414455797                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    414455797                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15284205435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15284205435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15284205435                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15284205435                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8357418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8357418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6884909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6884909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15242327                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15242327                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15242327                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15242327                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016976                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016976                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009491                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009491                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009491                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009491                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104810.285523                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104810.285523                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 148337.794202                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 148337.794202                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105650.946207                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105650.946207                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105650.946207                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105650.946207                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       319721                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 79930.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23540                       # number of writebacks
system.cpu1.dcache.writebacks::total            23540                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91527                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91527                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2782                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2782                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94309                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94309                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50346                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50346                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50358                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50358                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4369716416                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4369716416                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2088163                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2088163                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4371804579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4371804579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4371804579                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4371804579                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003304                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003304                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003304                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003304                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86793.715807                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86793.715807                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 174013.583333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 174013.583333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86814.499762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86814.499762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86814.499762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86814.499762                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
