Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: amstrad_switch_z80_vga_sd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "amstrad_switch_z80_vga_sd.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "amstrad_switch_z80_vga_sd"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : amstrad_switch_z80_vga_sd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\ipcore_dir\xilinx_syncram_dp.vhd" into library work
Parsing entity <xilinx_syncram_dp>.
Parsing architecture <xilinx_syncram_dp_a> of entity <xilinx_syncram_dp>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\ipcore_dir\PALETTE_RAM2.vhd" into library work
Parsing entity <PALETTE_RAM2>.
Parsing architecture <PALETTE_RAM2_a> of entity <palette_ram2>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" into library work
Parsing entity <T80_Reg>.
Parsing architecture <rtl> of entity <t80_reg>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\T80_Pack.vhd" into library work
Parsing package <T80_Pack>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\T80_MCode.vhd" into library work
Parsing entity <T80_MCode>.
Parsing architecture <rtl> of entity <t80_mcode>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\T80_ALU.vhd" into library work
Parsing entity <T80_ALU>.
Parsing architecture <rtl> of entity <t80_alu>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\VRAM_Amstrad_xilinx.vhd" into library work
Parsing entity <VRAM_Amstrad>.
Parsing architecture <Behavioral> of entity <vram_amstrad>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\T80.vhd" into library work
Parsing entity <T80>.
Parsing architecture <rtl> of entity <t80>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\SELECT8.vhd" into library work
Parsing entity <SELECT8>.
Parsing architecture <Behavioral> of entity <select8>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\KEYBOARD_driver.vhd" into library work
Parsing entity <KEYBOARD_driver>.
Parsing architecture <Behavioral> of entity <keyboard_driver>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\KEYBOARD_controller.vhd" into library work
Parsing entity <KEYBOARD_controller>.
Parsing architecture <Behavioral> of entity <keyboard_controller>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\Keyboard.vhd" into library work
Parsing entity <Keyboard>.
Parsing architecture <rtl> of entity <keyboard>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\and_then.vhd" into library work
Parsing entity <and_then>.
Parsing architecture <Behavioral> of entity <and_then>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" into library work
Parsing entity <YM2149>.
Parsing architecture <RTL> of entity <ym2149>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\VRAM32Ko_Amstrad.vhf" into library work
Parsing entity <VRAM32Ko_Amstrad>.
Parsing architecture <BEHAVIORAL> of entity <vram32ko_amstrad>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\T80se.vhd" into library work
Parsing entity <T80se>.
Parsing architecture <rtl> of entity <t80se>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\simple_GateArrayInterrupt.vhd" into library work
Parsing entity <simple_GateArrayInterrupt>.
Parsing architecture <Behavioral> of entity <simple_gatearrayinterrupt>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\simple_GateArray.vhd" into library work
Parsing entity <simple_GateArray>.
Parsing architecture <Behavioral> of entity <simple_gatearray>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\simple_DSK.vhd" into library work
Parsing entity <simple_DSK>.
Parsing architecture <Behavioral> of entity <simple_dsk>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\SDRAM_SPIMASTER.vhd" into library work
Parsing entity <SDRAM_SPIMASTER>.
Parsing architecture <Behavioral> of entity <sdram_spimaster>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\SDRAM_FAT32_LOADER.vhd" into library work
Parsing entity <SDRAM_FAT32_LOADER>.
Parsing architecture <Behavioral> of entity <sdram_fat32_loader>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\ROMselect.vhd" into library work
Parsing entity <ROMselect>.
Parsing architecture <Behavioral> of entity <romselect>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\RAM_driver.vhd" into library work
Parsing entity <RAM_driver>.
Parsing architecture <Behavioral> of entity <ram_driver>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\pwm.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <PWM_arch> of entity <pwm>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\PPI.vhd" into library work
Parsing entity <I82C55>.
Parsing architecture <RTL> of entity <i82c55>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\please_wait.vhd" into library work
Parsing entity <please_wait>.
Parsing architecture <Behavioral> of entity <please_wait>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\PALETTE_RAM_xilinx.vhd" into library work
Parsing entity <PALETTE_RAM>.
Parsing architecture <Behavioral> of entity <palette_ram>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\NEXUS_RGB.vhd" into library work
Parsing entity <NEXUS_RGB>.
Parsing architecture <Behavioral> of entity <nexus_rgb>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\joykeyb.vhf" into library work
Parsing entity <joykeyb>.
Parsing architecture <BEHAVIORAL> of entity <joykeyb>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\joybuf.vhf" into library work
Parsing entity <joybuf>.
Parsing architecture <BEHAVIORAL> of entity <joybuf>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\aZRaEL_vram2vgaAmstradMiaow.vhd" into library work
Parsing entity <aZRaEL_vram2vgaAmstradMiaow>.
Parsing architecture <Behavioral> of entity <azrael_vram2vgaamstradmiaow>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\AmstradRAMROM.vhd" into library work
Parsing entity <AmstradRAMROM>.
Parsing architecture <Behavioral> of entity <amstradramrom>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\AmstradRAMDSK.vhd" into library work
Parsing entity <AmstradRAMDSK>.
Parsing architecture <Behavioral> of entity <amstradramdsk>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\divideby3.vhf" into library work
Parsing entity <divideby3>.
Parsing architecture <BEHAVIORAL> of entity <divideby3>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\divideby2.vhf" into library work
Parsing entity <CB2CE_HXILINX_divideby2>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_divideby2>.
Parsing entity <divideby2>.
Parsing architecture <BEHAVIORAL> of entity <divideby2>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\data_off.vhd" into library work
Parsing entity <data_off>.
Parsing architecture <Behavioral> of entity <data_off>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\bootloader_sd.vhf" into library work
Parsing entity <bootloader_sd>.
Parsing architecture <BEHAVIORAL> of entity <bootloader_sd>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_video.vhf" into library work
Parsing entity <FD8CE_HXILINX_amstrad_video>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_amstrad_video>.
Parsing entity <VRAM32Ko_Amstrad_MUSER_amstrad_video>.
Parsing architecture <BEHAVIORAL> of entity <vram32ko_amstrad_muser_amstrad_video>.
Parsing entity <amstrad_video>.
Parsing architecture <BEHAVIORAL> of entity <amstrad_video>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_motherboard.vhf" into library work
Parsing entity <CB4CE_HXILINX_amstrad_motherboard>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_amstrad_motherboard>.
Parsing entity <CB2CE_HXILINX_amstrad_motherboard>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_amstrad_motherboard>.
Parsing entity <joybuf_MUSER_amstrad_motherboard>.
Parsing architecture <BEHAVIORAL> of entity <joybuf_muser_amstrad_motherboard>.
Parsing entity <joykeyb_MUSER_amstrad_motherboard>.
Parsing architecture <BEHAVIORAL> of entity <joykeyb_muser_amstrad_motherboard>.
Parsing entity <amstrad_motherboard>.
Parsing architecture <BEHAVIORAL> of entity <amstrad_motherboard>.
Parsing VHDL file "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" into library work
Parsing entity <FD8CE_HXILINX_amstrad_switch_z80_vga_sd>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_amstrad_switch_z80_vga_sd>.
Parsing entity <CB4CE_HXILINX_amstrad_switch_z80_vga_sd>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_amstrad_switch_z80_vga_sd>.
Parsing entity <CB2CE_HXILINX_amstrad_switch_z80_vga_sd>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_amstrad_switch_z80_vga_sd>.
Parsing entity <joybuf_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <joybuf_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <joykeyb_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <joykeyb_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <amstrad_motherboard_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <amstrad_motherboard_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <VRAM32Ko_Amstrad_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <vram32ko_amstrad_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <amstrad_video_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <amstrad_video_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <divideby2_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <divideby2_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <bootloader_sd_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <bootloader_sd_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <divideby3_MUSER_amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <divideby3_muser_amstrad_switch_z80_vga_sd>.
Parsing entity <amstrad_switch_z80_vga_sd>.
Parsing architecture <BEHAVIORAL> of entity <amstrad_switch_z80_vga_sd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <divideby3_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <data_off> (architecture <Behavioral>) from library <work>.

Elaborating entity <bootloader_sd_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <SDRAM_SPIMASTER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SDRAM_FAT32_LOADER> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\fpga\ZXUNO\V4\8bit\CPC\SDRAM_FAT32_LOADER.vhd" Line 327: Assignment to gripsou_address ignored, since the identifier is never used

Elaborating entity <divideby2_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB2CE_HXILINX_amstrad_switch_z80_vga_sd> (architecture <Behavioral>) from library <work>.

Elaborating entity <amstrad_video_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD8CE_HXILINX_amstrad_switch_z80_vga_sd> (architecture <Behavioral>) from library <work>.

Elaborating entity <NEXUS_RGB> (architecture <Behavioral>) from library <work>.

Elaborating entity <VRAM32Ko_Amstrad_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <VRAM_Amstrad> (architecture <Behavioral>) from library <work>.

Elaborating entity <xilinx_syncram_dp> (architecture <xilinx_syncram_dp_a>) from library <work>.

Elaborating entity <and_then> (architecture <Behavioral>) from library <work>.

Elaborating entity <SELECT8> (architecture <Behavioral>) from library <work>.

Elaborating entity <PALETTE_RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <PALETTE_RAM2> (architecture <PALETTE_RAM2_a>) from library <work>.

Elaborating entity <aZRaEL_vram2vgaAmstradMiaow> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <amstrad_motherboard_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <T80se> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_MCode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_ALU> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_Reg> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" Line 78: <ram16x1d> remains a black-box since it has no binding entity.

Elaborating entity <simple_GateArray> (architecture <Behavioral>) from library <work>.

Elaborating entity <simple_GateArrayInterrupt> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <I82C55> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "E:\fpga\ZXUNO\V4\8bit\CPC\PPI.vhd" Line 202. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\fpga\ZXUNO\V4\8bit\CPC\PPI.vhd" Line 240. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\fpga\ZXUNO\V4\8bit\CPC\PPI.vhd" Line 270. Case statement is complete. others clause is never selected

Elaborating entity <AmstradRAMROM> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_driver> (architecture <Behavioral>) from library <work>.

Elaborating entity <simple_DSK> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ROMselect> (architecture <Behavioral>) from library <work>.

Elaborating entity <AmstradRAMDSK> (architecture <Behavioral>) from library <work>.

Elaborating entity <YM2149> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" Line 178. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" Line 282: busctrl_we should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" Line 307: ioa_inreg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" Line 309: ioa_inreg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" Line 461: reg should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" Line 540. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd" Line 600. Case statement is complete. others clause is never selected

Elaborating entity <PWM> (architecture <PWM_arch>) from library <work>.

Elaborating entity <CB4CE_HXILINX_amstrad_switch_z80_vga_sd> (architecture <Behavioral>) from library <work>.

Elaborating entity <joykeyb_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Keyboard> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "E:\fpga\ZXUNO\V4\8bit\CPC\Keyboard.vhd" Line 115. Case statement is complete. others clause is never selected

Elaborating entity <KEYBOARD_driver> (architecture <Behavioral>) from library <work>.

Elaborating entity <KEYBOARD_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <joybuf_MUSER_amstrad_switch_z80_vga_sd> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <please_wait> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Summary:
	no macro.
Unit <amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <divideby3_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Set property "COMPENSATION = SOURCE_SYNCHRONOUS" for instance <XLXI_24>.
    Set property "BANDWIDTH = OPTIMIZED" for instance <XLXI_24>.
    Set property "CLKOUT0_DIVIDE = 24" for instance <XLXI_24>.
    Set property "CLKOUT0_PHASE = 0.0" for instance <XLXI_24>.
    Set property "CLKOUT0_DUTY_CYCLE = 0.5" for instance <XLXI_24>.
    Set property "CLKOUT1_DIVIDE = 1" for instance <XLXI_24>.
    Set property "CLKOUT1_PHASE = 0.0" for instance <XLXI_24>.
    Set property "CLKOUT1_DUTY_CYCLE = 0.5" for instance <XLXI_24>.
    Set property "CLKOUT2_DIVIDE = 1" for instance <XLXI_24>.
    Set property "CLKOUT2_PHASE = 0.0" for instance <XLXI_24>.
    Set property "CLKOUT2_DUTY_CYCLE = 0.5" for instance <XLXI_24>.
    Set property "CLKOUT3_DIVIDE = 1" for instance <XLXI_24>.
    Set property "CLKOUT3_PHASE = 0.0" for instance <XLXI_24>.
    Set property "CLKOUT3_DUTY_CYCLE = 0.5" for instance <XLXI_24>.
    Set property "CLKOUT4_DIVIDE = 1" for instance <XLXI_24>.
    Set property "CLKOUT4_PHASE = 0.0" for instance <XLXI_24>.
    Set property "CLKOUT4_DUTY_CYCLE = 0.5" for instance <XLXI_24>.
    Set property "CLKOUT5_DIVIDE = 1" for instance <XLXI_24>.
    Set property "CLKOUT5_PHASE = 0.0" for instance <XLXI_24>.
    Set property "CLKOUT5_DUTY_CYCLE = 0.5" for instance <XLXI_24>.
    Set property "CLKFBOUT_MULT = 8" for instance <XLXI_24>.
    Set property "CLKFBOUT_PHASE = 0.0" for instance <XLXI_24>.
    Set property "DIVCLK_DIVIDE = 1" for instance <XLXI_24>.
    Set property "REF_JITTER = 0.0" for instance <XLXI_24>.
    Set property "CLKIN_PERIOD = 20.0" for instance <XLXI_24>.
    Set property "RESET_ON_LOSS_OF_LOCK = FALSE" for instance <XLXI_24>.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1777: Output port <CLKOUT1> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1777: Output port <CLKOUT2> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1777: Output port <CLKOUT3> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1777: Output port <CLKOUT4> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1777: Output port <CLKOUT5> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1777: Output port <LOCKED> of the instance <XLXI_24> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <divideby3_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <data_off>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\data_off.vhd".
    Summary:
	no macro.
Unit <data_off> synthesized.

Synthesizing Unit <bootloader_sd_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1538: Output port <leds> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1538: Output port <SS_n> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1538: Output port <spi_Wdone> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1562: Output port <O> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bootloader_sd_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <SDRAM_SPIMASTER>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\SDRAM_SPIMASTER.vhd".
        BLOCK_SIZE = 512
        BLOCK_SQRT = 9
    Found 1-bit register for signal <MOSI>.
    Found 1-bit register for signal <data_block_w>.
    Found 9-bit register for signal <data_block_address>.
    Found 5-bit register for signal <native_send_cmd.step_cmd>.
    Found 3-bit register for signal <native_send_cmd.cursor>.
    Found 1-bit register for signal <ram_Tdone>.
    Found 6-bit register for signal <native_send_cmd.cursor_send>.
    Found 40-bit register for signal <native_send_cmd.buffer_response_mem>.
    Found 6-bit register for signal <native_send_cmd.cursor_response>.
    Found 8-bit register for signal <native_send_cmd.read_token>.
    Found 16-bit register for signal <native_send_cmd.crc16_value>.
    Found 8-bit register for signal <native_send_cmd.current_byte>.
    Found 8-bit register for signal <data_block_in>.
    Found 10-bit register for signal <native_send_cmd.cursor_data_block>.
    Found 16-bit register for signal <native_send_cmd.buffer_crc16_mem>.
    Found 4-bit register for signal <native_send_cmd.cursor_crc16>.
    Found 1-bit register for signal <check_crc16>.
    Found 1-bit register for signal <spi_init_done>.
    Found 1-bit register for signal <ram_T>.
    Found 10-bit register for signal <length_data_block>.
    Found 10-bit register for signal <length_data_block_write>.
    Found 5-bit register for signal <sangoku.init_step>.
    Found 6-bit register for signal <length_send>.
    Found 48-bit register for signal <buffer_send>.
    Found 6-bit register for signal <length_response>.
    Found 1-bit register for signal <sangoku.ccs>.
    Found 1-bit register for signal <sangoku.init_done>.
    Found 1-bit register for signal <sangoku.overrun>.
    Found 1-bit register for signal <sangoku.spi_Wmem>.
    Found 2-bit register for signal <sangoku.write_step>.
    Found 3-bit register for signal <sangoku.read_step>.
    Found 1-bit register for signal <sangoku.spi_Rmem>.
    Found 32-bit register for signal <sangoku.wanted_address>.
    Found 23-bit register for signal <sangoku.address_loaded>.
    Found 1-bit register for signal <sangoku.address_loaded_safe>.
    Found 5-bit register for signal <leds>.
    Found finite state machine <FSM_0> for signal <sangoku.init_step>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 58                                             |
    | Inputs             | 8                                              |
    | Outputs            | 39                                             |
    | Clock              | SCLK (falling_edge)                            |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_11_o_GND_11_o_sub_13_OUT> created at line 219.
    Found 7-bit subtractor for signal <GND_11_o_GND_11_o_sub_21_OUT> created at line 233.
    Found 6-bit adder for signal <native_send_cmd.cursor_send[5]_GND_11_o_add_14_OUT> created at line 223.
    Found 6-bit adder for signal <native_send_cmd.cursor_response[5]_GND_11_o_add_29_OUT> created at line 246.
    Found 10-bit adder for signal <native_send_cmd.cursor_data_block[9]_GND_11_o_add_104_OUT> created at line 429.
    Found 4-bit adder for signal <native_send_cmd.cursor_crc16[3]_GND_11_o_add_116_OUT> created at line 442.
    Found 3-bit adder for signal <native_send_cmd.cursor[2]_GND_11_o_add_130_OUT> created at line 465.
    Found 6-bit subtractor for signal <GND_11_o_GND_11_o_sub_11_OUT<5:0>> created at line 218.
    Found 6-bit subtractor for signal <GND_11_o_GND_11_o_sub_19_OUT<5:0>> created at line 231.
    Found 3-bit subtractor for signal <GND_11_o_GND_11_o_sub_94_OUT<2:0>> created at line 406.
    Found 4-bit subtractor for signal <GND_11_o_GND_11_o_sub_114_OUT<3:0>> created at line 436.
    Found 1-bit 48-to-1 multiplexer for signal <GND_11_o_X_11_o_Mux_11_o> created at line 218.
    Found 1-bit 8-to-1 multiplexer for signal <GND_11_o_native_send_cmd.current_byte[7]_Mux_94_o> created at line 406.
    Found 1-bit 16-to-1 multiplexer for signal <GND_11_o_native_send_cmd.crc16_value[15]_Mux_114_o> created at line 436.
    Found 2-bit 4-to-1 multiplexer for signal <sangoku.write_step[1]_sangoku.write_step[1]_wide_mux_312_OUT> created at line 871.
    Found 7-bit comparator equal for signal <GND_11_o_GND_11_o_equal_14_o> created at line 219
    Found 6-bit comparator greater for signal <GND_11_o_native_send_cmd.cursor_response[5]_LessThan_18_o> created at line 226
    Found 7-bit comparator equal for signal <GND_11_o_GND_11_o_equal_22_o> created at line 233
    Found 16-bit comparator equal for signal <native_send_cmd.buffer_crc16_mem[15]_native_send_cmd.crc16_value[15]_equal_76_o> created at line 348
    Found 10-bit comparator greater for signal <native_send_cmd.cursor_data_block[9]_PWR_11_o_LessThan_98_o> created at line 411
    Found 10-bit comparator equal for signal <GND_11_o_native_send_cmd.cursor_data_block[9]_equal_101_o> created at line 418
    Found 23-bit comparator equal for signal <sangoku.address_loaded[22]_address[31]_equal_280_o> created at line 807
    WARNING:Xst:2404 -  FFs/Latches <leds<7:5>> (without init value) have a constant value of 0 in block <SDRAM_SPIMASTER>.
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 296 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 226 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_SPIMASTER> synthesized.

Synthesizing Unit <SDRAM_FAT32_LOADER>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\SDRAM_FAT32_LOADER.vhd".
        ROM_COUNT = 4
        DSK_OFF = '0'
        BLOCK_SIZE = 4096
        FAT32_SECTOR0_OFFSET = "00000000010000000000000000000000"
    Set property "KEEP = TRUE" for signal <file_select>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sector_order>, simulation mismatch.
    Found 9x4-bit single-port RAM <Mram_sector_order> for signal <sector_order>.
    Register <gripsou_write> equivalent to <transmit_ram_W> has been removed
    Found 16-bit register for signal <data_reader2>.
    Found 32-bit register for signal <data_reader4>.
    Found 1-bit register for signal <data_done>.
    Found 3-bit register for signal <spi_to_loader.data_step>.
    Found 1-bit register for signal <data_spi_do>.
    Found 32-bit register for signal <data_spi_A>.
    Found 8-bit register for signal <spi_to_loader.data_reader1_mem>.
    Found 16-bit register for signal <spi_to_loader.data_reader2_mem>.
    Found 32-bit register for signal <spi_to_loader.data_reader4_mem>.
    Found 1-bit register for signal <compare_spi_do>.
    Found 1-bit register for signal <compare_done>.
    Found 2-bit register for signal <comparator.compare_step>.
    Found 32-bit register for signal <compare_spi_A>.
    Found 4-bit register for signal <comparator.cursor>.
    Found 1-bit register for signal <compare_result>.
    Found 1-bit register for signal <transmit_done>.
    Found 13-bit register for signal <transmiter.cursor>.
    Found 3-bit register for signal <transmiter.transmit_step>.
    Found 1-bit register for signal <transmit_spi_do>.
    Found 1-bit register for signal <transmit_ram_W>.
    Found 32-bit register for signal <transmit_spi_A>.
    Found 23-bit register for signal <transmit_ram_A>.
    Found 8-bit register for signal <transmit_ram_D>.
    Found 8-bit register for signal <gripsou_data[7]_dff_294_OUT>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_241>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_242>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_243>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_244>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_245>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_246>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_247>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_248>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_249>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_250>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_251>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_252>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_253>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_254>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_255>.
    Found 1-bit register for signal <transmiter.transmit_step[2]_CLK_DFF_256>.
    Found 8-bit register for signal <leds>.
    Found 1-bit register for signal <data_do>.
    Found 1-bit register for signal <compare_do>.
    Found 1-bit register for signal <transmit_do>.
    Found 3-bit register for signal <data_length>.
    Found 32-bit register for signal <data_addr>.
    Found 2-bit register for signal <switch_br_compare_transmit>.
    Found 5-bit register for signal <tortue_geniale.step_var>.
    Found 32-bit register for signal <tortue_geniale.BPB_FATSz32>.
    Found 8-bit register for signal <tortue_geniale.BPB_SecPerClus>.
    Found 32-bit register for signal <tortue_geniale.BPB_RootClus>.
    Found 16-bit register for signal <tortue_geniale.BPB_RsvdSecCnt>.
    Found 8-bit register for signal <tortue_geniale.BPB_NumFATs>.
    Found 16-bit register for signal <tortue_geniale.BPB_BytsPerSec>.
    Found 32-bit register for signal <tortue_geniale.FirstDataSector>.
    Found 32-bit register for signal <tortue_geniale.folder_cluster_pointer>.
    Found 32-bit register for signal <tortue_geniale.folder_sector_pointer>.
    Found 32-bit register for signal <tortue_geniale.folder_DirStruct_number>.
    Found 3-bit register for signal <tortue_geniale.rom_number>.
    Found 1-bit register for signal <tortue_geniale.load_done>.
    Found 2-bit register for signal <switch_transmit_gripsou>.
    Found 32-bit register for signal <compare_address>.
    Found 96-bit register for signal <compare_to12>.
    Found 4-bit register for signal <compare_length>.
    Found 32-bit register for signal <tortue_geniale.file_address>.
    Found 5-bit register for signal <tortue_geniale.files_loaded>.
    Found 32-bit register for signal <tortue_geniale.file_size>.
    Found 16-bit register for signal <tortue_geniale.file_cluster_pointer_H>.
    Found 32-bit register for signal <tortue_geniale.file_cluster_pointer>.
    Found 32-bit register for signal <tortue_geniale.file_sector_pointer>.
    Found 32-bit register for signal <transmit_address_from>.
    Found 32-bit register for signal <transmit_address_to>.
    Found 13-bit register for signal <transmit_length>.
    Found 8-bit register for signal <tortue_geniale.dsk_number>.
    Found 8-bit register for signal <gripsou_ram_D>.
    Found 1-bit register for signal <gripsou_ram_W>.
    Found 1-bit register for signal <gripsou.extended>.
    Found 32-bit register for signal <gripsou.input_A>.
    Found 5-bit register for signal <gripsou.gripsou_step>.
    Found 1-bit register for signal <gripsou.winape>.
    Found 6-bit register for signal <gripsou.nb_tracks>.
    Found 16-bit register for signal <gripsou.track_size>.
    Found 6-bit register for signal <gripsou.no_track>.
    Found 32-bit register for signal <gripsou.winape_offs>.
    Found 4-bit register for signal <gripsou.nb_sects>.
    Found 4-bit register for signal <gripsou.no_sect>.
    Found 2-bit register for signal <gripsou.no_side>.
    Found 1-bit register for signal <is_ucpm>.
    Found 16-bit register for signal <gripsou.sectSize>.
    Found 23-bit register for signal <gripsou_ram_A>.
    Found 1-bit register for signal <gripsou_write_CLK_DFF_394>.
    Found 8-bit register for signal <data_reader1>.
    Found finite state machine <FSM_2> for signal <gripsou.gripsou_step>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 86                                             |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <tortue_geniale.step_var>.
    -----------------------------------------------------------------------
    | States             | 32                                             |
    | Transitions        | 300                                            |
    | Inputs             | 19                                             |
    | Outputs            | 21                                             |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_13_o_GND_13_o_sub_87_OUT> created at line 303.
    Found 32-bit adder for signal <data_addr[31]_GND_13_o_add_25_OUT> created at line 200.
    Found 32-bit adder for signal <data_addr[31]_GND_13_o_add_40_OUT> created at line 216.
    Found 32-bit adder for signal <data_addr[31]_GND_13_o_add_53_OUT> created at line 229.
    Found 32-bit adder for signal <compare_address[31]_GND_13_o_add_84_OUT> created at line 276.
    Found 4-bit adder for signal <comparator.cursor[3]_GND_13_o_add_102_OUT> created at line 307.
    Found 32-bit adder for signal <compare_address[31]_GND_13_o_add_104_OUT> created at line 313.
    Found 32-bit adder for signal <transmit_address_from[31]_GND_13_o_add_254_OUT> created at line 350.
    Found 23-bit adder for signal <transmit_address_to[22]_GND_13_o_add_255_OUT> created at line 352.
    Found 13-bit adder for signal <transmiter.cursor[12]_GND_13_o_add_262_OUT> created at line 377.
    Found 32-bit adder for signal <tortue_geniale.FirstDataSector[31]_tortue_geniale.FirstDataSector[31]_mux_601_OUT<31:0>> created at line 640.
    Found 32-bit adder for signal <GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT> created at line 481.
    Found 32-bit adder for signal <GND_13_o_GND_13_o_add_367_OUT> created at line 481.
    Found 32-bit adder for signal <tortue_geniale.folder_DirStruct_number[31]_GND_13_o_add_377_OUT> created at line 704.
    Found 32-bit adder for signal <n1468> created at line 487.
    Found 32-bit adder for signal <tortue_geniale.BPB_RsvdSecCnt[15]_GND_13_o_add_391_OUT> created at line 487.
    Found 3-bit adder for signal <tortue_geniale.rom_number[2]_GND_13_o_add_401_OUT> created at line 756.
    Found 32-bit adder for signal <GND_13_o_GND_13_o_add_427_OUT> created at line 781.
    Found 32-bit adder for signal <GND_13_o_GND_13_o_add_463_OUT> created at line 811.
    Found 32-bit adder for signal <GND_13_o_GND_13_o_add_466_OUT> created at line 816.
    Found 32-bit adder for signal <GND_13_o_tortue_geniale.FirstDataSector[31]_add_469_OUT> created at line 481.
    Found 32-bit adder for signal <GND_13_o_GND_13_o_add_471_OUT> created at line 481.
    Found 32-bit adder for signal <n1486> created at line 487.
    Found 32-bit adder for signal <tortue_geniale.BPB_RsvdSecCnt[15]_GND_13_o_add_493_OUT> created at line 487.
    Found 32-bit adder for signal <tortue_geniale.file_address[31]_GND_13_o_add_500_OUT> created at line 872.
    Found 33-bit adder for signal <n1145> created at line 883.
    Found 32-bit adder for signal <GND_13_o_GND_13_o_add_512_OUT> created at line 883.
    Found 8-bit adder for signal <tortue_geniale.dsk_number[7]_GND_13_o_add_513_OUT> created at line 886.
    Found 32-bit adder for signal <n1503> created at line 1144.
    Found 4-bit adder for signal <gripsou.no_sect[3]_GND_13_o_add_711_OUT> created at line 1145.
    Found 32-bit adder for signal <gripsou.winape_offs[31]_gripsou.input_A[31]_add_726_OUT> created at line 1180.
    Found 6-bit adder for signal <gripsou.no_track[5]_GND_13_o_add_728_OUT> created at line 1183.
    Found 32-bit adder for signal <gripsou.winape_offs[31]_GND_13_o_add_746_OUT> created at line 1206.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_88_OUT<7:0>> created at line 303.
    Found 32-bit subtractor for signal <GND_13_o_GND_13_o_sub_364_OUT<31:0>> created at line 481.
    Found 32-bit subtractor for signal <GND_13_o_GND_13_o_sub_468_OUT<31:0>> created at line 481.
    Found 32-bit subtractor for signal <GND_13_o_GND_13_o_sub_485_OUT<31:0>> created at line 840.
    Found 27-bit subtractor for signal <tortue_geniale.folder_DirStruct_number[31]_GND_13_o_sub_511_OUT<26:0>> created at line 883.
    Found 4-bit subtractor for signal <GND_13_o_GND_13_o_sub_703_OUT<3:0>> created at line 1112.
    Found 8x32-bit multiplier for signal <n1068> created at line 640.
    Found 32x9-bit multiplier for signal <n1072> created at line 481.
    Found 32x17-bit multiplier for signal <n1074> created at line 481.
    Found 8x11-bit multiplier for signal <tortue_geniale.BPB_SecPerClus[7]_tortue_geniale.BPB_BytsPerSec[15]_MuLt_378_OUT> created at line 705.
    Found 32x9-bit multiplier for signal <n1127> created at line 481.
    Found 32x17-bit multiplier for signal <n1129> created at line 481.
    Found 8x16-bit multiplier for signal <tortue_geniale.BPB_SecPerClus[7]_tortue_geniale.BPB_BytsPerSec[15]_MuLt_480_OUT> created at line 838.
    Found 16x16-bit multiplier for signal <n1465> created at line 487.
    Found 8x1-bit Read Only RAM for signal <transmiter.transmit_step[2]_PWR_23_o_Mux_299_o>
    Found 4x128-bit Read Only RAM for signal <_n3357>
    Found 3-bit 7-to-1 multiplexer for signal <spi_to_loader.data_step[2]_X_12_o_wide_mux_63_OUT> created at line 173.
    Found 32-bit 3-to-1 multiplexer for signal <comparator.compare_step[1]_compare_address[31]_wide_mux_238_OUT> created at line 278.
    Found 1-bit 5-to-1 multiplexer for signal <tortue_geniale.rom_number[2]_X_12_o_Mux_402_o> created at line 756.
    Found 23-bit 4-to-1 multiplexer for signal <ram_A> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <ram_W> created at line 22.
    Found 32-bit 4-to-1 multiplexer for signal <spi_A> created at line 23.
    Found 1-bit 4-to-1 multiplexer for signal <spi_do> created at line 25.
    Found 1-bit tristate buffer for signal <ram_D<7>> created at line 126
    Found 1-bit tristate buffer for signal <ram_D<6>> created at line 126
    Found 1-bit tristate buffer for signal <ram_D<5>> created at line 126
    Found 1-bit tristate buffer for signal <ram_D<4>> created at line 126
    Found 1-bit tristate buffer for signal <ram_D<3>> created at line 126
    Found 1-bit tristate buffer for signal <ram_D<2>> created at line 126
    Found 1-bit tristate buffer for signal <ram_D<1>> created at line 126
    Found 1-bit tristate buffer for signal <ram_D<0>> created at line 126
    Found 1-bit tristate buffer for signal <transmit_ram_D<7>> created at line 327
    Found 1-bit tristate buffer for signal <transmit_ram_D<6>> created at line 327
    Found 1-bit tristate buffer for signal <transmit_ram_D<5>> created at line 327
    Found 1-bit tristate buffer for signal <transmit_ram_D<4>> created at line 327
    Found 1-bit tristate buffer for signal <transmit_ram_D<3>> created at line 327
    Found 1-bit tristate buffer for signal <transmit_ram_D<2>> created at line 327
    Found 1-bit tristate buffer for signal <transmit_ram_D<1>> created at line 327
    Found 1-bit tristate buffer for signal <transmit_ram_D<0>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<7>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<6>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<5>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<4>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<3>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<2>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<1>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_data<0>> created at line 327
    Found 1-bit tristate buffer for signal <gripsou_ram_D<7>> created at line 939
    Found 1-bit tristate buffer for signal <gripsou_ram_D<6>> created at line 939
    Found 1-bit tristate buffer for signal <gripsou_ram_D<5>> created at line 939
    Found 1-bit tristate buffer for signal <gripsou_ram_D<4>> created at line 939
    Found 1-bit tristate buffer for signal <gripsou_ram_D<3>> created at line 939
    Found 1-bit tristate buffer for signal <gripsou_ram_D<2>> created at line 939
    Found 1-bit tristate buffer for signal <gripsou_ram_D<1>> created at line 939
    Found 1-bit tristate buffer for signal <gripsou_ram_D<0>> created at line 939
    Found 8-bit comparator not equal for signal <n0193> created at line 303
    Found 4-bit comparator greater for signal <compare_length[3]_INV_123_o> created at line 308
    Found 8-bit comparator not equal for signal <n0208> created at line 303
    Found 8-bit comparator not equal for signal <n0215> created at line 303
    Found 8-bit comparator not equal for signal <n0222> created at line 303
    Found 8-bit comparator not equal for signal <n0229> created at line 303
    Found 8-bit comparator not equal for signal <n0236> created at line 303
    Found 8-bit comparator not equal for signal <n0243> created at line 303
    Found 8-bit comparator not equal for signal <n0250> created at line 303
    Found 8-bit comparator not equal for signal <n0257> created at line 303
    Found 8-bit comparator not equal for signal <n0264> created at line 303
    Found 8-bit comparator not equal for signal <n0271> created at line 303
    Found 8-bit comparator not equal for signal <n0278> created at line 303
    Found 13-bit comparator lessequal for signal <n0372> created at line 378
    Found 32-bit comparator equal for signal <GND_13_o_tortue_geniale.folder_DirStruct_number[31]_equal_380_o> created at line 705
    Found 32-bit comparator lessequal for signal <n0502> created at line 500
    Found 32-bit comparator lessequal for signal <n0504> created at line 500
    Found 32-bit comparator lessequal for signal <n0509> created at line 506
    Found 32-bit comparator greater for signal <n0511> created at line 506
    Found 32-bit comparator lessequal for signal <n0581> created at line 500
    Found 32-bit comparator lessequal for signal <n0583> created at line 500
    Found 32-bit comparator lessequal for signal <n0588> created at line 506
    Found 32-bit comparator greater for signal <n0590> created at line 506
    Found 32-bit comparator greater for signal <GND_13_o_tortue_geniale.file_size[31]_LessThan_482_o> created at line 838
    Found 8-bit comparator greater for signal <n0612> created at line 881
    Found 32-bit comparator greater for signal <GND_13_o_gripsou.input_A[31]_LessThan_659_o> created at line 989
    Found 32-bit comparator greater for signal <GND_13_o_gripsou.input_A[31]_LessThan_664_o> created at line 1004
    Found 32-bit comparator greater for signal <GND_13_o_gripsou.input_A[31]_LessThan_673_o> created at line 1037
    Found 6-bit comparator greater for signal <n0795> created at line 1049
    Found 32-bit comparator greater for signal <GND_13_o_gripsou.input_A[31]_LessThan_689_o> created at line 1066
    Found 32-bit comparator greater for signal <GND_13_o_gripsou.input_A[31]_LessThan_692_o> created at line 1073
    Found 32-bit comparator greater for signal <GND_13_o_gripsou.input_A[31]_LessThan_696_o> created at line 1086
    Found 8-bit comparator equal for signal <n0808> created at line 1095
    Found 8-bit comparator greater for signal <PWR_19_o_INV_316_o> created at line 1119
    Found 4-bit comparator greater for signal <n0818> created at line 1146
    Found 32-bit comparator greater for signal <GND_13_o_gripsou.input_A[31]_LessThan_716_o> created at line 1156
    Found 32-bit comparator greater for signal <n0828> created at line 1178
    Found 4-bit comparator equal for signal <gripsou.nb_sects[3]_gripsou.no_sect[3]_equal_728_o> created at line 1182
    Found 6-bit comparator equal for signal <gripsou.nb_tracks[5]_gripsou.no_track[5]_equal_730_o> created at line 1185
    Found 32-bit comparator equal for signal <gripsou.winape_offs[31]_GND_13_o_equal_731_o> created at line 1192
    Found 32-bit comparator equal for signal <gripsou.winape_offs[31]_GND_13_o_equal_748_o> created at line 1208
    Summary:
	inferred   3 RAM(s).
	inferred   8 Multiplier(s).
	inferred  37 Adder/Subtractor(s).
	inferred 1110 D-type flip-flop(s).
	inferred  41 Comparator(s).
	inferred 310 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <SDRAM_FAT32_LOADER> synthesized.

Synthesizing Unit <divideby2_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Set property "HU_SET = XLXI_24_9" for instance <XLXI_24>.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1401: Output port <CEO> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1401: Output port <Q1> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 1401: Output port <TC> of the instance <XLXI_24> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <divideby2_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <CB2CE_HXILINX_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_69_o_add_0_OUT> created at line 141.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <amstrad_video_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Set property "HU_SET = XLXI_321_8" for instance <XLXI_321>.
    Set property "HU_SET = XLXI_324_7" for instance <XLXI_324>.
    Summary:
	no macro.
Unit <amstrad_video_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <FD8CE_HXILINX_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <NEXUS_RGB>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\NEXUS_RGB.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <NEXUS_RGB> synthesized.

Synthesizing Unit <VRAM32Ko_Amstrad_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Summary:
	no macro.
Unit <VRAM32Ko_Amstrad_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <VRAM_Amstrad>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\VRAM_Amstrad_xilinx.vhd".
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\VRAM_Amstrad_xilinx.vhd" line 21: Output port <douta> of the instance <u0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <VRAM_Amstrad> synthesized.

Synthesizing Unit <and_then>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\and_then.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <and_then> synthesized.

Synthesizing Unit <SELECT8>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\SELECT8.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SELECT8> synthesized.

Synthesizing Unit <PALETTE_RAM>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\PALETTE_RAM_xilinx.vhd".
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\PALETTE_RAM_xilinx.vhd" line 21: Output port <doutb> of the instance <u1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PALETTE_RAM> synthesized.

Synthesizing Unit <aZRaEL_vram2vgaAmstradMiaow>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\aZRaEL_vram2vgaAmstradMiaow.vhd".
        HardHZoom = 1
        MODE_MAX = 2
        NB_PIXEL_PER_OCTET_MAX = 8
        NB_PIXEL_PER_OCTET_MIN = 2
        CHAR_WIDTH = 16
        HDsp = 640
        HSS = 656
        HSE = 752
        HTot = 800
        VDsp = 480
        VSS = 490
        VSE = 492
        VTot = 525
        nvsync = '1'
        nhsync = '1'
        SQRT_VRAM_SIZE = 16
        HZoom = 1
        VZoom = 2
        VRAM_HDsp = 800
        VRAM_VDsp = 300
WARNING:Xst:647 - Input <PALETTE_D<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <GREEN_FF>.
    Found 2-bit register for signal <BLUE>.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 2-bit register for signal <MODE_select>.
    Found 13-bit register for signal <PALETTE_A>.
    Found 13-bit register for signal <aZRaEL_vram2vgaAmstrad_process.palette_A_mem>.
    Found 2-bit register for signal <aZRaEL_vram2vgaAmstrad_process.palette_action>.
    Found 4-bit register for signal <aZRaEL_vram2vgaAmstrad_process.palette_color>.
    Found 15-bit register for signal <ADDRESS>.
    Found 2-bit register for signal <aZRaEL_vram2vgaAmstrad_process.etat_rgb>.
    Found 3-bit register for signal <aZRaEL_vram2vgaAmstrad_process.cursor_pixel>.
    Found 1-bit register for signal <aZRaEL_vram2vgaAmstrad_process.etat_hsync>.
    Found 1-bit register for signal <aZRaEL_vram2vgaAmstrad_process.etat_vsync>.
    Found 10-bit register for signal <aZRaEL_vram2vgaAmstrad_process.horizontal_counter>.
    Found 10-bit register for signal <aZRaEL_vram2vgaAmstrad_process.vertical_counter>.
    Found 10-bit register for signal <aZRaEL_vram2vgaAmstrad_process.palette_horizontal_counter>.
    Found 10-bit register for signal <aZRaEL_vram2vgaAmstrad_process.palette_vertical_counter>.
    Found 2-bit register for signal <RED>.
    Found 5-bit subtractor for signal <GND_80_o_GND_80_o_sub_14_OUT> created at line 242.
    Found 6-bit subtractor for signal <n0179> created at line 242.
    Found 7-bit adder for signal <n0175> created at line 242.
    Found 6-bit adder for signal <n0177> created at line 242.
    Found 6-bit adder for signal <n0178> created at line 242.
    Found 13-bit adder for signal <aZRaEL_vram2vgaAmstrad_process.palette_A_mem[12]_GND_80_o_add_73_OUT> created at line 304.
    Found 11-bit adder for signal <n0267> created at line 319.
    Found 11-bit adder for signal <GND_80_o_GND_80_o_sub_100_OUT<10:0>> created at line 320.
    Found 14-bit adder for signal <GND_80_o_GND_80_o_add_113_OUT> created at line 337.
    Found 10-bit adder for signal <aZRaEL_vram2vgaAmstrad_process.horizontal_counter[9]_GND_80_o_add_124_OUT> created at line 356.
    Found 10-bit adder for signal <aZRaEL_vram2vgaAmstrad_process.vertical_counter[9]_GND_80_o_add_128_OUT> created at line 361.
    Found 10-bit adder for signal <aZRaEL_vram2vgaAmstrad_process.palette_horizontal_counter[9]_GND_80_o_add_132_OUT> created at line 367.
    Found 10-bit adder for signal <aZRaEL_vram2vgaAmstrad_process.palette_vertical_counter[9]_GND_80_o_add_136_OUT> created at line 372.
    Found 4-bit subtractor for signal <GND_80_o_GND_80_o_sub_75_OUT<3:0>> created at line 306.
    Found 12-bit adder for signal <n0223> created at line 330.
    Found 2x4-bit multiplier for signal <PWR_101_o_GND_80_o_MuLt_12_OUT> created at line 242.
    Found 8x6-bit multiplier for signal <n0297> created at line 336.
    Found 16x6-bit dual-port RAM <Mram_pen> for signal <pen>.
    Found 32x6-bit Read Only RAM for signal <PALETTE_D[4]_GND_80_o_wide_mux_66_OUT>
    Found 4x4-bit Read Only RAM for signal <GND_80_o_GND_80_o_mux_7_OUT>
    Found 1-bit 8-to-1 multiplexer for signal <GND_80_o_DATA[7]_Mux_16_o> created at line 242.
    Found 1-bit 8-to-1 multiplexer for signal <GND_80_o_DATA[7]_Mux_24_o> created at line 242.
    Found 1-bit 8-to-1 multiplexer for signal <GND_80_o_DATA[7]_Mux_31_o> created at line 242.
    Found 1-bit 8-to-1 multiplexer for signal <GND_80_o_DATA[7]_Mux_38_o> created at line 242.
    Found 2-bit 4-to-1 multiplexer for signal <GND_80_o_BUS_0005_mux_53_OUT> created at line 245.
    Found 2-bit 4-to-1 multiplexer for signal <PWR_101_o_BUS_0013_mux_56_OUT> created at line 245.
    Found 2-bit 4-to-1 multiplexer for signal <GND_80_o_BUS_0021_mux_59_OUT> created at line 245.
    Found 10-bit comparator greater for signal <aZRaEL_vram2vgaAmstrad_process.palette_horizontal_counter[9]_GND_80_o_LessThan_71_o> created at line 296
    Found 10-bit comparator greater for signal <aZRaEL_vram2vgaAmstrad_process.palette_horizontal_counter[9]_GND_80_o_LessThan_73_o> created at line 301
    Found 10-bit comparator greater for signal <aZRaEL_vram2vgaAmstrad_process.horizontal_counter[9]_PWR_101_o_LessThan_88_o> created at line 314
    Found 10-bit comparator greater for signal <aZRaEL_vram2vgaAmstrad_process.vertical_counter[9]_GND_80_o_LessThan_89_o> created at line 314
    Found 11-bit comparator lessequal for signal <n0075> created at line 315
    Found 11-bit comparator lessequal for signal <n0077> created at line 315
    Found 10-bit comparator lessequal for signal <n0102> created at line 345
    Found 10-bit comparator greater for signal <aZRaEL_vram2vgaAmstrad_process.horizontal_counter[9]_PWR_101_o_LessThan_122_o> created at line 345
    Found 10-bit comparator lessequal for signal <n0106> created at line 350
    Found 10-bit comparator greater for signal <aZRaEL_vram2vgaAmstrad_process.vertical_counter[9]_GND_80_o_LessThan_124_o> created at line 350
    Found 10-bit comparator lessequal for signal <n0111> created at line 357
    Found 10-bit comparator lessequal for signal <n0116> created at line 362
    Found 10-bit comparator lessequal for signal <n0121> created at line 368
    Found 10-bit comparator greater for signal <n0126> created at line 373
    Summary:
	inferred   5 RAM(s).
	inferred   2 Multiplier(s).
	inferred  15 Adder/Subtractor(s).
	inferred 104 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <aZRaEL_vram2vgaAmstradMiaow> synthesized.

Synthesizing Unit <amstrad_motherboard_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Set property "HU_SET = XLXI_221_5" for instance <XLXI_221>.
    Set property "HU_SET = XLXI_399_6" for instance <XLXI_399>.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 699: Output port <RFSH_n> of the instance <AmstradT80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 699: Output port <HALT_n> of the instance <AmstradT80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 699: Output port <BUSAK_n> of the instance <AmstradT80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 758: Output port <O_PA_OE_L> of the instance <PPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 758: Output port <O_PB> of the instance <PPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 758: Output port <O_PB_OE_L> of the instance <PPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 758: Output port <O_PC_OE_L> of the instance <PPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 841: Output port <CEO> of the instance <XLXI_221> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 841: Output port <TC> of the instance <XLXI_221> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 943: Output port <O_DA_OE_L> of the instance <XLXI_349> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 985: Output port <CEO> of the instance <XLXI_399> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 985: Output port <Q0> of the instance <XLXI_399> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 985: Output port <Q2> of the instance <XLXI_399> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 985: Output port <Q3> of the instance <XLXI_399> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf" line 985: Output port <TC> of the instance <XLXI_399> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <amstrad_motherboard_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <T80se>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\T80se.vhd".
        Mode = 0
        T2Write = 0
        IOWait = 1
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80se.vhd" line 107: Output port <IntE> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80se.vhd" line 107: Output port <Stop> of the instance <u0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WR_n>.
    Found 1-bit register for signal <IORQ_n>.
    Found 1-bit register for signal <MREQ_n>.
    Found 1-bit register for signal <RD_n>.
    Found 8-bit register for signal <DI_Reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <T80se> synthesized.

Synthesizing Unit <T80>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\T80.vhd".
        Mode = 0
        IOWait = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
        USE_FALLING_EDGE_INTN = false
    Found 1-bit register for signal <RFSH_n>.
    Found 1-bit register for signal <M1_n>.
    Found 1-bit register for signal <Alternate>.
    Found 1-bit register for signal <Arith16_r>.
    Found 1-bit register for signal <BTR_r>.
    Found 1-bit register for signal <Z16_r>.
    Found 1-bit register for signal <Save_ALU_r>.
    Found 1-bit register for signal <PreserveC_r>.
    Found 1-bit register for signal <XY_Ind>.
    Found 1-bit register for signal <BusReq_s>.
    Found 1-bit register for signal <INT_s>.
    Found 1-bit register for signal <NMI_s>.
    Found 1-bit register for signal <OldNMI_n>.
    Found 1-bit register for signal <Halt_FF>.
    Found 1-bit register for signal <BusAck>.
    Found 1-bit register for signal <NMICycle>.
    Found 1-bit register for signal <IntCycle>.
    Found 1-bit register for signal <IntE_FF1>.
    Found 1-bit register for signal <IntE_FF2>.
    Found 1-bit register for signal <No_BTR>.
    Found 1-bit register for signal <Auto_Wait_t1>.
    Found 1-bit register for signal <Auto_Wait_t2>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <F>.
    Found 8-bit register for signal <Ap>.
    Found 8-bit register for signal <Fp>.
    Found 8-bit register for signal <ACC>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <TmpAddr>.
    Found 16-bit register for signal <PC>.
    Found 8-bit register for signal <IR>.
    Found 8-bit register for signal <DO>.
    Found 8-bit register for signal <I>.
    Found 8-bit register for signal <R>.
    Found 2-bit register for signal <ISet>.
    Found 2-bit register for signal <XY_State>.
    Found 2-bit register for signal <IStatus>.
    Found 3-bit register for signal <MCycles>.
    Found 3-bit register for signal <TState>.
    Found 3-bit register for signal <Pre_XY_F_M>.
    Found 5-bit register for signal <Read_To_Reg_r>.
    Found 4-bit register for signal <ALU_Op_r>.
    Found 3-bit register for signal <MCycle>.
    Found 3-bit register for signal <RegAddrA_r>.
    Found 3-bit register for signal <RegAddrB_r>.
    Found 3-bit register for signal <RegAddrC>.
    Found 1-bit register for signal <IncDecZ>.
    Found 16-bit register for signal <RegBusA_r>.
    Found 8-bit register for signal <BusB>.
    Found 8-bit register for signal <BusA>.
    Found 1-bit register for signal <thats_rock>.
    Found 7-bit adder for signal <R[6]_GND_86_o_add_15_OUT> created at line 1241.
    Found 16-bit adder for signal <TmpAddr[15]_GND_86_o_add_46_OUT> created at line 1241.
    Found 16-bit adder for signal <PC[15]_DI_Reg[7]_add_69_OUT> created at line 555.
    Found 16-bit adder for signal <PC[15]_GND_86_o_add_70_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusC[15]_DI_Reg[7]_add_81_OUT> created at line 568.
    Found 16-bit adder for signal <SP[15]_GND_86_o_add_88_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusA[15]_GND_86_o_add_214_OUT> created at line 1253.
    Found 3-bit adder for signal <Pre_XY_F_M[2]_GND_86_o_add_265_OUT> created at line 1241.
    Found 3-bit adder for signal <MCycle[2]_GND_86_o_add_272_OUT> created at line 1241.
    Found 3-bit adder for signal <TState[2]_GND_86_o_add_281_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_86_o_GND_86_o_sub_74_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_86_o_GND_86_o_sub_88_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <RegBusA[15]_GND_86_o_sub_216_OUT<15:0>> created at line 1320.
    Found 16-bit 7-to-1 multiplexer for signal <Set_Addr_To[2]_PC[15]_wide_mux_48_OUT> created at line 475.
    Found 8-bit 3-to-1 multiplexer for signal <Special_LD[1]_ACC[7]_wide_mux_110_OUT> created at line 604.
    Found 8-bit 11-to-1 multiplexer for signal <Set_BusB_To[3]_X_77_o_wide_mux_242_OUT> created at line 847.
    Found 8-bit 3-to-1 multiplexer for signal <_n1788> created at line 604.
    Found 3-bit comparator equal for signal <T_Res> created at line 335
    Found 3-bit comparator equal for signal <MCycles[2]_MCycle[2]_equal_267_o> created at line 1043
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 220 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 266 Multiplexer(s).
Unit <T80> synthesized.

Synthesizing Unit <T80_MCode>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\T80_MCode.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
WARNING:Xst:647 - Input <F<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x25-bit Read Only RAM for signal <_n2095>
    Found 1-bit 8-to-1 multiplexer for signal <IR[5]_F[7]_Mux_192_o> created at line 171.
    Found 4-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_462_OUT> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <Set_BusA_To> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Reg> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <MCycles> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_467_o> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_468_OUT> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Write> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Acc> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <LDZ> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <LDW> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Inc_WZ> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_474_OUT> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <IncDec_16> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Save_ALU> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <PreserveC> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <ALU_Op> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Jump> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_490_o> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <IORQ> created at line 248.
    Summary:
	inferred   1 RAM(s).
	inferred 383 Multiplexer(s).
Unit <T80_MCode> synthesized.

Synthesizing Unit <T80_ALU>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\T80_ALU.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 6-bit adder for signal <n0124> created at line 104.
    Found 5-bit adder for signal <n0123> created at line 104.
    Found 3-bit adder for signal <n0122> created at line 104.
    Found 9-bit adder for signal <GND_88_o_GND_88_o_add_21_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_88_o_GND_88_o_add_24_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_88_o_GND_88_o_sub_29_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_88_o_GND_88_o_sub_32_OUT<8:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <IR[5]_GND_88_o_wide_mux_42_OUT> created at line 288.
    Found 5-bit comparator greater for signal <GND_88_o_GND_88_o_LessThan_24_o> created at line 214
    Found 4-bit comparator greater for signal <PWR_109_o_BusA[3]_LessThan_27_o> created at line 219
    Found 4-bit comparator greater for signal <GND_88_o_BusA[3]_LessThan_28_o> created at line 220
    Found 8-bit comparator greater for signal <PWR_109_o_BusA[7]_LessThan_31_o> created at line 225
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <T80_ALU> synthesized.

Synthesizing Unit <T80_Reg>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd".
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[0].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[0].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[1].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[1].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[2].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[2].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[3].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[3].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[4].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[4].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[5].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[5].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[6].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[6].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 135: Output port <SPO> of the instance <bG1[7].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\fpga\ZXUNO\V4\8bit\CPC\T80_RegX.vhd" line 150: Output port <SPO> of the instance <bG1[7].Reg2L> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <T80_Reg> synthesized.

Synthesizing Unit <simple_GateArray>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\simple_GateArray.vhd".
WARNING:Xst:647 - Input <D<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <simple_GateArray_process.upperROMen_mem>.
    Found 2-bit register for signal <simple_GateArray_process.MODE_mem>.
    Found 3-bit register for signal <simple_GateArray_process.RAMbank_mem>.
    Found 1-bit register for signal <simple_GateArray_process.lowerROMen_mem>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <simple_GateArray> synthesized.

Synthesizing Unit <simple_GateArrayInterrupt>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\simple_GateArrayInterrupt.vhd".
        LATENCE_MEM_WR = 1
        NB_HSYNC_BY_INTERRUPT = 52
        NB_LINEH_BY_VSYNC = 25
        VRAM_HDsp = 50
        VRAM_VDsp = 300
        VRAM_Hoffset = 12
        VRAM_Voffset = 36
        BUG_Voffset = 0
    Found 16x5-bit dual-port RAM <Mram_pen> for signal <pen>.
    Found 1-bit register for signal <ram_R>.
    Found 8-bit register for signal <Z_34_o_dff_4_OUT>.
    Found 8-bit register for signal <D2>.
    Found 1-bit register for signal <GND_159_o_CLK8[0]_DFF_455>.
    Found 1-bit register for signal <GND_161_o_CLK8[0]_DFF_456>.
    Found 1-bit register for signal <GND_163_o_CLK8[0]_DFF_457>.
    Found 1-bit register for signal <GND_165_o_CLK8[0]_DFF_458>.
    Found 1-bit register for signal <GND_167_o_CLK8[0]_DFF_459>.
    Found 1-bit register for signal <GND_169_o_CLK8[0]_DFF_460>.
    Found 1-bit register for signal <GND_171_o_CLK8[0]_DFF_461>.
    Found 1-bit register for signal <GND_173_o_CLK8[0]_DFF_462>.
    Found 1-bit register for signal <ctrcConfig_process.border_ink>.
    Found 4-bit register for signal <ctrcConfig_process.ink>.
    Found 8-bit register for signal <Z_34_o_dff_138_OUT>.
    Found 5-bit register for signal <ctrcConfig_process.reg_select>.
    Found 8-bit register for signal <ctrcConfig_process.registres<0>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<1>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<2>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<3>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<4>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<5>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<6>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<7>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<9>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<12>>.
    Found 8-bit register for signal <ctrcConfig_process.registres<13>>.
    Found 8-bit register for signal <RHtot>.
    Found 8-bit register for signal <RHdisp>.
    Found 8-bit register for signal <RHsyncpos>.
    Found 4-bit register for signal <RHwidth>.
    Found 5-bit register for signal <RVwidth>.
    Found 7-bit register for signal <RVtot>.
    Found 5-bit register for signal <RVtotAdjust>.
    Found 7-bit register for signal <RVdisp>.
    Found 7-bit register for signal <RVsyncpos>.
    Found 5-bit register for signal <RRmax>.
    Found 14-bit register for signal <OFFSET>.
    Found 1-bit register for signal <IO_ACK_CLK4MHz_DFF_485>.
    Found 2-bit register for signal <simple_GateArray_process.compteur1MHz>.
    Found 1-bit register for signal <crtc_R>.
    Found 1-bit register for signal <crtc_W>.
    Found 1-bit register for signal <palette_W>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <crtc_VSYNC>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <simple_GateArray_process.disp>.
    Found 15-bit register for signal <simple_GateArray_process.crtc_A_mem>.
    Found 16-bit register for signal <crtc_A>.
    Found 32-bit register for signal <simple_GateArray_process.vram_vertical_offset_counter>.
    Found 32-bit register for signal <simple_GateArray_process.vram_vertical_counter>.
    Found 14-bit register for signal <simple_GateArray_process.palette_A_mem>.
    Found 32-bit register for signal <simple_GateArray_process.vram_horizontal_offset_counter>.
    Found 32-bit register for signal <simple_GateArray_process.vram_horizontal_counter>.
    Found 1-bit register for signal <simple_GateArray_process.in_800x600>.
    Found 1-bit register for signal <simple_GateArray_process.line_displayed>.
    Found 8-bit register for signal <simple_GateArray_process.palette_horizontal_counter>.
    Found 13-bit register for signal <palette_A>.
    Found 8-bit register for signal <palette_D>.
    Found 15-bit register for signal <simple_GateArray_process.vram_A_mem>.
    Found 1-bit register for signal <simple_GateArray_process.last_disp>.
    Found 1-bit register for signal <simple_GateArray_process.last_etat_vsync>.
    Found 1-bit register for signal <simple_GateArray_process.last_etat_hsync>.
    Found 8-bit register for signal <simple_GateArray_process.horizontal_counter>.
    Found 10-bit register for signal <simple_GateArray_process.vertical_counter>.
    Found 7-bit register for signal <simple_GateArray_process.vertical_counter_line>.
    Found 5-bit register for signal <simple_GateArray_process.ligne_carac_v>.
    Found 1-bit register for signal <simple_GateArray_process.zap_scan>.
    Found 14-bit register for signal <simple_GateArray_process.ADRESSE_CONSTANT_mem>.
    Found 1-bit register for signal <simple_GateArray_process.waiting_MEMWR>.
    Found 1-bit register for signal <WAIT_MEM_n>.
    Found 1-bit register for signal <WAIT_n>.
    Found 1-bit register for signal <simple_GateArray_process.waiting>.
    Found 1-bit register for signal <simple_GateArray_process.was_M1_1>.
    Found 1-bit register for signal <simple_GateArray_process.was_MEMWR_0>.
    Found 1-bit register for signal <int>.
    Found 6-bit register for signal <GAinterrupt.compteur52>.
    Found 1-bit register for signal <GAinterrupt.old_delay_feature>.
    Found 1-bit register for signal <GAinterrupt.zap_next>.
    Found 1-bit register for signal <GAinterrupt.zap_next_next>.
    Found 1-bit register for signal <GAinterrupt.hsync_was_1>.
    Found 1-bit register for signal <GAinterrupt.vsync_was_0>.
    Found 1-bit register for signal <crtc_transmit>.
    Found 2-bit adder for signal <simple_GateArray_process.compteur1MHz[1]_GND_157_o_add_169_OUT> created at line 282.
    Found 8-bit adder for signal <RHsyncpos[7]_GND_157_o_add_171_OUT> created at line 294.
    Found 5-bit adder for signal <RRmax[4]_GND_157_o_add_174_OUT> created at line 305.
    Found 12-bit adder for signal <RVsyncpos[6]_GND_157_o_add_180_OUT> created at line 305.
    Found 15-bit adder for signal <n0799> created at line 321.
    Found 15-bit adder for signal <n0637> created at line 321.
    Found 32-bit adder for signal <simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_add_193_OUT> created at line 345.
    Found 32-bit adder for signal <simple_GateArray_process.vram_vertical_counter[31]_GND_157_o_add_196_OUT> created at line 350.
    Found 8-bit adder for signal <simple_GateArray_process.palette_horizontal_counter[7]_GND_157_o_add_209_OUT> created at line 371.
    Found 14-bit adder for signal <simple_GateArray_process.palette_A_mem[13]_GND_157_o_add_216_OUT> created at line 387.
    Found 32-bit adder for signal <n0668> created at line 390.
    Found 32-bit adder for signal <simple_GateArray_process.vram_horizontal_counter[31]_GND_157_o_add_236_OUT> created at line 396.
    Found 32-bit adder for signal <simple_GateArray_process.vram_horizontal_offset_counter[31]_GND_157_o_add_248_OUT> created at line 405.
    Found 10-bit adder for signal <simple_GateArray_process.vertical_counter[9]_GND_157_o_add_262_OUT> created at line 424.
    Found 7-bit adder for signal <simple_GateArray_process.vertical_counter_line[6]_GND_157_o_add_264_OUT> created at line 429.
    Found 5-bit adder for signal <simple_GateArray_process.ligne_carac_v[4]_GND_157_o_add_265_OUT> created at line 431.
    Found 8-bit adder for signal <simple_GateArray_process.horizontal_counter[7]_GND_157_o_add_272_OUT> created at line 435.
    Found 1-bit adder for signal <simple_GateArray_process.waiting_MEMWR[0]_PWR_114_o_add_306_OUT<0>> created at line 457.
    Found 6-bit adder for signal <GAinterrupt.compteur52[5]_GND_157_o_add_331_OUT> created at line 614.
    Found 4-bit subtractor for signal <GND_157_o_GND_157_o_sub_215_OUT<3:0>> created at line 382.
    Found 14-bit adder for signal <simple_GateArray_process.palette_A_mem[13]_GND_157_o_add_238_OUT> created at line 399.
    Found 12-bit adder for signal <_n0976> created at line 417.
    Found 12-bit adder for signal <_n0881> created at line 417.
    Found 7x5-bit multiplier for signal <n0793> created at line 305.
    Found 7x5-bit multiplier for signal <RVdisp[6]_RRmax[4]_MuLt_184_OUT> created at line 315.
    Found 7x8-bit multiplier for signal <n0635> created at line 319.
    Found 32x7-bit multiplier for signal <n0667> created at line 390.
    Found 7x5-bit multiplier for signal <n0821> created at line 417.
    Found 16-bit 4-to-1 multiplexer for signal <simple_GateArray_process.compteur1MHz[1]_simple_GateArray_process.vram_A_mem[14]_wide_mux_283_OUT> created at line 292.
    Found 1-bit tristate buffer for signal <ram_D<7>> created at line 103
    Found 1-bit tristate buffer for signal <ram_D<6>> created at line 103
    Found 1-bit tristate buffer for signal <ram_D<5>> created at line 103
    Found 1-bit tristate buffer for signal <ram_D<4>> created at line 103
    Found 1-bit tristate buffer for signal <ram_D<3>> created at line 103
    Found 1-bit tristate buffer for signal <ram_D<2>> created at line 103
    Found 1-bit tristate buffer for signal <ram_D<1>> created at line 103
    Found 1-bit tristate buffer for signal <ram_D<0>> created at line 103
    Found 1-bit tristate buffer for signal <Dout<7>> created at line 136
    Found 1-bit tristate buffer for signal <Dout<6>> created at line 136
    Found 1-bit tristate buffer for signal <Dout<5>> created at line 136
    Found 1-bit tristate buffer for signal <Dout<4>> created at line 136
    Found 1-bit tristate buffer for signal <Dout<3>> created at line 136
    Found 1-bit tristate buffer for signal <Dout<2>> created at line 136
    Found 1-bit tristate buffer for signal <Dout<1>> created at line 136
    Found 1-bit tristate buffer for signal <Dout<0>> created at line 136
    Found 8-bit comparator lessequal for signal <n0204> created at line 294
    Found 8-bit comparator greater for signal <simple_GateArray_process.horizontal_counter[7]_RHsyncpos[7]_LessThan_173_o> created at line 294
    Found 12-bit comparator lessequal for signal <n0212> created at line 305
    Found 12-bit comparator greater for signal <GND_157_o_RVsyncpos[6]_LessThan_182_o> created at line 305
    Found 8-bit comparator greater for signal <simple_GateArray_process.horizontal_counter[7]_RHdisp[7]_LessThan_183_o> created at line 315
    Found 12-bit comparator greater for signal <GND_157_o_RVdisp[6]_LessThan_186_o> created at line 315
    Found 32-bit comparator lessequal for signal <n0233> created at line 344
    Found 32-bit comparator greater for signal <simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_195_o> created at line 346
    Found 32-bit comparator greater for signal <simple_GateArray_process.vram_horizontal_offset_counter[31]_GND_157_o_LessThan_206_o> created at line 359
    Found 32-bit comparator greater for signal <GND_157_o_simple_GateArray_process.vram_horizontal_counter[31]_LessThan_207_o> created at line 360
    Found 32-bit comparator greater for signal <simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o> created at line 361
    Found 32-bit comparator greater for signal <GND_157_o_simple_GateArray_process.vram_vertical_counter[31]_LessThan_209_o> created at line 361
    Found 8-bit comparator greater for signal <simple_GateArray_process.palette_horizontal_counter[7]_GND_157_o_LessThan_212_o> created at line 373
    Found 8-bit comparator greater for signal <simple_GateArray_process.palette_horizontal_counter[7]_GND_157_o_LessThan_214_o> created at line 380
    Found 1-bit comparator greater for signal <simple_GateArray_process.waiting_MEMWR[0]_PWR_114_o_LessThan_306_o> created at line 456
    Found 6-bit comparator lessequal for signal <GAinterrupt.compteur52[5]_PWR_114_o_LessThan_333_o> created at line 623
    Found 12-bit comparator equal for signal <GND_157_o_GND_157_o_equal_262_o> created at line 417
    Found 5-bit comparator equal for signal <GND_157_o_GND_157_o_equal_264_o> created at line 427
    Found 8-bit comparator equal for signal <GND_157_o_GND_157_o_equal_257_o> created at line 415
    Summary:
	inferred   1 RAM(s).
	inferred   5 Multiplier(s).
	inferred  23 Adder/Subtractor(s).
	inferred 505 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred  73 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <simple_GateArrayInterrupt> synthesized.

Synthesizing Unit <I82C55>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\PPI.vhd".
    Found 1-bit register for signal <mode_clear>.
    Found 1-bit register for signal <a_obf_l>.
    Found 1-bit register for signal <b_obf_l>.
    Found 1-bit register for signal <a_inte1>.
    Found 1-bit register for signal <a_ibf>.
    Found 1-bit register for signal <a_inte2>.
    Found 1-bit register for signal <a_intr>.
    Found 1-bit register for signal <b_inte>.
    Found 1-bit register for signal <b_ibf>.
    Found 1-bit register for signal <b_intr>.
    Found 8-bit register for signal <r_porta>.
    Found 8-bit register for signal <r_portb>.
    Found 8-bit register for signal <r_portc>.
    Found 8-bit register for signal <r_control>.
    Found 1-bit register for signal <O_DATA_OE_L_CLK_DFF_518>.
    Found 1-bit register for signal <porta_we_t1>.
    Found 1-bit register for signal <portb_we_t1>.
    Found 1-bit register for signal <porta_re_t1>.
    Found 1-bit register for signal <portb_re_t1>.
    Found 1-bit register for signal <a_stb_l_t1>.
    Found 1-bit register for signal <a_ack_l_t1>.
    Found 1-bit register for signal <b_stb_l_t1>.
    Found 1-bit register for signal <b_ack_l_t1>.
    Found 8-bit register for signal <porta_ipreg>.
    Found 8-bit register for signal <portb_ipreg>.
    Found 8-bit register for signal <Z_35_o_dff_1_OUT>.
    Found 8-bit 4-to-1 multiplexer for signal <O_DATA> created at line 265.
    Found 1-bit tristate buffer for signal <IO_DATA<7>> created at line 146
    Found 1-bit tristate buffer for signal <IO_DATA<6>> created at line 146
    Found 1-bit tristate buffer for signal <IO_DATA<5>> created at line 146
    Found 1-bit tristate buffer for signal <IO_DATA<4>> created at line 146
    Found 1-bit tristate buffer for signal <IO_DATA<3>> created at line 146
    Found 1-bit tristate buffer for signal <IO_DATA<2>> created at line 146
    Found 1-bit tristate buffer for signal <IO_DATA<1>> created at line 146
    Found 1-bit tristate buffer for signal <IO_DATA<0>> created at line 146
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred  75 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <I82C55> synthesized.

Synthesizing Unit <AmstradRAMROM>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\AmstradRAMROM.vhd".
WARNING:Xst:647 - Input <wr_io_z80> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_A<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_A<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_A<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_A<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred  43 Multiplexer(s).
Unit <AmstradRAMROM> synthesized.

Synthesizing Unit <RAM_driver>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\RAM_driver.vhd".
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_547>.
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_548>.
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_549>.
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_550>.
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_551>.
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_552>.
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_553>.
    Found 1-bit register for signal <CLK8[1]_CLK8[0]_DFF_546>.
    Found 8-bit register for signal <Dout[7]_dff_9_OUT>.
    Found 1-bit register for signal <ram_W>.
    Found 8-bit register for signal <Z_37_o_dff_8_OUT>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_554>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_555>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_556>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_557>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_558>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_559>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_560>.
    Found 1-bit register for signal <CLK8[2]_CLK8[0]_DFF_561>.
    Found 1-bit register for signal <ram_R>.
    Found 1-bit tristate buffer for signal <Dout<7>> created at line 59
    Found 1-bit tristate buffer for signal <Dout<6>> created at line 59
    Found 1-bit tristate buffer for signal <Dout<5>> created at line 59
    Found 1-bit tristate buffer for signal <Dout<4>> created at line 59
    Found 1-bit tristate buffer for signal <Dout<3>> created at line 59
    Found 1-bit tristate buffer for signal <Dout<2>> created at line 59
    Found 1-bit tristate buffer for signal <Dout<1>> created at line 59
    Found 1-bit tristate buffer for signal <Dout<0>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<7>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<6>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<5>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<4>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<3>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<2>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<1>> created at line 59
    Found 1-bit tristate buffer for signal <ram_D<0>> created at line 59
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <RAM_driver> synthesized.

Synthesizing Unit <simple_DSK>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\simple_DSK.vhd".
        MAX_SECTORS = 9
        MAX_TRACKS = 40
WARNING:Xst:647 - Input <CLK_bourin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M1_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cortex.exec_restant>.
    Found 32-bit register for signal <cortex.current_byte>.
    Found 4-bit register for signal <cortex.current_sector>.
    Found 4-bit register for signal <cortex.command_restant>.
    Found 6-bit register for signal <cortex.current_track>.
    Found 20-bit register for signal <dsk_A>.
    Found 3-bit register for signal <cortex.result_restant>.
    Found 3-bit register for signal <cortex.etat>.
    Found 1-bit register for signal <cortex.was_concerned>.
    Found 1-bit register for signal <dsk_R>.
    Found 1-bit register for signal <dsk_W>.
    Found 1-bit register for signal <transmit>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_587>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_588>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_589>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_590>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_591>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_592>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_593>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_594>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_595>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_596>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_597>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_598>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_599>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_600>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_601>.
    Found 1-bit register for signal <cortex.do_update_CLK8[0]_DFF_602>.
    Found 1-bit register for signal <cortex.do_update>.
    Found 8-bit register for signal <D_result[7]_dff_570_OUT>.
    Found 32-bit register for signal <cortex.exec_restant_write>.
    Found 3-bit register for signal <phase>.
    Found 8-bit register for signal <cortex.results<0>>.
    Found 8-bit register for signal <cortex.results<1>>.
    Found 8-bit register for signal <cortex.results<2>>.
    Found 8-bit register for signal <cortex.results<3>>.
    Found 8-bit register for signal <cortex.results<4>>.
    Found 8-bit register for signal <cortex.results<5>>.
    Found 8-bit register for signal <cortex.results<6>>.
    Found 8-bit register for signal <cortex.params<0>>.
    Found 8-bit register for signal <cortex.params<2>>.
    Found 8-bit register for signal <cortex.params<3>>.
    Found 8-bit register for signal <cortex.params<4>>.
    Found 8-bit register for signal <cortex.params<5>>.
    Found 8-bit register for signal <cortex.params<6>>.
    Found 8-bit register for signal <dsk_info_D[7]_dff_569_OUT>.
    Found finite state machine <FSM_3> for signal <phase>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 61                                             |
    | Inputs             | 27                                             |
    | Outputs            | 10                                             |
    | Clock              | CLK8<0> (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <GND_234_o_GND_234_o_add_56_OUT> created at line 97.
    Found 8-bit adder for signal <GND_234_o_PWR_160_o_add_57_OUT> created at line 99.
    Found 32-bit adder for signal <n0808> created at line 253.
    Found 32-bit adder for signal <cortex.current_byte[31]_GND_234_o_add_70_OUT> created at line 259.
    Found 32-bit subtractor for signal <cortex.exec_restant[31]_GND_234_o_sub_22_OUT<31:0>> created at line 196.
    Found 32-bit subtractor for signal <cortex.exec_restant_write[31]_GND_234_o_sub_54_OUT<31:0>> created at line 235.
    Found 4-bit subtractor for signal <GND_234_o_GND_234_o_sub_69_OUT<3:0>> created at line 109.
    Found 3-bit subtractor for signal <GND_234_o_GND_234_o_sub_135_OUT<2:0>> created at line 292.
    Found 4-bit subtractor for signal <GND_234_o_GND_234_o_sub_212_OUT<3:0>> created at line 386.
    Found 4-bit subtractor for signal <GND_234_o_GND_234_o_sub_233_OUT<3:0>> created at line 411.
    Found 4-bit subtractor for signal <GND_234_o_GND_234_o_sub_242_OUT<3:0>> created at line 453.
    Found 8-bit 7-to-1 multiplexer for signal <_n3114> created at line 293.
    Found 1-bit tristate buffer for signal <D_result<7>> created at line 70
    Found 1-bit tristate buffer for signal <D_result<6>> created at line 70
    Found 1-bit tristate buffer for signal <D_result<5>> created at line 70
    Found 1-bit tristate buffer for signal <D_result<4>> created at line 70
    Found 1-bit tristate buffer for signal <D_result<3>> created at line 70
    Found 1-bit tristate buffer for signal <D_result<2>> created at line 70
    Found 1-bit tristate buffer for signal <D_result<1>> created at line 70
    Found 1-bit tristate buffer for signal <D_result<0>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<7>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<6>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<5>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<4>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<3>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<2>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<1>> created at line 70
    Found 1-bit tristate buffer for signal <dsk_info_D<0>> created at line 70
    Found 32-bit comparator lessequal for signal <cortex.exec_restant[31]_GND_234_o_LessThan_21_o> created at line 195
    Found 32-bit comparator lessequal for signal <cortex.exec_restant_write[31]_GND_234_o_LessThan_53_o> created at line 234
    Found 32-bit comparator greater for signal <n0059> created at line 240
    Found 3-bit comparator greater for signal <GND_234_o_cortex.result_restant[2]_LessThan_134_o> created at line 291
    Found 32-bit comparator greater for signal <cortex.exec_restant[31]_GND_234_o_LessThan_269_o> created at line 457
    Found 32-bit comparator greater for signal <cortex.exec_restant_write[31]_GND_234_o_LessThan_270_o> created at line 460
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 277 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 146 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <simple_DSK> synthesized.

Synthesizing Unit <ROMselect>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\ROMselect.vhd".
WARNING:Xst:647 - Input <D<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <init_ROMbank>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ROMselect> synthesized.

Synthesizing Unit <AmstradRAMDSK>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\AmstradRAMDSK.vhd".
WARNING:Xst:647 - Input <init_A<22:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   9 Multiplexer(s).
Unit <AmstradRAMDSK> synthesized.

Synthesizing Unit <YM2149>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\YM2149_linmix.vhd".
        MOCK = false
    Found 8-bit register for signal <reg<0>>.
    Found 8-bit register for signal <reg<1>>.
    Found 8-bit register for signal <reg<2>>.
    Found 8-bit register for signal <reg<3>>.
    Found 8-bit register for signal <reg<4>>.
    Found 8-bit register for signal <reg<5>>.
    Found 8-bit register for signal <reg<6>>.
    Found 8-bit register for signal <reg<7>>.
    Found 8-bit register for signal <reg<8>>.
    Found 8-bit register for signal <reg<9>>.
    Found 8-bit register for signal <reg<10>>.
    Found 8-bit register for signal <reg<11>>.
    Found 8-bit register for signal <reg<12>>.
    Found 8-bit register for signal <reg<13>>.
    Found 8-bit register for signal <addr>.
    Found 1-bit register for signal <ena_div>.
    Found 1-bit register for signal <ena_div_noise>.
    Found 4-bit register for signal <cnt_div>.
    Found 1-bit register for signal <noise_div>.
    Found 5-bit register for signal <noise_gen_cnt>.
    Found 17-bit register for signal <poly17>.
    Found 12-bit register for signal <tone_gen_cnt<1>>.
    Found 12-bit register for signal <tone_gen_cnt<2>>.
    Found 12-bit register for signal <tone_gen_cnt<3>>.
    Found 3-bit register for signal <tone_gen_op>.
    Found 1-bit register for signal <env_ena>.
    Found 16-bit register for signal <env_gen_cnt>.
    Found 1-bit register for signal <env_hold>.
    Found 8-bit register for signal <dac_amp>.
    Found 10-bit register for signal <audio_mix>.
    Found 10-bit register for signal <audio_final>.
    Found 8-bit register for signal <O_AUDIO>.
    Found 8-bit register for signal <ioa_inreg>.
    Found 1-bit register for signal <env_inc>.
    Found 1-bit register for signal <env_vol<4>>.
    Found 1-bit register for signal <env_vol<3>>.
    Found 1-bit register for signal <env_vol<2>>.
    Found 1-bit register for signal <env_vol<1>>.
    Found 1-bit register for signal <env_vol<0>>.
    Found 5-bit adder for signal <noise_gen_cnt[4]_GND_286_o_add_61_OUT> created at line 365.
    Found 12-bit adder for signal <tone_gen_cnt[1][11]_GND_286_o_add_81_OUT> created at line 399.
    Found 12-bit adder for signal <tone_gen_cnt[2][11]_GND_286_o_add_85_OUT> created at line 399.
    Found 12-bit adder for signal <tone_gen_cnt[3][11]_GND_286_o_add_89_OUT> created at line 399.
    Found 16-bit adder for signal <env_gen_cnt[15]_GND_286_o_add_110_OUT> created at line 426.
    Found 5-bit adder for signal <env_vol[4]_GND_286_o_add_122_OUT> created at line 480.
    Found 5-bit adder for signal <env_vol[4]_PWR_163_o_add_123_OUT> created at line 482.
    Found 10-bit adder for signal <audio_mix[9]_GND_286_o_add_139_OUT> created at line 607.
    Found 4-bit subtractor for signal <GND_286_o_GND_286_o_sub_53_OUT<3:0>> created at line 337.
    Found 5-bit subtractor for signal <GND_286_o_GND_286_o_sub_58_OUT<4:0>> created at line 351.
    Found 12-bit subtractor for signal <GND_286_o_GND_286_o_sub_73_OUT<11:0>> created at line 387.
    Found 12-bit subtractor for signal <GND_286_o_GND_286_o_sub_76_OUT<11:0>> created at line 387.
    Found 12-bit subtractor for signal <GND_286_o_GND_286_o_sub_79_OUT<11:0>> created at line 387.
    Found 16-bit subtractor for signal <GND_286_o_GND_286_o_sub_108_OUT<15:0>> created at line 416.
    Found 8x1-bit Read Only RAM for signal <busctrl_addr>
    Found 32x8-bit Read Only RAM for signal <GND_286_o_PWR_163_o_wide_mux_137_OUT>
    Found 8-bit 16-to-1 multiplexer for signal <addr[3]_GND_286_o_wide_mux_49_OUT> created at line 291.
    Found 1-bit 4-to-1 multiplexer for signal <tone_ena_l> created at line 529.
    Found 1-bit 4-to-1 multiplexer for signal <tone_src> created at line 529.
    Found 5-bit 4-to-1 multiplexer for signal <chan_vol> created at line 529.
    Found 1-bit 4-to-1 multiplexer for signal <noise_ena_l> created at line 529.
    Found 5-bit comparator greater for signal <n0074> created at line 361
    Found 12-bit comparator lessequal for signal <n0097> created at line 395
    Found 12-bit comparator lessequal for signal <n0105> created at line 395
    Found 12-bit comparator lessequal for signal <n0113> created at line 395
    Found 16-bit comparator lessequal for signal <n0132> created at line 422
    Summary:
	inferred   2 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred 256 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  39 Multiplexer(s).
Unit <YM2149> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\pwm.vhd".
    Found 9-bit register for signal <PWM_Accumulator>.
    Found 9-bit adder for signal <GND_287_o_GND_287_o_add_0_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <PWM> synthesized.

Synthesizing Unit <CB4CE_HXILINX_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_288_o_add_0_OUT> created at line 92.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <joykeyb_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Summary:
	no macro.
Unit <joykeyb_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <Keyboard>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\Keyboard.vhd".
    Register <fok_internal> equivalent to <fok> has been removed
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <code>.
    Found 1-bit register for signal <fok>.
    Found 1-bit register for signal <clk2>.
    Found 1-bit register for signal <data>.
    Found 1-bit register for signal <clk1>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 38                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | fclk (rising_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | delay                                          |
    | Power Up State     | delay                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <scancode<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Keyboard> synthesized.

Synthesizing Unit <KEYBOARD_driver>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\KEYBOARD_driver.vhd".
WARNING:Xst:647 - Input <keycode<9:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <keybscan.keyb_mem<5>>.
    Found 8-bit register for signal <keybscan.keyb_mem<4>>.
    Found 8-bit register for signal <keybscan.keyb_mem<3>>.
    Found 8-bit register for signal <keybscan.keyb_mem<2>>.
    Found 8-bit register for signal <keybscan.keyb_mem<1>>.
    Found 8-bit register for signal <keybscan.keyb_mem<0>>.
    Found 8-bit register for signal <portA>.
    Found 8-bit register for signal <keybscan.keyb_mem<6>>.
    Found 8-bit comparator equal for signal <keybscan.keyb_mem[6][7]_keycode[7]_equal_1_o> created at line 166
    Found 8-bit comparator equal for signal <keybscan.keyb_mem[5][7]_keycode[7]_equal_3_o> created at line 166
    Found 8-bit comparator equal for signal <keybscan.keyb_mem[4][7]_keycode[7]_equal_5_o> created at line 166
    Found 8-bit comparator equal for signal <keybscan.keyb_mem[3][7]_keycode[7]_equal_7_o> created at line 166
    Found 8-bit comparator equal for signal <keybscan.keyb_mem[2][7]_keycode[7]_equal_9_o> created at line 166
    Found 8-bit comparator equal for signal <keybscan.keyb_mem[1][7]_keycode[7]_equal_11_o> created at line 166
    Found 8-bit comparator equal for signal <keybscan.keyb_mem[0][7]_keycode[7]_equal_13_o> created at line 166
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_111_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_120_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_129_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_138_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_147_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_156_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_165_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_176_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_185_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_194_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_203_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_212_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_221_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_230_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_241_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_250_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_259_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_268_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_277_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_286_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_295_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_306_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_315_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_324_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_333_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_342_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_351_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_360_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_371_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_380_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_389_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_398_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_407_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_416_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_425_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_436_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_445_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_454_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_463_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_472_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_481_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_490_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_501_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_510_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_519_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_528_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_537_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_546_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_555_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[6][7]_portC[3]_equal_566_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[5][7]_portC[3]_equal_575_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[4][7]_portC[3]_equal_584_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[3][7]_portC[3]_equal_593_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[2][7]_portC[3]_equal_602_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[1][7]_portC[3]_equal_611_o> created at line 232
    Found 8-bit comparator equal for signal <keyb[0][7]_portC[3]_equal_620_o> created at line 232
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  63 Comparator(s).
	inferred  85 Multiplexer(s).
Unit <KEYBOARD_driver> synthesized.

Synthesizing Unit <KEYBOARD_controller>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\KEYBOARD_controller.vhd".
    Found 1-bit register for signal <unpress>.
    Found 1-bit register for signal <releasing>.
    Found 10-bit register for signal <keycode>.
    Found 1-bit register for signal <is_e0>.
    Found 1-bit register for signal <is_e1>.
    Found 1-bit register for signal <press>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <KEYBOARD_controller> synthesized.

Synthesizing Unit <joybuf_MUSER_amstrad_switch_z80_vga_sd>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\amstrad_switch_z80_vga_sd.vhf".
    Summary:
	no macro.
Unit <joybuf_MUSER_amstrad_switch_z80_vga_sd> synthesized.

Synthesizing Unit <please_wait>.
    Related source file is "E:\fpga\ZXUNO\V4\8bit\CPC\please_wait.vhd".
WARNING:Xst:647 - Input <CLK8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <please_wait> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 16x5-bit dual-port RAM                                : 1
 16x6-bit dual-port RAM                                : 3
 256x25-bit single-port Read Only RAM                  : 1
 32x6-bit single-port Read Only RAM                    : 1
 32x8-bit single-port Read Only RAM                    : 1
 4x128-bit single-port Read Only RAM                   : 1
 4x4-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 2
 9x4-bit single-port RAM                               : 1
# Multipliers                                          : 15
 11x8-bit multiplier                                   : 1
 16x16-bit multiplier                                  : 1
 16x8-bit multiplier                                   : 1
 32x17-bit multiplier                                  : 2
 32x7-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 32x9-bit multiplier                                   : 2
 4x2-bit multiplier                                    : 1
 7x5-bit multiplier                                    : 3
 8x6-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 130
 1-bit adder                                           : 1
 10-bit adder                                          : 7
 11-bit adder                                          : 2
 12-bit adder                                          : 7
 12-bit subtractor                                     : 3
 13-bit adder                                          : 2
 14-bit adder                                          : 3
 15-bit adder                                          : 2
 16-bit adder                                          : 5
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 2
 2-bit adder                                           : 3
 23-bit adder                                          : 1
 27-bit subtractor                                     : 1
 3-bit adder                                           : 5
 3-bit subtractor                                      : 2
 32-bit adder                                          : 29
 32-bit subtractor                                     : 5
 33-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 9
 5-bit adder                                           : 5
 5-bit subtractor                                      : 3
 6-bit adder                                           : 7
 6-bit subtractor                                      : 3
 7-bit adder                                           : 3
 7-bit subtractor                                      : 2
 8-bit adder                                           : 5
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 442
 1-bit register                                        : 194
 10-bit register                                       : 11
 12-bit register                                       : 3
 13-bit register                                       : 5
 14-bit register                                       : 3
 15-bit register                                       : 3
 16-bit register                                       : 16
 17-bit register                                       : 1
 2-bit register                                        : 18
 20-bit register                                       : 1
 23-bit register                                       : 3
 3-bit register                                        : 18
 32-bit register                                       : 29
 4-bit register                                        : 14
 40-bit register                                       : 1
 48-bit register                                       : 1
 5-bit register                                        : 10
 6-bit register                                        : 8
 7-bit register                                        : 4
 8-bit register                                        : 96
 9-bit register                                        : 2
 96-bit register                                       : 1
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 161
 1-bit comparator greater                              : 1
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 8
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 2
 3-bit comparator greater                              : 1
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 19
 32-bit comparator lessequal                           : 9
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 4
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 65
 8-bit comparator greater                              : 7
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 12
# Multiplexers                                         : 1773
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 934
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 48-to-1 multiplexer                             : 1
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 6
 14-bit 2-to-1 multiplexer                             : 14
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 42
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 26
 2-bit 4-to-1 multiplexer                              : 4
 23-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 163
 3-bit 3-to-1 multiplexer                              : 3
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 80
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 182
 4-bit 3-to-1 multiplexer                              : 4
 48-bit 2-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 47
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 23
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 170
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 13
 96-bit 2-to-1 multiplexer                             : 2
# Tristates                                            : 88
 1-bit tristate buffer                                 : 88
# FSMs                                                 : 5
# Xors                                                 : 118
 1-bit xor2                                            : 44
 1-bit xor3                                            : 66
 1-bit xor8                                            : 6
 1-bit xor9                                            : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/xilinx_syncram_dp.ngc>.
Reading core <ipcore_dir/PALETTE_RAM2.ngc>.
Loading core <xilinx_syncram_dp> for timing and area information for instance <u0>.
Loading core <PALETTE_RAM2> for timing and area information for instance <u1>.
INFO:Xst:2261 - The FF/Latch <cortex.results_6_0> in Unit <XLXI_344> is equivalent to the following 6 FFs/Latches, which will be removed : <cortex.results_6_1> <cortex.results_6_2> <cortex.results_6_3> <cortex.results_6_4> <cortex.results_6_6> <cortex.results_6_7> 
INFO:Xst:2261 - The FF/Latch <cortex.do_update_CLK8[0]_DFF_596> in Unit <XLXI_344> is equivalent to the following 7 FFs/Latches, which will be removed : <cortex.do_update_CLK8[0]_DFF_595> <cortex.do_update_CLK8[0]_DFF_597> <cortex.do_update_CLK8[0]_DFF_598> <cortex.do_update_CLK8[0]_DFF_599> <cortex.do_update_CLK8[0]_DFF_600> <cortex.do_update_CLK8[0]_DFF_601> <cortex.do_update_CLK8[0]_DFF_602> 
INFO:Xst:2261 - The FF/Latch <cortex.do_update_CLK8[0]_DFF_589> in Unit <XLXI_344> is equivalent to the following 7 FFs/Latches, which will be removed : <cortex.do_update_CLK8[0]_DFF_587> <cortex.do_update_CLK8[0]_DFF_588> <cortex.do_update_CLK8[0]_DFF_590> <cortex.do_update_CLK8[0]_DFF_591> <cortex.do_update_CLK8[0]_DFF_592> <cortex.do_update_CLK8[0]_DFF_593> <cortex.do_update_CLK8[0]_DFF_594> 
INFO:Xst:2261 - The FF/Latch <simple_GateArray_process.disp> in Unit <GA_interrupt> is equivalent to the following FF/Latch, which will be removed : <simple_GateArray_process.last_disp> 
INFO:Xst:2261 - The FF/Latch <crtc_VSYNC> in Unit <GA_interrupt> is equivalent to the following 2 FFs/Latches, which will be removed : <simple_GateArray_process.last_etat_vsync> <vsync> 
INFO:Xst:2261 - The FF/Latch <Dout_0> in Unit <GA_interrupt> is equivalent to the following 7 FFs/Latches, which will be removed : <Dout_1> <Dout_2> <Dout_3> <Dout_4> <Dout_5> <Dout_6> <Dout_7> 
INFO:Xst:2261 - The FF/Latch <ram_R> in Unit <GA_interrupt> is equivalent to the following FF/Latch, which will be removed : <crtc_transmit> 
INFO:Xst:2261 - The FF/Latch <simple_GateArray_process.last_etat_hsync> in Unit <GA_interrupt> is equivalent to the following FF/Latch, which will be removed : <hsync> 
INFO:Xst:2261 - The FF/Latch <RVwidth_0> in Unit <GA_interrupt> is equivalent to the following 2 FFs/Latches, which will be removed : <RVwidth_3> <RVwidth_4> 
INFO:Xst:2261 - The FF/Latch <CLK8[1]_CLK8[0]_DFF_548> in Unit <XLXI_224> is equivalent to the following 7 FFs/Latches, which will be removed : <CLK8[1]_CLK8[0]_DFF_547> <CLK8[1]_CLK8[0]_DFF_551> <CLK8[1]_CLK8[0]_DFF_549> <CLK8[1]_CLK8[0]_DFF_550> <CLK8[1]_CLK8[0]_DFF_552> <CLK8[1]_CLK8[0]_DFF_553> <CLK8[1]_CLK8[0]_DFF_546> 
INFO:Xst:2261 - The FF/Latch <CLK8[2]_CLK8[0]_DFF_555> in Unit <XLXI_224> is equivalent to the following 7 FFs/Latches, which will be removed : <CLK8[2]_CLK8[0]_DFF_554> <CLK8[2]_CLK8[0]_DFF_556> <CLK8[2]_CLK8[0]_DFF_557> <CLK8[2]_CLK8[0]_DFF_560> <CLK8[2]_CLK8[0]_DFF_558> <CLK8[2]_CLK8[0]_DFF_559> <CLK8[2]_CLK8[0]_DFF_561> 
INFO:Xst:2261 - The FF/Latch <gripsou_ram_A_21> in Unit <XLXI_7> is equivalent to the following FF/Latch, which will be removed : <gripsou_ram_A_22> 
INFO:Xst:2261 - The FF/Latch <gripsou.sectSize_0> in Unit <XLXI_7> is equivalent to the following 14 FFs/Latches, which will be removed : <gripsou.sectSize_1> <gripsou.sectSize_2> <gripsou.sectSize_3> <gripsou.sectSize_4> <gripsou.sectSize_5> <gripsou.sectSize_6> <gripsou.sectSize_7> <gripsou.sectSize_8> <gripsou.sectSize_10> <gripsou.sectSize_11> <gripsou.sectSize_12> <gripsou.sectSize_13> <gripsou.sectSize_14> <gripsou.sectSize_15> 
INFO:Xst:2261 - The FF/Latch <transmiter.transmit_step[2]_CLK_DFF_241> in Unit <XLXI_7> is equivalent to the following 15 FFs/Latches, which will be removed : <transmiter.transmit_step[2]_CLK_DFF_242> <transmiter.transmit_step[2]_CLK_DFF_243> <transmiter.transmit_step[2]_CLK_DFF_244> <transmiter.transmit_step[2]_CLK_DFF_245> <transmiter.transmit_step[2]_CLK_DFF_246> <transmiter.transmit_step[2]_CLK_DFF_247> <transmiter.transmit_step[2]_CLK_DFF_248> <transmiter.transmit_step[2]_CLK_DFF_249> <transmiter.transmit_step[2]_CLK_DFF_250> <transmiter.transmit_step[2]_CLK_DFF_251> <transmiter.transmit_step[2]_CLK_DFF_252> <transmiter.transmit_step[2]_CLK_DFF_253> <transmiter.transmit_step[2]_CLK_DFF_254> <transmiter.transmit_step[2]_CLK_DFF_255> <transmiter.transmit_step[2]_CLK_DFF_256> 
INFO:Xst:2261 - The FF/Latch <leds_0> in Unit <XLXI_7> is equivalent to the following 2 FFs/Latches, which will be removed : <leds_1> <leds_2> 
INFO:Xst:2261 - The FF/Latch <compare_length_0> in Unit <XLXI_7> is equivalent to the following FF/Latch, which will be removed : <compare_length_1> 
INFO:Xst:2261 - The FF/Latch <length_send_0> in Unit <XLXI_1> is equivalent to the following 3 FFs/Latches, which will be removed : <length_send_1> <length_send_2> <length_send_3> 
INFO:Xst:2261 - The FF/Latch <length_send_4> in Unit <XLXI_1> is equivalent to the following FF/Latch, which will be removed : <length_send_5> 
INFO:Xst:2261 - The FF/Latch <length_data_block_0> in Unit <XLXI_1> is equivalent to the following 17 FFs/Latches, which will be removed : <length_data_block_1> <length_data_block_2> <length_data_block_3> <length_data_block_4> <length_data_block_5> <length_data_block_6> <length_data_block_7> <length_data_block_8> <length_data_block_write_0> <length_data_block_write_1> <length_data_block_write_2> <length_data_block_write_3> <length_data_block_write_4> <length_data_block_write_5> <length_data_block_write_6> <length_data_block_write_7> <length_data_block_write_8> 
WARNING:Xst:1426 - The value init of the FF/Latch length_send_4 hinder the constant cleaning in the block XLXI_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch compare_length_0 hinder the constant cleaning in the block XLXI_7.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch sangoku.address_loaded_safe hinder the constant cleaning in the block XLXI_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch RVwidth_0 hinder the constant cleaning in the block GA_interrupt.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch RVwidth_2 hinder the constant cleaning in the block GA_interrupt.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch gripsou_ram_A_20 hinder the constant cleaning in the block XLXI_7.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <length_data_block_0> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <length_send_0> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gripsou_ram_A_21> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leds_0> (without init value) has a constant value of 1 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gripsou.sectSize_9> (without init value) has a constant value of 1 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gripsou.sectSize_0> (without init value) has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RVwidth_1> has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_173_o_CLK8[0]_DFF_462> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_171_o_CLK8[0]_DFF_461> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_169_o_CLK8[0]_DFF_460> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_165_o_CLK8[0]_DFF_458> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_163_o_CLK8[0]_DFF_457> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_167_o_CLK8[0]_DFF_459> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_161_o_CLK8[0]_DFF_456> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GND_159_o_CLK8[0]_DFF_455> (without init value) has a constant value of 0 in block <GA_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <thats_rock> has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cortex.results_6_5> (without init value) has a constant value of 1 in block <XLXI_344>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cortex.results_6_0> (without init value) has a constant value of 0 in block <XLXI_344>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <is_e0> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <is_e1> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <keycode_8> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <keycode_9> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <reg_1_4> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_1_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_1_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_1_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_5_4> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_5_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_5_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_5_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_3_4> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_3_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_3_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_3_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_8_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_8_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_8_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_6_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_6_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_6_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_9_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_9_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_9_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_10_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_10_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_10_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_13_4> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_13_5> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_13_6> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <reg_13_7> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <XLXI_349>.
WARNING:Xst:2677 - Node <r_control_7> of sequential type is unconnected in block <PPI>.
WARNING:Xst:2677 - Node <transmit_address_to_23> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_24> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_25> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_26> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_27> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_28> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_29> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_30> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <transmit_address_to_31> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2677 - Node <gripsou.no_side_1> of sequential type is unconnected in block <XLXI_7>.
WARNING:Xst:2404 -  FFs/Latches <cortex.results_6<7:6>> (without init value) have a constant value of 0 in block <simple_DSK>.
WARNING:Xst:2404 -  FFs/Latches <gripsou.sectSize<15:10>> (without init value) have a constant value of 0 in block <SDRAM_FAT32_LOADER>.

Synthesizing (advanced) Unit <CB2CE_HXILINX_amstrad_switch_z80_vga_sd>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_amstrad_switch_z80_vga_sd> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_amstrad_switch_z80_vga_sd>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_amstrad_switch_z80_vga_sd> synthesized (advanced).

Synthesizing (advanced) Unit <SDRAM_FAT32_LOADER>.
The following registers are absorbed into accumulator <tortue_geniale.file_address>: 1 register on signal <tortue_geniale.file_address>.
The following registers are absorbed into accumulator <tortue_geniale.file_size>: 1 register on signal <tortue_geniale.file_size>.
The following registers are absorbed into counter <tortue_geniale.dsk_number>: 1 register on signal <tortue_geniale.dsk_number>.
INFO:Xst:3231 - The small RAM <Mram_sector_order> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 4-bit                      |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <gripsou.gripsou_step[3]_PWR_19_o_Mux_762_o_0> | high     |
    |     addrA          | connected to signal <gripsou.no_sect> |          |
    |     diA            | connected to signal <GND_13_o_GND_13_o_sub_703_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n3357> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 128-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tortue_geniale.rom_number<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_transmiter.transmit_step[2]_PWR_23_o_Mux_299_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <transmiter.transmit_step[2]_GND_13_o_mux_253_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SDRAM_FAT32_LOADER> synthesized (advanced).

Synthesizing (advanced) Unit <SDRAM_SPIMASTER>.
The following registers are absorbed into counter <native_send_cmd.cursor_send>: 1 register on signal <native_send_cmd.cursor_send>.
The following registers are absorbed into counter <native_send_cmd.cursor_response>: 1 register on signal <native_send_cmd.cursor_response>.
The following registers are absorbed into counter <native_send_cmd.cursor_crc16>: 1 register on signal <native_send_cmd.cursor_crc16>.
Unit <SDRAM_SPIMASTER> synthesized (advanced).

Synthesizing (advanced) Unit <T80>.
The following registers are absorbed into counter <TState>: 1 register on signal <TState>.
Unit <T80> synthesized (advanced).

Synthesizing (advanced) Unit <T80_MCode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2095> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 25-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <T80_MCode> synthesized (advanced).

Synthesizing (advanced) Unit <YM2149>.
The following registers are absorbed into accumulator <audio_mix>: 1 register on signal <audio_mix>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
The following registers are absorbed into counter <noise_gen_cnt>: 1 register on signal <noise_gen_cnt>.
The following registers are absorbed into counter <tone_gen_cnt_1>: 1 register on signal <tone_gen_cnt_1>.
The following registers are absorbed into counter <tone_gen_cnt_2>: 1 register on signal <tone_gen_cnt_2>.
The following registers are absorbed into counter <tone_gen_cnt_3>: 1 register on signal <tone_gen_cnt_3>.
The following registers are absorbed into counter <env_gen_cnt>: 1 register on signal <env_gen_cnt>.
INFO:Xst:3231 - The small RAM <Mram_GND_286_o_PWR_163_o_wide_mux_137_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_286_o_env_vol[4]_mux_136_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_busctrl_addr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(I_BDIR,I_BC2,I_BC1)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <busctrl_addr>  |          |
    -----------------------------------------------------------------------
Unit <YM2149> synthesized (advanced).

Synthesizing (advanced) Unit <aZRaEL_vram2vgaAmstradMiaow>.
The following registers are absorbed into counter <aZRaEL_vram2vgaAmstrad_process.vertical_counter>: 1 register on signal <aZRaEL_vram2vgaAmstrad_process.vertical_counter>.
The following registers are absorbed into counter <aZRaEL_vram2vgaAmstrad_process.palette_vertical_counter>: 1 register on signal <aZRaEL_vram2vgaAmstrad_process.palette_vertical_counter>.
	Multiplier <Mmult_PWR_101_o_GND_80_o_MuLt_12_OUT> in block <aZRaEL_vram2vgaAmstradMiaow> and adder/subtractor <Madd_n0175_Madd> in block <aZRaEL_vram2vgaAmstradMiaow> are combined into a MAC<Maddsub_PWR_101_o_GND_80_o_MuLt_12_OUT>.
	Multiplier <Mmult_n0297> in block <aZRaEL_vram2vgaAmstradMiaow> and adder/subtractor <Madd_GND_80_o_GND_80_o_add_113_OUT> in block <aZRaEL_vram2vgaAmstradMiaow> are combined into a MAC<Maddsub_n0297>.
INFO:Xst:3231 - The small RAM <Mram_pen> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     clkA           | connected to signal <CLK_25MHz>     | rise     |
    |     weA            | connected to signal <PWR_101_o_aZRaEL_vram2vgaAmstrad_process.palette_action[1]_equal_66_o_0> | high     |
    |     addrA          | connected to signal <aZRaEL_vram2vgaAmstrad_process.palette_color> |          |
    |     diA            | connected to signal <PALETTE_D[4]_GND_80_o_wide_mux_66_OUT> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     addrB          | connected to signal <(GND_80_o_GND_80_o_MUX_1009_o,GND_80_o_GND_80_o_MUX_1007_o,GND_80_o_GND_80_o_MUX_1008_o,GND_80_o_GND_80_o_mux_17_OUT<0>)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_pen1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     clkA           | connected to signal <CLK_25MHz>     | rise     |
    |     weA            | connected to signal <PWR_101_o_aZRaEL_vram2vgaAmstrad_process.palette_action[1]_equal_66_o_1> | high     |
    |     addrA          | connected to signal <aZRaEL_vram2vgaAmstrad_process.palette_color> |          |
    |     diA            | connected to signal <PALETTE_D[4]_GND_80_o_wide_mux_66_OUT> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     addrB          | connected to signal <("00",GND_80_o_GND_80_o_MUX_1009_o,GND_80_o_GND_80_o_MUX_1008_o)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_pen2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     clkA           | connected to signal <CLK_25MHz>     | rise     |
    |     weA            | connected to signal <PWR_101_o_aZRaEL_vram2vgaAmstrad_process.palette_action[1]_equal_66_o_2> | high     |
    |     addrA          | connected to signal <aZRaEL_vram2vgaAmstrad_process.palette_color> |          |
    |     diA            | connected to signal <PALETTE_D[4]_GND_80_o_wide_mux_66_OUT> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     addrB          | connected to signal <("000",GND_80_o_GND_80_o_MUX_1009_o)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_GND_80_o_GND_80_o_mux_7_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MODE_select>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PALETTE_D[4]_GND_80_o_wide_mux_66_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PALETTE_D>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <aZRaEL_vram2vgaAmstradMiaow> synthesized (advanced).

Synthesizing (advanced) Unit <simple_DSK>.
The following registers are absorbed into counter <cortex.exec_restant_write>: 1 register on signal <cortex.exec_restant_write>.
Unit <simple_DSK> synthesized (advanced).

Synthesizing (advanced) Unit <simple_GateArrayInterrupt>.
The following registers are absorbed into counter <simple_GateArray_process.palette_horizontal_counter>: 1 register on signal <simple_GateArray_process.palette_horizontal_counter>.
The following registers are absorbed into counter <simple_GateArray_process.compteur1MHz>: 1 register on signal <simple_GateArray_process.compteur1MHz>.
The following registers are absorbed into counter <simple_GateArray_process.horizontal_counter>: 1 register on signal <simple_GateArray_process.horizontal_counter>.
The following registers are absorbed into counter <simple_GateArray_process.vertical_counter>: 1 register on signal <simple_GateArray_process.vertical_counter>.
The following registers are absorbed into counter <simple_GateArray_process.vertical_counter_line>: 1 register on signal <simple_GateArray_process.vertical_counter_line>.
The following registers are absorbed into counter <simple_GateArray_process.ligne_carac_v>: 1 register on signal <simple_GateArray_process.ligne_carac_v>.
	Multiplier <Mmult_n0821> in block <simple_GateArrayInterrupt> and adder/subtractor <Madd__n0881> in block <simple_GateArrayInterrupt> are combined into a MAC<Maddsub_n0821>.
	Multiplier <Mmult_n0635> in block <simple_GateArrayInterrupt> and adder/subtractor <Madd_n0799_Madd> in block <simple_GateArrayInterrupt> are combined into a MAC<Maddsub_n0635>.
	The following registers are also absorbed by the MAC: <simple_GateArray_process.ADRESSE_CONSTANT_mem> in block <simple_GateArrayInterrupt>.
INFO:Xst:3231 - The small RAM <Mram_pen> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     clkA           | connected to signal <CLK8<2>>       | fall     |
    |     weA            | connected to signal <ctrcConfig_process.border_ink_GND_157_o_MUX_1593_o_0_0> | high     |
    |     addrA          | connected to signal <ctrcConfig_process.ink> |          |
    |     diA            | connected to signal <D<4:0>>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     addrB          | connected to signal <GND_157_o_GND_157_o_sub_215_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <simple_GateArrayInterrupt> synthesized (advanced).
WARNING:Xst:2677 - Node <reg_1_4> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_1_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_1_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_1_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_3_4> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_3_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_3_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_3_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_5_4> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_5_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_5_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_5_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_6_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_6_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_6_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_10_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_10_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_10_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_8_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_8_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_8_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_9_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_9_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_9_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_13_4> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_13_5> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_13_6> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <reg_13_7> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <YM2149>.
WARNING:Xst:2677 - Node <r_control_7> of sequential type is unconnected in block <I82C55>.
WARNING:Xst:2677 - Node <transmit_address_to_23> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_24> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_25> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_26> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_27> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_28> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_29> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_30> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <transmit_address_to_31> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <gripsou.no_side_1> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_0> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_1> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_2> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_3> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_4> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_5> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_6> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_7> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_8> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_9> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_10> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_11> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_12> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_13> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_14> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_15> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_16> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_17> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_18> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_19> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_20> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_21> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_22> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_23> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_24> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_25> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_26> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_27> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_28> of sequential type is unconnected in block <SDRAM_SPIMASTER>.
WARNING:Xst:2677 - Node <native_send_cmd.buffer_response_mem_29> of sequential type is unconnected in block <SDRAM_SPIMASTER>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 16x5-bit dual-port distributed RAM                    : 1
 16x6-bit dual-port distributed RAM                    : 3
 256x25-bit single-port distributed Read Only RAM      : 1
 32x6-bit single-port distributed Read Only RAM        : 1
 32x8-bit single-port distributed Read Only RAM        : 1
 4x128-bit single-port distributed Read Only RAM       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 2
 9x4-bit single-port distributed RAM                   : 1
# MACs                                                 : 4
 4x2-to-3-bit MAC                                      : 1
 7x5-to-12-bit MAC                                     : 1
 8x6-to-14-bit MAC                                     : 1
 8x7-to-14-bit MAC                                     : 1
# Multipliers                                          : 11
 11x8-bit multiplier                                   : 1
 16x16-bit multiplier                                  : 1
 16x8-bit multiplier                                   : 1
 32x17-bit multiplier                                  : 2
 32x7-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 32x9-bit multiplier                                   : 2
 7x5-bit multiplier                                    : 2
# Adders/Subtractors                                   : 104
 1-bit adder                                           : 1
 10-bit adder                                          : 5
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 12-bit subtractor                                     : 3
 13-bit adder                                          : 2
 14-bit adder                                          : 3
 15-bit adder                                          : 1
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 23-bit adder                                          : 1
 27-bit subtractor                                     : 1
 3-bit adder                                           : 7
 3-bit subtractor                                      : 4
 32-bit adder                                          : 27
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 4-bit subtractor                                      : 8
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 23
 10-bit up counter                                     : 3
 12-bit up counter                                     : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 3
 3-bit up counter                                      : 1
 32-bit down counter                                   : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 2
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Accumulators                                         : 3
 10-bit up accumulator                                 : 1
 32-bit down loadable accumulator                      : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 2670
 Flip-Flops                                            : 2670
# Comparators                                          : 161
 1-bit comparator greater                              : 1
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 8
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 2
 3-bit comparator greater                              : 1
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 19
 32-bit comparator lessequal                           : 9
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 4
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 65
 8-bit comparator greater                              : 7
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 12
# Multiplexers                                         : 1766
 1-bit 16-to-1 multiplexer                             : 9
 1-bit 2-to-1 multiplexer                              : 897
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 48-to-1 multiplexer                             : 1
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 6
 14-bit 2-to-1 multiplexer                             : 14
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 42
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 26
 2-bit 4-to-1 multiplexer                              : 4
 23-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 162
 3-bit 3-to-1 multiplexer                              : 3
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 180
 4-bit 3-to-1 multiplexer                              : 4
 48-bit 2-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 46
 6-bit 2-to-1 multiplexer                              : 21
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 169
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 13
 96-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 5
# Xors                                                 : 118
 1-bit xor2                                            : 44
 1-bit xor3                                            : 66
 1-bit xor8                                            : 6
 1-bit xor9                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cortex.results_6_0> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_6_1> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_6_2> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_6_3> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_6_4> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_6_5> (without init value) has a constant value of 1 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <thats_rock> has a constant value of 0 in block <T80>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch RVwidth_0 hinder the constant cleaning in the block simple_GateArrayInterrupt.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch RVwidth_2 hinder the constant cleaning in the block simple_GateArrayInterrupt.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch RVwidth_3 hinder the constant cleaning in the block simple_GateArrayInterrupt.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch RVwidth_4 hinder the constant cleaning in the block simple_GateArrayInterrupt.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <GND_159_o_CLK8[0]_DFF_455> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_161_o_CLK8[0]_DFF_456> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_167_o_CLK8[0]_DFF_459> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_163_o_CLK8[0]_DFF_457> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_165_o_CLK8[0]_DFF_458> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_173_o_CLK8[0]_DFF_462> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_169_o_CLK8[0]_DFF_460> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_171_o_CLK8[0]_DFF_461> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RVwidth_1> has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch compare_length_0 hinder the constant cleaning in the block SDRAM_FAT32_LOADER.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch compare_length_1 hinder the constant cleaning in the block SDRAM_FAT32_LOADER.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch gripsou_ram_A_20 hinder the constant cleaning in the block SDRAM_FAT32_LOADER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <gripsou.sectSize_0> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_1> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_2> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_3> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_4> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_5> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_6> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_7> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_8> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gripsou.sectSize_9> (without init value) has a constant value of 1 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leds_0> (without init value) has a constant value of 1 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leds_1> (without init value) has a constant value of 1 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leds_2> (without init value) has a constant value of 1 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gripsou_ram_A_21> has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gripsou_ram_A_22> has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch sangoku.address_loaded_safe hinder the constant cleaning in the block SDRAM_SPIMASTER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch length_send_4 hinder the constant cleaning in the block SDRAM_SPIMASTER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch length_send_5 hinder the constant cleaning in the block SDRAM_SPIMASTER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <length_data_block_write_8> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_7> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_6> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_5> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_4> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_3> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_2> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_1> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_write_0> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_8> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_7> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_6> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_5> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_4> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_3> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_2> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_1> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_data_block_0> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_send_3> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_send_2> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_send_1> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_send_0> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cortex.do_update_CLK8[0]_DFF_596> in Unit <simple_DSK> is equivalent to the following 7 FFs/Latches, which will be removed : <cortex.do_update_CLK8[0]_DFF_595> <cortex.do_update_CLK8[0]_DFF_597> <cortex.do_update_CLK8[0]_DFF_598> <cortex.do_update_CLK8[0]_DFF_599> <cortex.do_update_CLK8[0]_DFF_600> <cortex.do_update_CLK8[0]_DFF_601> <cortex.do_update_CLK8[0]_DFF_602> 
INFO:Xst:2261 - The FF/Latch <cortex.do_update_CLK8[0]_DFF_589> in Unit <simple_DSK> is equivalent to the following 7 FFs/Latches, which will be removed : <cortex.do_update_CLK8[0]_DFF_587> <cortex.do_update_CLK8[0]_DFF_588> <cortex.do_update_CLK8[0]_DFF_590> <cortex.do_update_CLK8[0]_DFF_591> <cortex.do_update_CLK8[0]_DFF_592> <cortex.do_update_CLK8[0]_DFF_593> <cortex.do_update_CLK8[0]_DFF_594> 
INFO:Xst:2261 - The FF/Latch <simple_GateArray_process.disp> in Unit <simple_GateArrayInterrupt> is equivalent to the following FF/Latch, which will be removed : <simple_GateArray_process.last_disp> 
INFO:Xst:2261 - The FF/Latch <Dout_0> in Unit <simple_GateArrayInterrupt> is equivalent to the following 7 FFs/Latches, which will be removed : <Dout_1> <Dout_2> <Dout_3> <Dout_4> <Dout_5> <Dout_6> <Dout_7> 
INFO:Xst:2261 - The FF/Latch <crtc_VSYNC> in Unit <simple_GateArrayInterrupt> is equivalent to the following 2 FFs/Latches, which will be removed : <simple_GateArray_process.last_etat_vsync> <vsync> 
INFO:Xst:2261 - The FF/Latch <RVwidth_0> in Unit <simple_GateArrayInterrupt> is equivalent to the following 2 FFs/Latches, which will be removed : <RVwidth_3> <RVwidth_4> 
INFO:Xst:2261 - The FF/Latch <ram_R> in Unit <simple_GateArrayInterrupt> is equivalent to the following FF/Latch, which will be removed : <crtc_transmit> 
INFO:Xst:2261 - The FF/Latch <simple_GateArray_process.last_etat_hsync> in Unit <simple_GateArrayInterrupt> is equivalent to the following FF/Latch, which will be removed : <hsync> 
INFO:Xst:2261 - The FF/Latch <CLK8[1]_CLK8[0]_DFF_548> in Unit <RAM_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <CLK8[1]_CLK8[0]_DFF_547> <CLK8[1]_CLK8[0]_DFF_551> <CLK8[1]_CLK8[0]_DFF_549> <CLK8[1]_CLK8[0]_DFF_550> <CLK8[1]_CLK8[0]_DFF_552> <CLK8[1]_CLK8[0]_DFF_553> <CLK8[1]_CLK8[0]_DFF_546> 
INFO:Xst:2261 - The FF/Latch <CLK8[2]_CLK8[0]_DFF_555> in Unit <RAM_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <CLK8[2]_CLK8[0]_DFF_554> <CLK8[2]_CLK8[0]_DFF_556> <CLK8[2]_CLK8[0]_DFF_557> <CLK8[2]_CLK8[0]_DFF_560> <CLK8[2]_CLK8[0]_DFF_558> <CLK8[2]_CLK8[0]_DFF_559> <CLK8[2]_CLK8[0]_DFF_561> 
INFO:Xst:2261 - The FF/Latch <compare_length_0> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following FF/Latch, which will be removed : <compare_length_1> 
INFO:Xst:2261 - The FF/Latch <transmiter.transmit_step[2]_CLK_DFF_241> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 15 FFs/Latches, which will be removed : <transmiter.transmit_step[2]_CLK_DFF_242> <transmiter.transmit_step[2]_CLK_DFF_243> <transmiter.transmit_step[2]_CLK_DFF_244> <transmiter.transmit_step[2]_CLK_DFF_245> <transmiter.transmit_step[2]_CLK_DFF_246> <transmiter.transmit_step[2]_CLK_DFF_247> <transmiter.transmit_step[2]_CLK_DFF_248> <transmiter.transmit_step[2]_CLK_DFF_249> <transmiter.transmit_step[2]_CLK_DFF_250> <transmiter.transmit_step[2]_CLK_DFF_251> <transmiter.transmit_step[2]_CLK_DFF_252> <transmiter.transmit_step[2]_CLK_DFF_253> <transmiter.transmit_step[2]_CLK_DFF_254> <transmiter.transmit_step[2]_CLK_DFF_255> <transmiter.transmit_step[2]_CLK_DFF_256> 
INFO:Xst:2261 - The FF/Latch <length_send_4> in Unit <SDRAM_SPIMASTER> is equivalent to the following FF/Latch, which will be removed : <length_send_5> 
INFO:Xst:2261 - The FF/Latch <portb_ipreg_1> in Unit <I82C55> is equivalent to the following 3 FFs/Latches, which will be removed : <portb_ipreg_5> <portb_ipreg_6> <portb_ipreg_7> 
INFO:Xst:2261 - The FF/Latch <portb_ipreg_2> in Unit <I82C55> is equivalent to the following 2 FFs/Latches, which will be removed : <portb_ipreg_3> <portb_ipreg_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_512/XLXI_344/FSM_3> on signal <phase[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 010
 011   | 011
 010   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_512/XLXI_494/XLXI_1/FSM_4> on signal <state[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 delay  | 0000
 start  | 0001
 d0     | 0010
 d1     | 0011
 d2     | 0100
 d3     | 0101
 d4     | 0110
 d5     | 0111
 d6     | 1000
 d7     | 1001
 parity | 1010
 stop   | 1011
 finish | 1100
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_462/XLXI_7/FSM_2> on signal <gripsou.gripsou_step[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00011
 00011 | 00010
 00100 | 00110
 00110 | 00111
 00101 | 00101
 00111 | 00100
 01010 | 01100
 01011 | 01101
 01100 | 01111
 01101 | 01110
 01110 | 01010
 11001 | 01011
 01111 | 01001
 10000 | 01000
 10101 | 11000
 10010 | 11001
 10011 | 11011
 10100 | 11010
 10110 | 11110
 10111 | 11111
 11000 | 11101
 10001 | 11100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_462/XLXI_7/FSM_1> on signal <tortue_geniale.step_var[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00011
 00011 | 00010
 00100 | 00110
 00101 | 00111
 00110 | 00101
 00111 | 00100
 11001 | 01100
 11110 | 01101
 01001 | 01111
 01100 | 01110
 01101 | 01010
 01010 | 01011
 01011 | 01001
 10101 | 01000
 01000 | 11000
 11010 | 11001
 10111 | 11011
 01110 | 11010
 01111 | 11110
 10000 | 11111
 11000 | 11101
 10010 | 11100
 10011 | 10100
 10100 | 10101
 10110 | 10111
 10001 | 10110
 11100 | 10010
 11101 | 10011
 11011 | 10001
 11111 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_462/XLXI_1/FSM_0> on signal <sangoku.init_step[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00010 | 00010
 01010 | 01010
 00011 | 00011
 01011 | 01011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01100 | 01100
 10001 | 10001
 01000 | 01000
 01110 | 01110
 01111 | 01111
 10000 | 10000
 01001 | 01001
 01101 | 01101
 10010 | 10010
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch compare_length_2 hinder the constant cleaning in the block SDRAM_FAT32_LOADER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <cortex.results_4_0> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_4_1> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_4_2> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_4_3> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_4_4> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_4_5> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_4_6> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_4_7> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_0> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_1> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_2> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_3> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_4> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_5> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_6> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cortex.results_5_7> (without init value) has a constant value of 0 in block <simple_DSK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <palette_D_5> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <palette_D_6> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <palette_D_7> (without init value) has a constant value of 0 in block <simple_GateArrayInterrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_4_7> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_3_4> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_3_5> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_3_6> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_3_7> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_7_7> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_5_5> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_5_6> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_5_7> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_6_7> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_9_5> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_9_6> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_9_7> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_12_6> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:2677 - Node <ctrcConfig_process.registres_12_7> of sequential type is unconnected in block <simple_GateArrayInterrupt>.
WARNING:Xst:1710 - FF/Latch <compare_to12_34> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_35> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_38> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_39> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_41> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_44> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_46> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_47> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_50> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_55> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_63> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_65> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_71> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_79> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_85> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_87> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_92> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_93> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_95> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_0> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_1> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_2> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_3> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_4> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_6> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_7> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_9> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_12> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_13> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_15> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_20> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_21> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_23> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_24> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_26> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_27> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_29> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_31> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <compare_to12_33> (without init value) has a constant value of 0 in block <SDRAM_FAT32_LOADER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_23> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_24> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_25> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_26> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_27> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_28> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_29> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_30> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:2677 - Node <tortue_geniale.file_address_31> of sequential type is unconnected in block <SDRAM_FAT32_LOADER>.
WARNING:Xst:1426 - The value init of the FF/Latch length_response_3 hinder the constant cleaning in the block SDRAM_SPIMASTER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <sangoku.wanted_address_0> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_1> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_2> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_3> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_4> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_5> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_6> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_7> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sangoku.wanted_address_8> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buffer_send_0> (without init value) has a constant value of 1 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buffer_send_46> (without init value) has a constant value of 1 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buffer_send_47> (without init value) has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_response_0> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_response_1> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_response_2> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_response_4> has a constant value of 0 in block <SDRAM_SPIMASTER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance RAMB16_S9_inst in unit SDRAM_SPIMASTER of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance XLXI_415/XLXI_24 in unit XLXI_415/XLXI_24 of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <compare_to12_56> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 2 FFs/Latches, which will be removed : <compare_to12_62> <compare_to12_70> 
INFO:Xst:2261 - The FF/Latch <compare_to12_58> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following FF/Latch, which will be removed : <compare_to12_59> 
INFO:Xst:2261 - The FF/Latch <compare_to12_69> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 2 FFs/Latches, which will be removed : <compare_to12_81> <compare_to12_84> 
INFO:Xst:2261 - The FF/Latch <compare_to12_5> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 15 FFs/Latches, which will be removed : <compare_to12_8> <compare_to12_10> <compare_to12_11> <compare_to12_14> <compare_to12_16> <compare_to12_17> <compare_to12_18> <compare_to12_19> <compare_to12_22> <compare_to12_25> <compare_to12_28> <compare_to12_30> <compare_to12_37> <compare_to12_45> <compare_to12_76> 
INFO:Xst:2261 - The FF/Latch <gripsou_ram_W> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following FF/Latch, which will be removed : <gripsou_write_CLK_DFF_394> 
INFO:Xst:2261 - The FF/Latch <compare_to12_80> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 2 FFs/Latches, which will be removed : <compare_to12_86> <compare_to12_94> 
INFO:Xst:2261 - The FF/Latch <compare_to12_32> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 5 FFs/Latches, which will be removed : <compare_to12_36> <compare_to12_40> <compare_to12_42> <compare_to12_43> <compare_to12_67> 
INFO:Xst:2261 - The FF/Latch <compare_to12_51> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 5 FFs/Latches, which will be removed : <compare_to12_60> <compare_to12_61> <compare_to12_68> <compare_to12_74> <compare_to12_77> 
INFO:Xst:2261 - The FF/Latch <compare_to12_52> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following FF/Latch, which will be removed : <compare_to12_57> 
INFO:Xst:2261 - The FF/Latch <compare_to12_53> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following FF/Latch, which will be removed : <compare_to12_64> 
INFO:Xst:2261 - The FF/Latch <compare_to12_49> in Unit <SDRAM_FAT32_LOADER> is equivalent to the following 4 FFs/Latches, which will be removed : <compare_to12_54> <compare_to12_66> <compare_to12_82> <compare_to12_83> 
INFO:Xst:2261 - The FF/Latch <length_send_4> in Unit <SDRAM_SPIMASTER> is equivalent to the following FF/Latch, which will be removed : <length_response_3> 
WARNING:Xst:1303 - From in and out of unit XLXI_462/XLXI_7, both signals file_select<7> and XLXI_500/XLXN_35 have a KEEP attribute, signal file_select<7> will be lost.
WARNING:Xst:1303 - From in and out of unit XLXI_462/XLXI_7, both signals file_select<6> and XLXI_500/XLXN_35 have a KEEP attribute, signal file_select<6> will be lost.
WARNING:Xst:1303 - From in and out of unit XLXI_462/XLXI_7, both signals file_select<5> and XLXI_500/XLXN_35 have a KEEP attribute, signal file_select<5> will be lost.
WARNING:Xst:1303 - From in and out of unit XLXI_462/XLXI_7, both signals file_select<4> and XLXI_500/XLXN_35 have a KEEP attribute, signal file_select<4> will be lost.
WARNING:Xst:1303 - From in and out of unit XLXI_462/XLXI_7, both signals file_select<3> and XLXI_500/XLXN_35 have a KEEP attribute, signal file_select<3> will be lost.
WARNING:Xst:1303 - From in and out of unit XLXI_462/XLXI_7, both signals file_select<1> and XLXI_462/XLXI_7/file_select<2> have a KEEP attribute, signal file_select<1> will be lost.
WARNING:Xst:1303 - From in and out of unit XLXI_462/XLXI_7, both signals file_select<0> and XLXI_462/XLXI_7/file_select<2> have a KEEP attribute, signal file_select<0> will be lost.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_7> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_6> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_5> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_4> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_3> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_2> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_1> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/GA_interrupt/ram_D_0> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_7/tortue_geniale.file_address_22> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_7/tortue_geniale.file_address_21> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_7/transmit_ram_A_22> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_7/transmit_ram_A_21> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_7/transmit_address_to_22> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_7/transmit_address_to_21> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    ram_A_14 in unit <AmstradRAMROM>
    ram_A_15 in unit <AmstradRAMROM>
    ram_A_17 in unit <AmstradRAMROM>
    ram_A_16 in unit <AmstradRAMROM>
    env_vol_0 in unit <YM2149>
    env_inc in unit <YM2149>
    env_vol_1 in unit <YM2149>
    env_vol_3 in unit <YM2149>
    env_vol_4 in unit <YM2149>
    env_vol_2 in unit <YM2149>


  List of register instances with asynchronous set or reset and opposite initialization value:
    XLXI_512/XLXI_344/cortex.current_byte_31 in unit <amstrad_switch_z80_vga_sd>
    XLXI_512/XLXI_344/cortex.exec_restant_31 in unit <amstrad_switch_z80_vga_sd>

WARNING:Xst:2042 - Unit amstrad_switch_z80_vga_sd: 24 internal tristates are replaced by logic (pull-up yes): XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_703_OUT<3:0>_cy<0>, XLXI_462/XLXI_7/gripsou_data<1>, XLXI_462/XLXI_7/gripsou_data<2>, XLXI_462/XLXI_7/gripsou_data<3>, XLXI_462/XLXI_7/gripsou_data<4>, XLXI_462/XLXI_7/gripsou_data<5>, XLXI_462/XLXI_7/gripsou_data<6>, XLXI_462/XLXI_7/gripsou_data<7>, XLXI_462/XLXI_7/gripsou_ram_D<0>1, XLXI_462/XLXI_7/gripsou_ram_D<1>1, XLXI_462/XLXI_7/gripsou_ram_D<2>1, XLXI_462/XLXI_7/gripsou_ram_D<3>1, XLXI_462/XLXI_7/gripsou_ram_D<4>1, XLXI_462/XLXI_7/gripsou_ram_D<5>1, XLXI_462/XLXI_7/gripsou_ram_D<6>1, XLXI_462/XLXI_7/gripsou_ram_D<7>1, XLXI_462/XLXI_7/transmit_ram_D<0>1, XLXI_462/XLXI_7/transmit_ram_D<1>1, XLXI_462/XLXI_7/transmit_ram_D<2>1, XLXI_462/XLXI_7/transmit_ram_D<3>1, XLXI_462/XLXI_7/transmit_ram_D<4>1, XLXI_462/XLXI_7/transmit_ram_D<5>1, XLXI_462/XLXI_7/transmit_ram_D<6>1, XLXI_462/XLXI_7/transmit_ram_D<7>1.
WARNING:Xst:2040 - Unit amstrad_switch_z80_vga_sd: 16 multi-source signals are replaced by logic (pull-up yes): XLXI_512/XLXN_283<0>, XLXI_512/XLXN_283<1>, XLXI_512/XLXN_283<2>, XLXI_512/XLXN_283<3>, XLXI_512/XLXN_283<4>, XLXI_512/XLXN_283<5>, XLXI_512/XLXN_283<6>, XLXI_512/XLXN_283<7>, ram_D<0>_MLTSRCEDGE, ram_D<1>_MLTSRCEDGE, ram_D<2>_MLTSRCEDGE, ram_D<3>_MLTSRCEDGE, ram_D<4>_MLTSRCEDGE, ram_D<5>_MLTSRCEDGE, ram_D<6>_MLTSRCEDGE, ram_D<7>_MLTSRCEDGE.
WARNING:Xst:2042 - Unit I82C55: 8 internal tristates are replaced by logic (pull-up yes): IO_DATA<0>, IO_DATA<1>, IO_DATA<2>, IO_DATA<3>, IO_DATA<4>, IO_DATA<5>, IO_DATA<6>, IO_DATA<7>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portc_5> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portc_4> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_7> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_6> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_5> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_4> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_3> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_2> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_1> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/PPI/r_portb_0> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.

Optimizing unit <joybuf_MUSER_amstrad_switch_z80_vga_sd> ...

Optimizing unit <PWM> ...

Optimizing unit <FD8CE_HXILINX_amstrad_switch_z80_vga_sd> ...

Optimizing unit <amstrad_switch_z80_vga_sd> ...
WARNING:Xst:1293 - FF/Latch <XLXI_512/GA_interrupt/simple_GateArray_process.waiting_MEMWR_0> has a constant value of 1 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CB2CE_HXILINX_amstrad_switch_z80_vga_sd> ...

Optimizing unit <KEYBOARD_driver> ...

Optimizing unit <Keyboard> ...

Optimizing unit <KEYBOARD_controller> ...

Optimizing unit <T80se> ...

Optimizing unit <T80> ...
WARNING:Xst:2677 - Node <OldNMI_n> of sequential type is unconnected in block <T80>.

Optimizing unit <T80_Reg> ...

Optimizing unit <T80_ALU> ...

Optimizing unit <T80_MCode> ...

Optimizing unit <YM2149> ...

Optimizing unit <AmstradRAMROM> ...

Optimizing unit <simple_GateArray> ...

Optimizing unit <CB4CE_HXILINX_amstrad_switch_z80_vga_sd> ...

Optimizing unit <SDRAM_SPIMASTER> ...

Optimizing unit <amstrad_video_MUSER_amstrad_switch_z80_vga_sd> ...

Optimizing unit <aZRaEL_vram2vgaAmstradMiaow> ...
WARNING:Xst:1710 - FF/Latch <XLXI_512/AmstradT80/u0/BusAck> (without init value) has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_512/AmstradT80/u0/BusReq_s> (without init value) has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_462/XLXI_1/sangoku.spi_Wmem> has a constant value of 1 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <COUNT_1> of sequential type is unconnected in block <XLXI_500/XLXI_24>.
WARNING:Xst:2677 - Node <XLXI_512/XLXI_494/XLXI_3/keycode_9> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/XLXI_494/XLXI_3/keycode_8> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/XLXI_494/XLXI_3/is_e1> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/XLXI_494/XLXI_3/is_e0> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_512/AmstradT80/u0/RFSH_n> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <COUNT_2> of sequential type is unconnected in block <XLXI_512/XLXI_399>.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <XLXI_512/XLXI_399>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_1/leds_4> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_1/leds_3> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_1/leds_2> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_1/leds_1> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_1/leds_0> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:1293 - FF/Latch <XLXI_462/XLXI_1/sangoku.write_step_1> has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_462/XLXI_1/sangoku.write_step_0> of sequential type is unconnected in block <amstrad_switch_z80_vga_sd>.
WARNING:Xst:1710 - FF/Latch <XLXI_512/AmstradT80/u0/NMICycle> (without init value) has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_512/AmstradT80/u0/NMI_s> (without init value) has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_512/XLXI_349/cnt_div_3> has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_462/XLXI_1/length_data_block_write_9> has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_462/XLXI_1/native_send_cmd.buffer_response_mem_39> has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_511/XLXI_476/aZRaEL_vram2vgaAmstrad_process.etat_rgb_1> has a constant value of 0 in block <amstrad_switch_z80_vga_sd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVdisp_1> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_6_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVdisp_2> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_6_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_0> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVdisp_5> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_6_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_1> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVdisp_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_6_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_2> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_3> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_4> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_5> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/gripsou_data_7> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_462/XLXI_7/transmit_ram_D_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/XLXI_344/dsk_W> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/XLXI_344/cortex.do_update_CLK8[0]_DFF_596> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_31> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following 25 FFs/Latches, which will be removed : <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_30> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_29> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_28> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_27> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_26> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_25> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_24> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_23> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_22>
   <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_21> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_20> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_19> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_18> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_17> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_16> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_15> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_14> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_13> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_12> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_11> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_10>
   <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_9> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_8> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_7> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_31> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following 25 FFs/Latches, which will be removed : <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_30> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_29> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_28> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_27> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_26> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_25> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_24> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_23> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_22> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_21>
   <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_20> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_19> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_18> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_17> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_16> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_15> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_14> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_13> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_12> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_11> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_10> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_9> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_8>
   <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_7> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_counter_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVsyncpos_0> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_7_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtotAdjust_0> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_5_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtotAdjust_1> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_5_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVsyncpos_5> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_7_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtotAdjust_2> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_5_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVsyncpos_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_7_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtotAdjust_3> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_5_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtotAdjust_4> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_5_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtot_0> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_4_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtot_3> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_4_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtot_4> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_4_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RRmax_3> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_9_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/XLXI_224/ram_W> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/XLXI_224/CLK8[2]_CLK8[0]_DFF_555> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RVtot_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_4_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RRmax_4> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_9_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHwidth_1> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_3_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_0> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_1> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_2> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_3> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_4> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_5> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_7> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_13_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_8> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_12_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_9> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_12_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHdisp_0> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_1_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHdisp_1> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_1_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHdisp_2> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_1_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHdisp_4> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_1_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHdisp_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_1_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHdisp_7> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_1_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_10> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_12_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/OFFSET_11> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_12_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHsyncpos_0> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_2_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHsyncpos_4> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_2_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHsyncpos_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_2_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHsyncpos_7> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_2_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHtot_6> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_0_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/RHtot_7> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/ctrcConfig_process.registres_0_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_31> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following 27 FFs/Latches, which will be removed : <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_30> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_29> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_28> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_27> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_26> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_25> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_24> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_23> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_22>
   <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_21> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_20> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_19> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_18> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_17> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_16> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_15> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_14> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_13> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_12> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_11> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_10>
   <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_9> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_8> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_7> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_6> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_5> <XLXI_512/GA_interrupt/simple_GateArray_process.vram_horizontal_offset_counter_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_462/XLXI_7/tortue_geniale.dsk_number_7> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following 4 FFs/Latches, which will be removed : <XLXI_462/XLXI_7/tortue_geniale.dsk_number_6> <XLXI_462/XLXI_7/tortue_geniale.dsk_number_5> <XLXI_462/XLXI_7/tortue_geniale.dsk_number_4> <XLXI_462/XLXI_7/tortue_geniale.dsk_number_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_512/AmstradT80/u0/IntE_FF1> in Unit <amstrad_switch_z80_vga_sd> is equivalent to the following FF/Latch, which will be removed : <XLXI_512/AmstradT80/u0/IntE_FF2> 
INFO:Xst:3203 - The FF/Latch <XLXI_512/GA_interrupt/simple_GateArray_process.waiting> in Unit <amstrad_switch_z80_vga_sd> is the opposite to the following FF/Latch, which will be removed : <XLXI_512/GA_interrupt/WAIT_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block amstrad_switch_z80_vga_sd, actual ratio is 138.
Optimizing block <amstrad_switch_z80_vga_sd> to meet ratio 100 (+ 5) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <amstrad_switch_z80_vga_sd>, final ratio is 146.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal XLXI_512/XLXI_221/COUNT_1_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal CLK50MHz_BUFGP. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.
FlipFlop XLXI_462/XLXI_7/switch_br_compare_transmit_0 has been replicated 2 time(s)
FlipFlop XLXI_462/XLXI_7/switch_br_compare_transmit_1 has been replicated 2 time(s)
FlipFlop XLXI_512/GA_interrupt/RRmax_0 has been replicated 2 time(s)
FlipFlop XLXI_512/GA_interrupt/RRmax_1 has been replicated 2 time(s)
FlipFlop XLXI_512/GA_interrupt/RRmax_2 has been replicated 2 time(s)
FlipFlop XLXI_512/GA_interrupt/RRmax_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2468
 Flip-Flops                                            : 2468

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : amstrad_switch_z80_vga_sd.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9447
#      AND2                        : 7
#      AND3                        : 1
#      BUF                         : 18
#      GND                         : 4
#      INV                         : 272
#      LUT1                        : 498
#      LUT2                        : 605
#      LUT3                        : 684
#      LUT4                        : 730
#      LUT5                        : 1260
#      LUT6                        : 2241
#      MUXCY                       : 1643
#      MUXF7                       : 62
#      MUXF8                       : 5
#      OR2                         : 2
#      VCC                         : 4
#      XOR2                        : 3
#      XORCY                       : 1408
# FlipFlops/Latches                : 2483
#      FD                          : 188
#      FD_1                        : 51
#      FDC                         : 62
#      FDC_1                       : 8
#      FDCE                        : 333
#      FDE                         : 1080
#      FDE_1                       : 415
#      FDP                         : 34
#      FDPE                        : 34
#      FDR                         : 42
#      FDR_1                       : 13
#      FDRE                        : 194
#      FDRE_1                      : 2
#      FDS                         : 8
#      FDS_1                       : 1
#      FDSE                        : 2
#      FDSE_1                      : 1
#      LD                          : 13
#      LDC                         : 2
# RAMS                             : 61
#      RAM16X1D                    : 32
#      RAM16X1S                    : 4
#      RAM32M                      : 4
#      RAMB16BWER                  : 21
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 89
#      IBUF                        : 19
#      IOBUF                       : 8
#      OBUF                        : 62
# DSPs                             : 16
#      DSP48A1                     : 16
# Others                           : 17
#      PLL_ADV                     : 1
#      PULLDOWN                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2483  out of  11440    21%  
 Number of Slice LUTs:                 6374  out of   5720   111% (*) 
    Number used as Logic:              6290  out of   5720   109% (*) 
    Number used as Memory:               84  out of   1440     5%  
       Number used as RAM:               84

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7071
   Number with an unused Flip Flop:    4588  out of   7071    64%  
   Number with an unused LUT:           697  out of   7071     9%  
   Number of fully used LUT-FF pairs:  1786  out of   7071    25%  
   Number of unique control sets:       242

IO Utilization: 
 Number of IOs:                          90
 Number of bonded IOBs:                  90  out of    102    88%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of     32    65%  
    Number using Block RAM only:         21
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                     16  out of     16   100%  
 Number of PLL_ADVs:                      1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                                                         | Clock buffer(FF name)                                  | Load  |
-----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
XLXI_512/XLXI_221/COUNT_1                                                                            | BUFG                                                   | 503   |
XLXI_415/XLXI_24/CLKOUT0                                                                             | NONE(XLXI_512/XLXI_344/phase_FSM_FFd1)                 | 273   |
XLXI_500/XLXN_35                                                                                     | NONE(XLXI_512/GA_interrupt/Madd_n0637_Madd1)           | 1     |
XLXI_462/SCLK_pha(XLXI_462/XLXI_8:O)                                                                 | BUFG(*)(XLXI_462/XLXI_7/tortue_geniale.file_address_20)| 1143  |
CLK50MHz                                                                                             | BUFGP                                                  | 1     |
XLXI_512/XLXI_494/XLXI_1/fok                                                                         | NONE(XLXI_512/XLXI_494/XLXI_1/scancode_0)              | 8     |
XLXI_512/XLXN_802(XLXI_512/XLXI_568/CLK_WAIT_n1:O)                                                   | BUFG(*)(XLXI_512/AmstradT80/DI_Reg_7)                  | 256   |
XLXI_512/XLXI_399/COUNT_1                                                                            | BUFG                                                   | 233   |
XLXI_512/XLXI_349/Mram_busctrl_addr(XLXI_512/XLXI_349/Mram_busctrl_addr11:O)                         | NONE(*)(XLXI_512/XLXI_349/addr_7)                      | 8     |
XLXI_500/XLXI_24/COUNT_0                                                                             | BUFG                                                   | 142   |
XLXI_462/XLXI_7/tortue_geniale.load_done                                                             | NONE(XLXI_512/XLXI_344/cortex.exec_restant_31_LD)      | 1     |
XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5660_o(XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5660_o1:O)| NONE(*)(XLXI_512/XLXI_349/env_vol_0_LDC)               | 1     |
XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5661_o(XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5661_o1:O)| NONE(*)(XLXI_512/XLXI_349/env_inc_LDC)                 | 1     |
XLXI_462/XLXI_7/file_select<2>                                                                       | NONE(XLXI_512/XLXI_173/ram_A_14)                       | 4     |
-----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.706ns (Maximum Frequency: 50.747MHz)
   Minimum input arrival time before clock: 8.566ns
   Maximum output required time after clock: 7.690ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_415/XLXI_24/CLKOUT0'
  Clock period: 14.051ns (frequency: 71.167MHz)
  Total number of paths / destination ports: 48463 / 485
-------------------------------------------------------------------------
Delay:               7.026ns (Levels of Logic = 4)
  Source:            XLXI_512/XLXI_221/COUNT_0 (FF)
  Destination:       XLXI_512/XLXI_344/cortex.current_byte_30 (FF)
  Source Clock:      XLXI_415/XLXI_24/CLKOUT0 rising
  Destination Clock: XLXI_415/XLXI_24/CLKOUT0 falling

  Data Path: XLXI_512/XLXI_221/COUNT_0 to XLXI_512/XLXI_344/cortex.current_byte_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           146   0.447   2.245  COUNT_0 (COUNT_0)
     end scope: 'XLXI_512/XLXI_221:Q0'
     LUT5:I1->O            4   0.203   0.931  XLXI_512/XLXI_344/_n2425_inv21 (XLXI_512/XLXI_344/_n2425_inv2)
     LUT5:I1->O            8   0.203   1.167  XLXI_512/XLXI_344/_n1952_inv41 (XLXI_512/XLXI_344/_n1952_inv4)
     LUT6:I0->O           33   0.203   1.305  XLXI_512/XLXI_344/_n1868_inv1 (XLXI_512/XLXI_344/_n1868_inv)
     FDCE:CE                   0.322          XLXI_512/XLXI_344/cortex.current_byte_0
    ----------------------------------------
    Total                      7.026ns (1.378ns logic, 5.648ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_512/XLXI_221/COUNT_1'
  Clock period: 19.219ns (frequency: 52.032MHz)
  Total number of paths / destination ports: 56121420678 / 1236
-------------------------------------------------------------------------
Delay:               19.219ns (Levels of Logic = 34)
  Source:            XLXI_512/GA_interrupt/RRmax_3_1 (FF)
  Destination:       XLXI_512/GA_interrupt/simple_GateArray_process.palette_A_mem_13 (FF)
  Source Clock:      XLXI_512/XLXI_221/COUNT_1 falling
  Destination Clock: XLXI_512/XLXI_221/COUNT_1 falling

  Data Path: XLXI_512/GA_interrupt/RRmax_3_1 to XLXI_512/GA_interrupt/simple_GateArray_process.palette_A_mem_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.447   0.961  XLXI_512/GA_interrupt/RRmax_3_1 (XLXI_512/GA_interrupt/RRmax_3_1)
     LUT5:I0->O            5   0.203   0.715  XLXI_512/GA_interrupt/Madd_RRmax[4]_GND_157_o_add_174_OUT_xor<4>11_1 (XLXI_512/GA_interrupt/Madd_RRmax[4]_GND_157_o_add_174_OUT_xor<4>11)
     LUT4:I3->O            1   0.205   0.579  XLXI_512/GA_interrupt/Mmult_n0793_Madd_cy<6>1_SW0 (N223)
     MUXF7:S->O            5   0.148   0.715  XLXI_512/GA_interrupt/Mmult_n0793_Madd_cy<6>1 (XLXI_512/GA_interrupt/Mmult_n0793_Madd_cy<6>)
     LUT6:I5->O            1   0.205   0.580  XLXI_512/GA_interrupt/Mmult_n0793_Madd_xor<10>11 (XLXI_512/GA_interrupt/Mmult_n0793_Madd_10)
     LUT2:I1->O            1   0.205   0.000  XLXI_512/GA_interrupt/Mmult_n0793_Madd2_lut<10> (XLXI_512/GA_interrupt/Mmult_n0793_Madd2_lut<10>)
     XORCY:LI->O           1   0.136   0.580  XLXI_512/GA_interrupt/Mmult_n0793_Madd2_xor<10> (XLXI_512/GA_interrupt/Mmult_n0793_Madd_102)
     LUT1:I0->O            1   0.205   0.000  XLXI_512/GA_interrupt/Mmult_n0793_Madd3_cy<10>_rt (XLXI_512/GA_interrupt/Mmult_n0793_Madd3_cy<10>_rt)
     XORCY:LI->O           3   0.136   0.651  XLXI_512/GA_interrupt/Mmult_n0793_Madd3_xor<10> (XLXI_512/GA_interrupt/n0793<10>)
     LUT1:I0->O            1   0.205   0.000  XLXI_512/GA_interrupt/Madd_RVsyncpos[6]_GND_157_o_add_180_OUT_cy<10>_rt (XLXI_512/GA_interrupt/Madd_RVsyncpos[6]_GND_157_o_add_180_OUT_cy<10>_rt)
     XORCY:LI->O           2   0.136   0.961  XLXI_512/GA_interrupt/Madd_RVsyncpos[6]_GND_157_o_add_180_OUT_xor<10> (XLXI_512/GA_interrupt/RVsyncpos[6]_GND_157_o_add_180_OUT<10>)
     LUT5:I0->O            0   0.203   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_RVsyncpos[6]_LessThan_182_o_lutdi4 (XLXI_512/GA_interrupt/Mcompar_GND_157_o_RVsyncpos[6]_LessThan_182_o_lutdi4)
     MUXCY:DI->O           1   0.145   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_RVsyncpos[6]_LessThan_182_o_cy<4> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_RVsyncpos[6]_LessThan_182_o_cy<4>)
     MUXCY:CI->O          79   0.213   1.739  XLXI_512/GA_interrupt/Mcompar_GND_157_o_RVsyncpos[6]_LessThan_182_o_cy<5> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_RVsyncpos[6]_LessThan_182_o_cy<5>)
     LUT4:I3->O            1   0.205   0.924  XLXI_512/GA_interrupt/Mmux_n0802110 (XLXI_512/GA_interrupt/n0802<0>)
     LUT5:I0->O            1   0.203   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_lut<0> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<0> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<1> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<2> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<3> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<4> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<5> (XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<5>)
     MUXCY:CI->O         115   0.213   1.917  XLXI_512/GA_interrupt/Mcompar_GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o_cy<6> (XLXI_512/GA_interrupt/GND_157_o_simple_GateArray_process.vram_vertical_offset_counter[31]_LessThan_193_o)
     LUT5:I4->O            2   0.205   0.961  XLXI_512/GA_interrupt/Mmux_simple_GateArray_process.vram_vertical_offset_counter[31]_simple_GateArray_process.vram_vertical_offset_counter[31]_mux_200_OUT110 (XLXI_512/GA_interrupt/simple_GateArray_process.vram_vertical_offset_counter[31]_simple_GateArray_process.vram_vertical_offset_counter[31]_mux_200_OUT<0>)
     LUT5:I0->O            1   0.203   0.000  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_lut<0> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<0> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<1> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<2> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<3> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<4> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<5> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<5>)
     MUXCY:CI->O           6   0.213   0.849  XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<6> (XLXI_512/GA_interrupt/Mcompar_simple_GateArray_process.vram_vertical_offset_counter[31]_GND_157_o_LessThan_208_o_cy<6>)
     LUT6:I4->O            2   0.203   0.617  XLXI_512/GA_interrupt/Mmux_simple_GateArray_process.palette_A_mem[13]_simple_GateArray_process.palette_A_mem[13]_mux_252_OUT11021 (XLXI_512/GA_interrupt/Mmux_simple_GateArray_process.palette_A_mem[13]_simple_GateArray_process.palette_A_mem[13]_mux_252_OUT1102)
     LUT5:I4->O           14   0.205   1.186  XLXI_512/GA_interrupt/Mmux_simple_GateArray_process.palette_A_mem[13]_simple_GateArray_process.palette_A_mem[13]_mux_252_OUT1111 (XLXI_512/GA_interrupt/Mmux_simple_GateArray_process.palette_A_mem[13]_simple_GateArray_process.palette_A_mem[13]_mux_252_OUT111)
     LUT6:I3->O            1   0.205   0.000  XLXI_512/GA_interrupt/Mmux_simple_GateArray_process.palette_A_mem[13]_simple_GateArray_process.palette_A_mem[13]_mux_252_OUT10 (XLXI_512/GA_interrupt/simple_GateArray_process.palette_A_mem[13]_simple_GateArray_process.palette_A_mem[13]_mux_252_OUT<13>)
     FDE_1:D                   0.102          XLXI_512/GA_interrupt/simple_GateArray_process.palette_A_mem_13
    ----------------------------------------
    Total                     19.219ns (5.283ns logic, 13.936ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_462/SCLK_pha'
  Clock period: 19.706ns (frequency: 50.747MHz)
  Total number of paths / destination ports: 507954245 / 2343
-------------------------------------------------------------------------
Delay:               19.706ns (Levels of Logic = 35)
  Source:            XLXI_462/XLXI_7/tortue_geniale.folder_cluster_pointer_4 (FF)
  Destination:       XLXI_462/XLXI_7/tortue_geniale.folder_sector_pointer_31 (FF)
  Source Clock:      XLXI_462/SCLK_pha rising
  Destination Clock: XLXI_462/SCLK_pha rising

  Data Path: XLXI_462/XLXI_7/tortue_geniale.folder_cluster_pointer_4 to XLXI_462/XLXI_7/tortue_geniale.folder_sector_pointer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   0.802  XLXI_462/XLXI_7/tortue_geniale.folder_cluster_pointer_4 (XLXI_462/XLXI_7/tortue_geniale.folder_cluster_pointer_4)
     INV:I->O              1   0.206   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_lut<4>_INV_0 (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_lut<4>)
     MUXCY:S->O            1   0.172   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<4> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<5> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<6> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<7> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<8> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<9> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<10> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<11> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<12> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<13> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<14> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<15> (XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_cy<15>)
     XORCY:CI->O           1   0.180   0.579  XLXI_462/XLXI_7/Msub_GND_13_o_GND_13_o_sub_364_OUT<31:0>_xor<16> (XLXI_462/XLXI_7/GND_13_o_GND_13_o_sub_364_OUT<16>)
     DSP48A1:A16->P47     18   4.560   1.049  XLXI_462/XLXI_7/Mmult_n1072 (XLXI_462/XLXI_7/Mmult_n1072_P47_to_Mmult_n10721)
     DSP48A1:C30->P0       1   2.687   0.580  XLXI_462/XLXI_7/Mmult_n10721 (XLXI_462/XLXI_7/n1072<17>)
     LUT2:I1->O            1   0.205   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_lut<17> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_lut<17>)
     MUXCY:S->O            1   0.172   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<17> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<18> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<19> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<20> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<21> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<22> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<23> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<24> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<25> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<26> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<27> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<28> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<29> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<30> (XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_cy<30>)
     XORCY:CI->O           4   0.180   0.683  XLXI_462/XLXI_7/Madd_GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT_xor<31> (XLXI_462/XLXI_7/GND_13_o_tortue_geniale.FirstDataSector[31]_add_365_OUT<31>)
     DSP48A1:A14->P9       3   4.560   0.995  XLXI_462/XLXI_7/Mmult_n10741 (XLXI_462/XLXI_7/Madd_GND_13_o_GND_13_o_add_367_OUT_lut<26>)
     LUT6:I1->O            4   0.203   0.684  XLXI_462/XLXI_7/Madd_GND_13_o_GND_13_o_add_367_OUT_xor<28>111 (XLXI_462/XLXI_7/Madd_GND_13_o_GND_13_o_add_367_OUT_xor<28>11)
     LUT2:I1->O            1   0.205   0.000  XLXI_462/XLXI_7/Madd_GND_13_o_GND_13_o_add_367_OUT_xor<28>12 (XLXI_462/XLXI_7/GND_13_o_GND_13_o_add_367_OUT<28>)
     FDE:D                     0.102          XLXI_462/XLXI_7/tortue_geniale.folder_sector_pointer_28
    ----------------------------------------
    Total                     19.706ns (14.335ns logic, 5.370ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK50MHz'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            XLXI_500/XLXI_24/COUNT_0 (FF)
  Destination:       XLXI_500/XLXI_24/COUNT_0 (FF)
  Source Clock:      CLK50MHz rising
  Destination Clock: CLK50MHz rising

  Data Path: XLXI_500/XLXI_24/COUNT_0 to XLXI_500/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.579  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_512/XLXN_802'
  Clock period: 15.423ns (frequency: 64.837MHz)
  Total number of paths / destination ports: 1622038 / 598
-------------------------------------------------------------------------
Delay:               15.423ns (Levels of Logic = 16)
  Source:            XLXI_512/AmstradT80/u0/IR_2 (FF)
  Destination:       XLXI_512/AmstradT80/u0/IncDecZ (FF)
  Source Clock:      XLXI_512/XLXN_802 rising
  Destination Clock: XLXI_512/XLXN_802 rising

  Data Path: XLXI_512/AmstradT80/u0/IR_2 to XLXI_512/AmstradT80/u0/IncDecZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           120   0.447   2.158  XLXI_512/AmstradT80/u0/IR_2 (XLXI_512/AmstradT80/u0/IR_2)
     LUT3:I0->O           18   0.205   1.050  XLXI_512/AmstradT80/u0/mcode/_n10306<7>11 (XLXI_512/AmstradT80/u0/mcode/_n10306<7>1)
     LUT6:I5->O           14   0.205   1.062  XLXI_512/AmstradT80/u0/mcode/_n2136<7>1 (XLXI_512/AmstradT80/u0/mcode/_n2136)
     LUT6:I4->O            1   0.203   0.000  XLXI_512/AmstradT80/u0/mcode/_n491212_F (N882)
     MUXF7:I0->O           2   0.131   0.617  XLXI_512/AmstradT80/u0/mcode/_n491212 (XLXI_512/AmstradT80/u0/mcode/_n4912_mmx_out)
     LUT6:I5->O            3   0.205   0.651  XLXI_512/AmstradT80/u0/mcode/_n27711 (XLXI_512/AmstradT80/u0/mcode/_n2771_mmx_out)
     LUT6:I5->O            7   0.205   0.774  XLXI_512/AmstradT80/u0/mcode/Mmux_IncDec_166 (XLXI_512/AmstradT80/u0/IncDec_16<2>)
     LUT4:I3->O            1   0.205   0.580  XLXI_512/AmstradT80/u0/TState[2]_PWR_107_o_AND_4106_o_SW1 (N820)
     LUT6:I5->O            3   0.205   0.651  XLXI_512/AmstradT80/u0/TState[2]_PWR_107_o_AND_4106_o (XLXI_512/AmstradT80/u0/TState[2]_PWR_107_o_AND_4106_o)
     LUT6:I5->O           96   0.205   1.850  XLXI_512/AmstradT80/u0/Mmux_RegAddrA21 (XLXI_512/AmstradT80/u0/RegAddrA<1>)
     RAM16X1D:A1->SPO      3   0.205   0.995  XLXI_512/AmstradT80/u0/Regs/bG1[3].Reg1H (XLXI_512/AmstradT80/u0/RegBusA<11>)
     LUT5:I0->O            1   0.203   0.000  XLXI_512/AmstradT80/u0/Maddsub_ID16_lut<11> (XLXI_512/AmstradT80/u0/Maddsub_ID16_lut<11>)
     MUXCY:S->O            1   0.172   0.000  XLXI_512/AmstradT80/u0/Maddsub_ID16_cy<11> (XLXI_512/AmstradT80/u0/Maddsub_ID16_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/AmstradT80/u0/Maddsub_ID16_cy<12> (XLXI_512/AmstradT80/u0/Maddsub_ID16_cy<12>)
     XORCY:CI->O           2   0.180   0.845  XLXI_512/AmstradT80/u0/Maddsub_ID16_xor<13> (XLXI_512/AmstradT80/u0/ID16<13>)
     LUT4:I1->O            1   0.205   0.684  XLXI_512/AmstradT80/u0/Mmux_IncDecZ_ID16[15]_MUX_1424_o12 (XLXI_512/AmstradT80/u0/Mmux_IncDecZ_ID16[15]_MUX_1424_o11)
     LUT5:I3->O            1   0.203   0.000  XLXI_512/AmstradT80/u0/Mmux_IncDecZ_ID16[15]_MUX_1424_o14 (XLXI_512/AmstradT80/u0/IncDecZ_ID16[15]_MUX_1424_o)
     FDE:D                     0.102          XLXI_512/AmstradT80/u0/IncDecZ
    ----------------------------------------
    Total                     15.423ns (3.505ns logic, 11.918ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_512/XLXI_399/COUNT_1'
  Clock period: 8.934ns (frequency: 111.929MHz)
  Total number of paths / destination ports: 32098 / 309
-------------------------------------------------------------------------
Delay:               8.934ns (Levels of Logic = 13)
  Source:            XLXI_512/XLXI_349/reg_11_7 (FF)
  Destination:       XLXI_512/XLXI_349/env_gen_cnt_15 (FF)
  Source Clock:      XLXI_512/XLXI_399/COUNT_1 rising
  Destination Clock: XLXI_512/XLXI_399/COUNT_1 rising

  Data Path: XLXI_512/XLXI_349/reg_11_7 to XLXI_512/XLXI_349/env_gen_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  XLXI_512/XLXI_349/reg_11_7 (XLXI_512/XLXI_349/reg_11_7)
     LUT6:I0->O            1   0.203   0.944  XLXI_512/XLXI_349/reg[12][7]_GND_286_o_equal_107_o<7>2 (XLXI_512/XLXI_349/reg[12][7]_GND_286_o_equal_107_o<7>1)
     LUT6:I0->O           15   0.203   0.982  XLXI_512/XLXI_349/reg[12][7]_GND_286_o_equal_107_o<7>3 (XLXI_512/XLXI_349/reg[12][7]_GND_286_o_equal_107_o)
     LUT2:I1->O            2   0.205   0.864  XLXI_512/XLXI_349/Mmux_GND_286_o_GND_286_o_mux_108_OUT17 (XLXI_512/XLXI_349/GND_286_o_GND_286_o_mux_108_OUT<0>)
     LUT4:I0->O            1   0.203   0.000  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_lut<0> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<0> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<1> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<2> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<3> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<4> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<5> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<5>)
     MUXCY:CI->O           1   0.213   0.827  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<6> (XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<6>)
     LUT6:I2->O            2   0.203   0.721  XLXI_512/XLXI_349/Mcompar_GND_286_o_env_gen_cnt[15]_LessThan_110_o_cy<7> (XLXI_512/XLXI_349/GND_286_o_env_gen_cnt[15]_LessThan_110_o)
     LUT2:I0->O           16   0.203   1.004  XLXI_512/XLXI_349/_n05241 (XLXI_512/XLXI_349/_n0524)
     FDRE:R                    0.430          XLXI_512/XLXI_349/env_gen_cnt_0
    ----------------------------------------
    Total                      8.934ns (2.577ns logic, 6.357ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_500/XLXI_24/COUNT_0'
  Clock period: 8.649ns (frequency: 115.617MHz)
  Total number of paths / destination ports: 3959 / 527
-------------------------------------------------------------------------
Delay:               8.649ns (Levels of Logic = 4)
  Source:            XLXI_511/XLXI_476/aZRaEL_vram2vgaAmstrad_process.vertical_counter_1 (FF)
  Destination:       XLXI_511/XLXI_476/ADDRESS_14 (FF)
  Source Clock:      XLXI_500/XLXI_24/COUNT_0 rising
  Destination Clock: XLXI_500/XLXI_24/COUNT_0 rising

  Data Path: XLXI_511/XLXI_476/aZRaEL_vram2vgaAmstrad_process.vertical_counter_1 to XLXI_511/XLXI_476/ADDRESS_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   1.111  XLXI_511/XLXI_476/aZRaEL_vram2vgaAmstrad_process.vertical_counter_1 (XLXI_511/XLXI_476/aZRaEL_vram2vgaAmstrad_process.vertical_counter_1)
     LUT3:I0->O            2   0.205   0.721  XLXI_511/XLXI_476/n0267<4>11 (XLXI_511/XLXI_476/n0267<4>_bdd0)
     LUT5:I3->O            1   0.203   0.579  XLXI_511/XLXI_476/n0267<7>1 (XLXI_511/XLXI_476/n0267<7>)
     DSP48A1:B6->P13       1   4.394   0.684  XLXI_511/XLXI_476/Maddsub_n0297 (XLXI_511/XLXI_476/GND_80_o_GND_80_o_add_113_OUT<13>)
     LUT3:I1->O            1   0.203   0.000  XLXI_511/XLXI_476/Mmux_GND_80_o_GND_80_o_mux_114_OUT61 (XLXI_511/XLXI_476/GND_80_o_GND_80_o_mux_114_OUT<14>)
     FDR:D                     0.102          XLXI_511/XLXI_476/ADDRESS_14
    ----------------------------------------
    Total                      8.649ns (5.554ns logic, 3.095ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_415/XLXI_24/CLKOUT0'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              4.701ns (Levels of Logic = 5)
  Source:            ram_D<5> (PAD)
  Destination:       XLXI_512/XLXI_344/D_result_5 (FF)
  Destination Clock: XLXI_415/XLXI_24/CLKOUT0 falling

  Data Path: ram_D<5> to XLXI_512/XLXI_344/D_result_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.222   0.715  ram_D_5_IOBUF (N558)
     LUT6:I5->O            1   0.205   0.684  XLXI_512/XLXI_344/Mmux_n1285204_SW0 (N940)
     LUT6:I4->O            1   0.203   0.580  XLXI_512/XLXI_344/Mmux_n1285204 (XLXI_512/XLXI_344/Mmux_n1285204)
     LUT5:I4->O            1   0.205   0.580  XLXI_512/XLXI_344/Mmux_n1285205 (XLXI_512/XLXI_344/Mmux_n1285205)
     LUT6:I5->O            1   0.205   0.000  XLXI_512/XLXI_344/Mmux_n1285206 (XLXI_512/XLXI_344/n1285<5>)
     FD:D                      0.102          XLXI_512/XLXI_344/D_result_5
    ----------------------------------------
    Total                      4.701ns (2.142ns logic, 2.559ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_512/XLXI_221/COUNT_1'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              5.560ns (Levels of Logic = 5)
  Source:            JOYSTICK1<2> (PAD)
  Destination:       XLXI_512/XLXI_494/XLXI_2/portA_2 (FF)
  Destination Clock: XLXI_512/XLXI_221/COUNT_1 falling

  Data Path: JOYSTICK1<2> to XLXI_512/XLXI_494/XLXI_2/portA_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  JOYSTICK1_2_IBUF (JOYSTICK1_2_IBUF)
     BUF:I->O              1   0.568   0.827  XLXI_512/XLXI_566/XLXI_7 (XLXI_512/XLXN_798<2>)
     LUT4:I0->O            1   0.203   0.827  XLXI_512/XLXI_494/XLXI_2/Mmux_PWR_169_o_GND_299_o_MUX_2910_o115 (XLXI_512/XLXI_494/XLXI_2/Mmux_PWR_169_o_GND_299_o_MUX_2910_o114)
     LUT6:I2->O            1   0.203   0.827  XLXI_512/XLXI_494/XLXI_2/Mmux_PWR_169_o_GND_299_o_MUX_2910_o116 (XLXI_512/XLXI_494/XLXI_2/Mmux_PWR_169_o_GND_299_o_MUX_2910_o115)
     LUT6:I2->O            1   0.203   0.000  XLXI_512/XLXI_494/XLXI_2/Mmux_PWR_169_o_GND_299_o_MUX_2910_o136 (XLXI_512/XLXI_494/XLXI_2/PWR_169_o_GND_299_o_MUX_2910_o)
     FDS:D                     0.102          XLXI_512/XLXI_494/XLXI_2/portA_2
    ----------------------------------------
    Total                      5.560ns (2.501ns logic, 3.059ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_462/SCLK_pha'
  Total number of paths / destination ports: 220 / 89
-------------------------------------------------------------------------
Offset:              8.566ns (Levels of Logic = 7)
  Source:            MISO (PAD)
  Destination:       XLXI_462/XLXI_1/native_send_cmd.step_cmd_2 (FF)
  Destination Clock: XLXI_462/SCLK_pha falling

  Data Path: MISO to XLXI_462/XLXI_1/native_send_cmd.step_cmd_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  MISO_IBUF (MISO_IBUF)
     XOR2:I0->O           48   0.203   1.748  XLXI_462/XLXI_5 (XLXI_462/XLXN_45)
     LUT5:I2->O            1   0.205   0.808  XLXI_462/XLXI_1/native_send_cmd.read_token[7]_PWR_11_o_equal_39_o8 (XLXI_462/XLXI_1/native_send_cmd.read_token[7]_PWR_11_o_equal_39_o8)
     LUT4:I1->O            3   0.205   0.995  XLXI_462/XLXI_1/native_send_cmd.read_token[7]_PWR_11_o_equal_39_o9 (XLXI_462/XLXI_1/native_send_cmd.read_token[7]_PWR_11_o_equal_39_o)
     LUT6:I1->O            1   0.203   0.944  XLXI_462/XLXI_1/Mmux_native_send_cmd.step_cmd[4]_native_send_cmd.step_cmd[4]_mux_163_OUT32 (XLXI_462/XLXI_1/Mmux_native_send_cmd.step_cmd[4]_native_send_cmd.step_cmd[4]_mux_163_OUT31)
     LUT6:I0->O            1   0.203   0.580  XLXI_462/XLXI_1/Mmux_native_send_cmd.step_cmd[4]_native_send_cmd.step_cmd[4]_mux_163_OUT35_SW0 (N792)
     LUT6:I5->O            1   0.205   0.000  XLXI_462/XLXI_1/Mmux_native_send_cmd.step_cmd[4]_native_send_cmd.step_cmd[4]_mux_163_OUT35 (XLXI_462/XLXI_1/native_send_cmd.step_cmd[4]_native_send_cmd.step_cmd[4]_mux_163_OUT<2>)
     FD_1:D                    0.102          XLXI_462/XLXI_1/native_send_cmd.step_cmd_2
    ----------------------------------------
    Total                      8.566ns (2.548ns logic, 6.018ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_500/XLXI_24/COUNT_0'
  Total number of paths / destination ports: 14 / 11
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            XLXI_511/XLXI_476/BLUE_1 (FF)
  Destination:       BLUE3<0> (PAD)
  Source Clock:      XLXI_500/XLXI_24/COUNT_0 rising

  Data Path: XLXI_511/XLXI_476/BLUE_1 to BLUE3<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  XLXI_511/XLXI_476/BLUE_1 (XLXI_511/XLXI_476/BLUE_1)
     LUT2:I0->O            1   0.203   0.579  XLXI_511/BLUE3<0>_inv1 (BLUE3_0_OBUF)
     OBUF:I->O                 2.571          BLUE3_0_OBUF (BLUE3<0>)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_462/SCLK_pha'
  Total number of paths / destination ports: 195 / 36
-------------------------------------------------------------------------
Offset:              7.690ns (Levels of Logic = 4)
  Source:            XLXI_462/XLXI_7/switch_transmit_gripsou_1 (FF)
  Destination:       ram_W_n (PAD)
  Source Clock:      XLXI_462/SCLK_pha rising

  Data Path: XLXI_462/XLXI_7/switch_transmit_gripsou_1 to ram_W_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             36   0.447   1.596  XLXI_462/XLXI_7/switch_transmit_gripsou_1 (XLXI_462/XLXI_7/switch_transmit_gripsou_1)
     LUT4:I0->O            1   0.203   0.579  XLXI_462/XLXI_7/Mmux_ram_W11 (XLXI_462/ram_W)
     INV:I->O              1   0.568   0.924  XLXI_462/XLXI_26 (XLXN_736)
     AND3:I1->O            1   0.223   0.579  XLXI_512/XLXI_575 (ram_W_n_OBUF)
     OBUF:I->O                 2.571          ram_W_n_OBUF (ram_W_n)
    ----------------------------------------
    Total                      7.690ns (4.012ns logic, 3.678ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_415/XLXI_24/CLKOUT0'
  Total number of paths / destination ports: 128 / 31
-------------------------------------------------------------------------
Offset:              7.530ns (Levels of Logic = 4)
  Source:            XLXI_512/GA_interrupt/ram_R (FF)
  Destination:       OE1_n (PAD)
  Source Clock:      XLXI_415/XLXI_24/CLKOUT0 falling

  Data Path: XLXI_512/GA_interrupt/ram_R to OE1_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.416  XLXI_512/GA_interrupt/ram_R (XLXI_512/GA_interrupt/ram_R)
     OR2:I1->O             1   0.223   0.944  XLXI_512/XLXI_577 (XLXI_512/XLXN_856)
     OR2:I0->O             1   0.203   0.579  XLXI_512/XLXI_347 (XLXI_512/XLXN_451)
     INV:I->O              1   0.568   0.579  XLXI_512/XLXI_199 (OE1_n_OBUF)
     OBUF:I->O                 2.571          OE1_n_OBUF (OE1_n)
    ----------------------------------------
    Total                      7.530ns (4.012ns logic, 3.518ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_512/XLXI_221/COUNT_1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.859ns (Levels of Logic = 3)
  Source:            XLXI_512/GA_interrupt/crtc_A_13 (FF)
  Destination:       ram_A<13> (PAD)
  Source Clock:      XLXI_512/XLXI_221/COUNT_1 falling

  Data Path: XLXI_512/GA_interrupt/crtc_A_13 to ram_A<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            17   0.447   1.275  XLXI_512/GA_interrupt/crtc_A_13 (XLXI_512/GA_interrupt/crtc_A_13)
     LUT5:I1->O            1   0.203   0.580  XLXI_512/XLXI_348/Mmux_ram_A<13:0>5_SW0 (N108)
     LUT6:I5->O            1   0.205   0.579  XLXI_512/XLXI_348/Mmux_ram_A<13:0>5 (ram_A_13_OBUF)
     OBUF:I->O                 2.571          ram_A_13_OBUF (ram_A<13>)
    ----------------------------------------
    Total                      5.859ns (3.426ns logic, 2.434ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_512/XLXN_802'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              6.243ns (Levels of Logic = 3)
  Source:            XLXI_512/AmstradT80/u0/A_8 (FF)
  Destination:       ram_A<8> (PAD)
  Source Clock:      XLXI_512/XLXN_802 rising

  Data Path: XLXI_512/AmstradT80/u0/A_8 to ram_A<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            51   0.447   1.659  XLXI_512/AmstradT80/u0/A_8 (XLXI_512/AmstradT80/u0/A_8)
     LUT5:I3->O            1   0.203   0.580  XLXI_512/XLXI_348/Mmux_ram_A<13:0>13_SW0 (N98)
     LUT6:I5->O            1   0.205   0.579  XLXI_512/XLXI_348/Mmux_ram_A<13:0>13 (ram_A_8_OBUF)
     OBUF:I->O                 2.571          ram_A_8_OBUF (ram_A<8>)
    ----------------------------------------
    Total                      6.243ns (3.426ns logic, 2.817ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_512/XLXI_399/COUNT_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_512/XLXI_367/PWM_Accumulator_8 (FF)
  Destination:       AUDIO (PAD)
  Source Clock:      XLXI_512/XLXI_399/COUNT_1 rising

  Data Path: XLXI_512/XLXI_367/PWM_Accumulator_8 to AUDIO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_512/XLXI_367/PWM_Accumulator_8 (XLXI_512/XLXI_367/PWM_Accumulator_8)
     OBUF:I->O                 2.571          AUDIO_OBUF (AUDIO)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50MHz       |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_415/XLXI_24/CLKOUT0
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
XLXI_415/XLXI_24/CLKOUT0                |    3.331|         |   11.494|         |
XLXI_462/SCLK_pha                       |         |         |    6.738|         |
XLXI_462/XLXI_7/tortue_geniale.load_done|         |         |    6.248|         |
XLXI_512/XLXI_221/COUNT_1               |         |         |    4.934|         |
XLXI_512/XLXN_802                       |         |         |   12.378|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_462/SCLK_pha
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_462/SCLK_pha|   19.706|    6.307|    9.605|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_500/XLXI_24/COUNT_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_500/XLXI_24/COUNT_0|    8.649|    4.095|    1.801|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_500/XLXN_35
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_512/XLXI_221/COUNT_1|         |    7.365|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_512/XLXI_221/COUNT_1
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_415/XLXI_24/CLKOUT0           |         |    1.363|         |         |
XLXI_462/SCLK_pha                  |         |         |    4.789|         |
XLXI_512/XLXI_221/COUNT_1          |         |    4.041|   19.219|         |
XLXI_512/XLXI_349/Mram_busctrl_addr|         |         |    5.242|         |
XLXI_512/XLXI_399/COUNT_1          |         |         |    4.398|         |
XLXI_512/XLXI_494/XLXI_1/fok       |         |         |    4.934|         |
XLXI_512/XLXN_802                  |         |         |    9.642|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_512/XLXI_349/Mram_busctrl_addr
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_462/SCLK_pha        |         |         |    4.457|         |
XLXI_512/XLXI_221/COUNT_1|         |         |    2.175|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5660_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_512/XLXI_221/COUNT_1          |         |         |    6.030|         |
XLXI_512/XLXI_349/Mram_busctrl_addr|         |         |    4.189|         |
XLXI_512/XLXI_399/COUNT_1          |         |         |    2.535|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5661_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_512/XLXI_221/COUNT_1          |         |         |    6.030|         |
XLXI_512/XLXI_349/Mram_busctrl_addr|         |         |    4.189|         |
XLXI_512/XLXI_399/COUNT_1          |         |         |    2.535|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_512/XLXI_399/COUNT_1
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
XLXI_462/SCLK_pha                               |    4.457|         |         |         |
XLXI_512/XLXI_221/COUNT_1                       |         |    6.074|         |         |
XLXI_512/XLXI_349/Mram_busctrl_addr             |         |    4.233|         |         |
XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5660_o|         |    5.361|         |         |
XLXI_512/XLXI_349/env_reset_GND_286_o_AND_5661_o|         |    3.727|         |         |
XLXI_512/XLXI_399/COUNT_1                       |    8.934|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_512/XLXI_494/XLXI_1/fok
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_512/XLXI_221/COUNT_1|         |         |    1.134|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_512/XLXN_802
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_415/XLXI_24/CLKOUT0 |         |    4.203|         |         |
XLXI_462/SCLK_pha        |    4.457|         |         |         |
XLXI_512/XLXI_221/COUNT_1|         |    4.067|         |         |
XLXI_512/XLXN_802        |   15.423|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 61.67 secs
 
--> 

Total memory usage is 482200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  399 (   0 filtered)
Number of infos    :  169 (   0 filtered)

