---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_v_rdand]]
==== V.RDAND

*Syntax:* v.rdand SrcL.<T>, ->Dst<.W>

*Description:* Vector instruction (VEC engine).

*Encoding:*

image::../generated/encodings/enc_v_rdand.svg[V.RDAND encoding,width=800]

*Uop-Class:* VEC

*Compression:* L64 (len=64)

*Uop-Class payload:* `{"note": "vector-prefix override: dispatch to VEC (subkind=VEC)", "source": "override", "uop_kind": "VEC", "vec_subkind": "VEC"}`
