Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Fri Apr 04 22:04:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.14\ispfpga\bin\nt64\scuba.exe -w -n Clock_PLL -lang verilog -synth lse -arch xo2c00 -type pll -fin 133.00 -fclkop 100 -fclkop_tol 1.0 -fclkos 8 -fclkos_tol 1.0 -trimp 0 -phasep 0 -trimp_r -trims 0 -phases 0 -trims_r -phase_cntl STATIC -fb_mode 1 -lock 
    Circuit name     : Clock_PLL
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI
	Outputs      : CLKOP, CLKOS, LOCK
    I/O buffer       : not inserted
    EDIF output      : Clock_PLL.edn
    Verilog output   : Clock_PLL.v
    Verilog template : Clock_PLL_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : Clock_PLL.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: Clock_PLL.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


