# AXI4_lite
This project implements a simplified AXI (Advanced eXtensible Interface) protocol-based system for communication between a CPU and memory modules. The design includes both write and read operations, utilizing AXI4-lite compliant master and slave modules. The codebase is written in Verilog.
