library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity IMemory is
	generic( N     : positive := 3 ); 
	port(	En : in std_logic;
			RA : in std_logic_vector(N-1 downto 0)
			RD : out std_logic_vector(15 downto 0));
end IMemory;

architecture Behavioral of IMemory is
	subtype TypeDataWord is std_logic_vector(15 downto 0);
	type TypeROM is array (0 to ((2 ** N)-1)) of TypeDataWord; -- size do array Ã© dimencionado com base no numero de bits do RA 
constant rom_data: TypeROM := ("0000", "0001", "0010", "0100",
									 "1000", "1111", "1010", "0101");
begin
	dataOut <= rom_data(to_integer(unsigned(address)));
end Behavioral;