
`define DELAY 20
module registers_testbench();

