
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <TITLE>ISO/TS 10303-1698:2009 Layered interconnect module design</TITLE>
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Layered interconnect module design">
      <META name="DC.Dates" content="2009-05-27 11:06:20">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Layered interconnect module design">
      <META name="DC.Subject" content="module, interconnect, substrate, electrical, electronic, design, layout, features, layered product, connectivity, thermal, requirement, simulation">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6434">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5700">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-27 11:06:20">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.246">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.162">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.96">
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Layered interconnect module design</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1698:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/cover.htm">Cover page</A><BR><A HREF="./sys/contents.htm">Table of contents</A><BR><A HREF="./sys/cover.htm#copyright">Copyright</A><BR><A HREF="./sys/foreword.htm">Foreword</A><BR><A HREF="./sys/introduction.htm">Introduction</A><BR><A HREF="./sys/1_scope.htm">1 Scope</A><BR><A HREF="./sys/2_refs.htm">2 Normative references</A><BR><A HREF="./sys/3_defs.htm">
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/4_info_reqs.htm">4 Information requirements</A><BR><small>          
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#interfaces">4.1 Required AM ARMs</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#constants">4.2 ARM constant definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#types">4.3 ARM type definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#entities">4.4 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#subtype_constraints">4.5 ARM subtype constraint definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#functions">4.6 ARM function definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#rules">4.7 ARM rule definition</A><BR></small><A HREF="./sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#types">5.2.1 MIM type definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#entities">5.2.2 MIM entity definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#subtype_constraints">5.2.3 MIM subtype constraint definitions</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/a_short_names.htm">A MIM short names</A><BR><A HREF="./sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="./sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><br><A HREF="./sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><BR><A HREF="./sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="./sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="./sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE><a href="./sys/5_mapping.htm#mapping"><img align="middle" border="0" alt="Mapping table" src="../../../images/mapping.gif"></a><a href="././sys/c_arm_expg.htm"><img align="middle" border="0" alt="Index of EXPRESS-G pages" src="../../../images/home.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="First page" src="../../../images/start.gif"></a><a href="./armexpg6.htm"><img align="middle" border="0" alt="Previous page" src="../../../images/prev.gif"></a><a href="./armexpg8.htm"><img align="middle" border="0" alt="Next page" src="../../../images/next.gif"></a><a href="./armexpg16.htm"><img align="middle" border="0" alt="Last page" src="../../../images/end.gif"></a><div align="center"><IMG src="armexpg7.gif" border="0" usemap="#map" alt="Figure C.7 &#8212; ARM entity level EXPRESS-G diagram 6 of 15"><MAP ID="map" name="map">
               <AREA shape="rect" coords="559,386,714,407" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.material_or_specification" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.material_or_specification">
               <AREA shape="poly" coords="397,493,404,504,580,504,587,493,580,483,404,483,397,493" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="103,501,120,527,192,527,209,501,192,476,120,476,103,501" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="347,781,354,792,543,792,550,781,543,771,354,771,347,781" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="116,781,123,792,328,792,335,781,328,771,123,771,116,781" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="220,180,227,191,411,191,418,180,411,170,227,170,220,180" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="347,575,354,586,458,586,465,575,458,565,354,565,347,575" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="179,826,186,837,414,837,421,826,414,816,186,816,179,826" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="345,606,352,617,506,617,513,606,506,596,352,596,345,606" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="556,578,563,589,782,589,789,578,782,568,563,568,556,578" href="./armexpg11.htm" alt="./armexpg11.htm">
               <AREA shape="poly" coords="54,57,61,68,104,68,111,57,104,47,61,47,54,57" href="./armexpg5.htm" alt="./armexpg5.htm">
               <AREA shape="rect" coords="444,220,870,247" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.unsupported_passage_template" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.unsupported_passage_template">
               <AREA shape="rect" coords="169,294,581,321" href="../requirement_decomposition/sys/4_info_reqs.htm#requirement_decomposition_arm.predefined_requirement_view_definition" alt="../requirement_decomposition/sys/4_info_reqs.htm#requirement_decomposition_arm.predefined_requirement_view_definition">
               <AREA shape="rect" coords="338,628,534,670" href="../extended_geometric_tolerance/sys/4_info_reqs.htm#extended_geometric_tolerance_arm.edge_segment_vertex" alt="../extended_geometric_tolerance/sys/4_info_reqs.htm#extended_geometric_tolerance_arm.edge_segment_vertex">
               <AREA shape="rect" coords="279,328,578,355" href="../generic_material_aspects/sys/4_info_reqs.htm#generic_material_aspects_arm.material_identification" alt="../generic_material_aspects/sys/4_info_reqs.htm#generic_material_aspects_arm.material_identification">
               <AREA shape="rect" coords="494,709,776,751" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.inter_stratum_feature_edge_segment_template" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.inter_stratum_feature_edge_segment_template">
               <AREA shape="rect" coords="445,251,878,278" href="../fabrication_technology/sys/4_info_reqs.htm#fabrication_technology_arm.passage_technology_allocation_to_stack_model" alt="../fabrication_technology/sys/4_info_reqs.htm#fabrication_technology_arm.passage_technology_allocation_to_stack_model">
               <AREA shape="rect" coords="337,136,770,163" href="../fabrication_technology/sys/4_info_reqs.htm#fabrication_technology_arm.passage_technology_allocation_to_stack_model" alt="../fabrication_technology/sys/4_info_reqs.htm#fabrication_technology_arm.passage_technology_allocation_to_stack_model">
               <AREA shape="rect" coords="337,84,757,111" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.inter_stratum_feature_template" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.inter_stratum_feature_template">
               <AREA shape="rect" coords="226,479,277,508" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.cutout" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.cutout">
               <AREA shape="rect" coords="169,369,334,423" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.dielectric_material_passage" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.dielectric_material_passage">
               <AREA shape="rect" coords="220,218,333,280" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.unsupported_passage" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.unsupported_passage">
               <AREA shape="rect" coords="57,84,210,162" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_feature">
               <AREA shape="rect" coords="191,716,327,745" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.cutout_edge_segment" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.cutout_edge_segment">
               <AREA shape="rect" coords="343,525,588,554" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.physical_connectivity_interrupting_cutout" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.physical_connectivity_interrupting_cutout">
               <AREA shape="poly" coords="10,23,23,37,243,37,256,23,243,10,23,10,10,23" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_feature_subtypes" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_feature_subtypes"></MAP></div>
      <div align="center"><br><br><b>Figure C.7 &#8212; ARM entity level EXPRESS-G diagram 6 of 15</b><br></div><br><br><p>&copy; ISO 2009 &#8212; All
         rights reserved
      </p>
   </body>
</HTML>