module crossing_clocks (fast,slow,indata,outdata);

input [11:0] indata;

output [11:0] outdata; 

wire [11:0] ff1,ff2;
wire temp,enable;

always @ posedge(fast)
begin
ff1 <= data_in;
end

always @ posedge(fast)
begin
if (enable)
ff2 <= ff1;
end

always @ posedge (slow)
begin
outdata <= ff2;
end

always @ negedge(fast)
begin
temp <= slow;
end

always @ negedge(fast)
begin
enable <= temp;
end

endmodule

