{"vcs1":{"timestamp_begin":1735057410.317066071, "rt":2.11, "ut":1.27, "st":0.35}}
{"vcselab":{"timestamp_begin":1735057412.499234745, "rt":0.84, "ut":0.34, "st":0.05}}
{"link":{"timestamp_begin":1735057413.419918361, "rt":0.44, "ut":0.31, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735057409.711300175}
{"VCS_COMP_START_TIME": 1735057409.711300175}
{"VCS_COMP_END_TIME": 1735057416.115945527}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 360184}}
{"stitch_vcselab": {"peak_mem": 242424}}
