
---------- Begin Simulation Statistics ----------
final_tick                               2600047548000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185334                       # Simulator instruction rate (inst/s)
host_mem_usage                                4533272                       # Number of bytes of host memory used
host_op_rate                                   337663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7014.37                       # Real time elapsed on the host
host_tick_rate                              143044007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    2368493427                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.003363                       # Number of seconds simulated
sim_ticks                                1003363280000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18444850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36833863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17462073                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    236085376                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     65301555                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    125444747                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     60143192                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     252947560                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      10051061                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8235210                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       511705566                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      320826102                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17462080                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048693                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21096180                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    777463438                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832218                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1883071878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.233041                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.078183                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1753001771     93.09%     93.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     45161446      2.40%     95.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12748626      0.68%     96.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27831371      1.48%     97.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7342646      0.39%     98.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9689845      0.51%     98.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5309793      0.28%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       890200      0.05%     98.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21096180      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1883071878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388438                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417766                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818557      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029508     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658152     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312826      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832218                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970978                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     8.026906                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.026906                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1710842732                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1455460702                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79866718                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       152581895                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17507594                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45927615                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         180309930                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20744798                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35719960                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              317660                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         252947560                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       104709177                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1873273385                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2831222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            998643539                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35015188                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.126050                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    115945431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     75352616                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.497648                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   2006726560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.882984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.358839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1729076883     86.16%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11262884      0.56%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18425354      0.92%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13464645      0.67%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20185774      1.01%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24773659      1.23%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7015881      0.35%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       23478083      1.17%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      159043397      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   2006726560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24459195                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      116448172                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.515696                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          303636071                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35719960                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    1042647433                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    229762843                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1545346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     61007666                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1214871104                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    267916111                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     34763814                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1034861020                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8828788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    142394853                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17507594                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    157295630                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11695217                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4031691                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        42566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        56033                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    138104691                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     43694840                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        56033                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21564559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2894636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       994748697                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           910030523                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663673                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       660187747                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.453490                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            917407077                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1340219005                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     752361057                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.124581                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.124581                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      7045198      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    749489501     70.07%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22527      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    274051065     25.62%     96.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     39016543      3.65%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1069624834                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          31159722                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.029131                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11636466     37.34%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     18750457     60.18%     97.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       772799      2.48%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1093739358                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4196427013                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    910030523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1990958257                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1214871104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1069624834                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    776038886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     19291063                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1068314829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   2006726560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.533020                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.441514                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1668771600     83.16%     83.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     96974753      4.83%     87.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     59282991      2.95%     90.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47901208      2.39%     93.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     45044691      2.24%     95.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     34969841      1.74%     97.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30664295      1.53%     98.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13570712      0.68%     99.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9546469      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   2006726560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.533020                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         104709230                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  56                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21913346                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     23061319                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    229762843                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     61007666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     588451920                       # number of misc regfile reads
system.switch_cpus_1.numCycles             2006726560                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1459428338                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    117405941                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      100690575                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    165552263                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10130972                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3509895072                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1359386774                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1602513125                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       168411019                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12460726                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17507594                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    260689029                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1071188338                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1885773349                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       246295067                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         3078271354                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2557417892                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests           73                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31199876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2146182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57144849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2146196                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26344363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      6146849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48903072                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        6146849                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           18088128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4085764                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14303832                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            55181                       # Transaction distribution
system.membus.trans_dist::ReadExReq            300958                       # Transaction distribution
system.membus.trans_dist::ReadExResp           300958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18088128                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     55222949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     55222949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55222949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1438390400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1438390400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1438390400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18444267                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18444267    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18444267                       # Request fanout histogram
system.membus.reqLayer2.occupancy         57935795500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       100624039750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2600047548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2600047548000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24966558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10326513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25848142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5254903                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5254902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           978415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          978415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24966558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88344715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88344724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2059403776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2059404160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10229685                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261971136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41429561                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.221636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39283292     94.82%     94.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2146255      5.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41429561                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34805641500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41544906000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3386190                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3386191                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3386190                       # number of overall hits
system.l2.overall_hits::total                 3386191                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22558780                       # number of demand (read+write) misses
system.l2.demand_misses::total               22558782                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22558780                       # number of overall misses
system.l2.overall_misses::total              22558782                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       213500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 2191298480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2191298693500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       213500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 2191298480000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2191298693500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25944970                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25944973                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25944970                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25944973                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869486                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869486                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       106750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 97137.277814                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97137.278666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       106750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 97137.277814                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97137.278666                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093044                       # number of writebacks
system.l2.writebacks::total                   4093044                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22558780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22558782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22558780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22558782                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       193500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1965710680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1965710873500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       193500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1965710680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1965710873500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        96750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87137.277814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87137.278666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        96750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87137.277814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87137.278666                       # average overall mshr miss latency
system.l2.replacements                        4093047                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233214                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233214                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18465782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18465782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469441                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469441                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785462                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785462                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5254903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5254903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785462                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785462                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  63492140000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  63492140000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16772.626432                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16772.626432                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  29793853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29793853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       978415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            978415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 96806.522467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96806.522467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  26716183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26716183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86806.522467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86806.522467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2715542                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2715543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22251013                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22251015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       213500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 2161504627000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 2161504840500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24966555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24966558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       106750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 97141.852688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97141.853551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22251013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22251015                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       193500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1938994497000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1938994690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        96750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 87141.852688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87141.853551                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4052.627844                       # Cycle average of tags in use
system.l2.tags.total_refs                    12340259                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.978483                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4052.627844                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.989411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989411                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463391425                       # Number of tag accesses
system.l2.tags.data_accesses                463391425                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      4169696                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4169696                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      4169696                       # number of overall hits
system.l3.overall_hits::total                 4169696                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     18389084                       # number of demand (read+write) misses
system.l3.demand_misses::total               18389086                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     18389084                       # number of overall misses
system.l3.overall_misses::total              18389086                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       181500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1777935313500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1777935495000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       181500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1777935313500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1777935495000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22558780                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22558782                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22558780                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22558782                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.815163                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.815163                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.815163                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.815163                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        90750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 96684.278211                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96684.277566                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        90750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 96684.278211                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96684.277566                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             4085764                       # number of writebacks
system.l3.writebacks::total                   4085764                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     18389084                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          18389086                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     18389084                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         18389086                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       161500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1594044451045                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1594044612545                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       161500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1594044451045                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1594044612545                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.815163                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.815163                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.815163                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.815163                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        80750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86684.276990                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 86684.276344                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        80750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86684.276990                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 86684.276344                       # average overall mshr miss latency
system.l3.replacements                       22481999                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093044                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093044                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093044                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093044                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      2054192                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       2054192                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3730280                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3730280                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data        55181                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total              55181                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785461                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785461                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.014577                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.014577                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data        55181                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total         55181                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1042534000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total   1042534000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.014577                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.014577                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18892.988529                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18892.988529                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         6809                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  6809                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       300958                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              300958                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  24783268500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   24783268500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307767                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307767                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.977876                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.977876                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82347.930608                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82347.930608                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       300958                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         300958                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21773688500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  21773688500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.977876                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.977876                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72347.930608                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72347.930608                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      4162887                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            4162887                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     18088126                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         18088128                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       181500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1753152045000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1753152226500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22251013                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22251015                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.812912                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.812912                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        90750                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96922.812512                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96922.811830                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     18088126                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     18088128                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       161500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1572270762545                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1572270924045                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.812912                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.812912                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        80750                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 86922.811271                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 86922.810589                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l3.tags.total_refs                    46804409                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  22484047                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.081672                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     135.405522                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     0.267397                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000123                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  1912.326958                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.066116                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000131                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.933753                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1530                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 804931151                       # Number of tag accesses
system.l3.tags.data_accesses                804931151                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22251015                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      8178808                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        36862020                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785461                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785461                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307767                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307767                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22251015                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75247315                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1705716864                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        22481999                       # Total snoops (count)
system.tol3bus.snoopTraffic                 261488896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         48826242                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.125892                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.331728                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               42679393     87.41%     87.41% # Request fanout histogram
system.tol3bus.snoop_fanout::1                6146849     12.59%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           48826242                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28544580000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35730903500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1176901376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1176901504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    261488896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       261488896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     18389084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18389086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4085764                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4085764                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1172956395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1172956523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      260612384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            260612384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      260612384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1172956395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1433568906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4085764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  18386176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000701032250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       251365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       251365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38274960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3840786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18389086                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4085764                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18389086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4085764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2908                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1150289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1152035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1150326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1162612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1159552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1157012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1152108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1137941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1150631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1154310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1154893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1147092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1137449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1137979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1147152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1134797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            259289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            254763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            259677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            261959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            252284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            251890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            253431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            251684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            255849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           254764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           256887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           254720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           257928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           253551                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 487053256000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                91930890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            831794093500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26490.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45240.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6431088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  635083                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                15.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18389086                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4085764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7511435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7143703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3303426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  427614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 185383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 242350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 253606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 256855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 257810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 258214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 258680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 258420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 257823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 258021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 258813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 262683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 269573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 255133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 252808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 251737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15405726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.354953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.389941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.356326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12494009     81.10%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2407277     15.63%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       195511      1.27%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54178      0.35%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40479      0.26%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34067      0.22%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29059      0.19%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24359      0.16%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126787      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15405726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       251365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.145187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.379017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        233153     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5789      2.30%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3683      1.47%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2602      1.04%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         1830      0.73%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         1400      0.56%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         1014      0.40%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          743      0.30%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          477      0.19%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          316      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          178      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           98      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           47      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        251365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       251365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           222236     88.41%     88.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4788      1.90%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15562      6.19%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7350      2.92%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1267      0.50%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              131      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        251365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1176715392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  186112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               261486848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1176901504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            261488896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1172.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1172.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1003384033000                       # Total gap between requests
system.mem_ctrls.avgGap                      44644.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1176715264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    261486848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 127.570943198160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1172770907.063690662384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260610342.447453320026                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     18389084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4085764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        78750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 831794014750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24686850326250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45233.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6042162.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    31.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          54985447020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          29225431620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         65433123420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10652741100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     79204354320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     435960916410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18166517280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       693628531170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        691.303484                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43388464000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33504380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 926470436000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          55011529440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          29239298550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         65844187500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10674779940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79204354320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     436111158720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18039997440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       694125305910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        691.798594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43110072750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33504380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 926748827250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    104709172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1465369376                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625098                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    104709172                       # number of overall hits
system.cpu.icache.overall_hits::total      1465369376                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1081                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1086                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1081                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total          1086                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       359000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       359000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       359000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       359000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    104709177                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1465370462                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    104709177                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1465370462                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        71800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   330.570902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        71800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   330.570902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          572                       # number of writebacks
system.cpu.icache.writebacks::total               572                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       228500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       228500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76166.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76166.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    104709172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1465369376                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1081                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       359000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       359000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    104709177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1465370462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        71800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   330.570902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.996089                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1465370460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1084                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1351817.767528                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.874230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.121860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11722964780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11722964780                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317873775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    111013509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        444481310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317873775                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594026                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    111013509                       # number of overall hits
system.cpu.dcache.overall_hits::total       444481310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65295422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     70997590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142431138                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65295422                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138126                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     70997590                       # number of overall misses
system.cpu.dcache.overall_misses::total     142431138                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 448793738000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 5189374371017                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5638168109017                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 448793738000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 5189374371017                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5638168109017                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    182011099                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    586912448                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    182011099                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    586912448                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.390073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.242679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.390073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.242679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73115.758458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 73092.260892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39585.221239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73115.758458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 73092.260892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39585.221239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    530677056                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1258516                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          12300441                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11011                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.142929                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.296249                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19925515                       # number of writebacks
system.cpu.dcache.writebacks::total          19925515                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39799261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39799261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39799261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39799261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31198329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37336455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31198329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37336455                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 442655612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2385552502017                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2828208114017                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 442655612000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2385552502017                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2828208114017                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.171409                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.171409                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063615                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72115.758458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76464.111332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75749.240629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72115.758458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76464.111332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75749.240629                       # average overall mshr miss latency
system.cpu.dcache.replacements               85888814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99934001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       345318107                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64764272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122505436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 416806990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 5027179553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5443986543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    164698273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467823543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.393230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.261862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85097.871119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 77622.729288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44438.734482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39795083                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39795083                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24969189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29867161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 411909018000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2229626692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2641535710000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.151606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84097.871119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 89295.118556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88442.812157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99163203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19925702                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31986748000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 162194818017                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 194181566017                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25792.561246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 26020.623048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9745.281045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  30746594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 155925810017                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 186672404017                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24792.561246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 25031.675322                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24991.974344                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997153                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           549119683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85889326                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.393340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   210.757585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   103.660059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   197.579509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.411636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.202461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.385897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2433539118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2433539118                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2600047548000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1529799702500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
