INFO: [VRFC 10-163] Analyzing VHDL file "/home/ayhon/Vivado/VGAProject/lab5/src/dsd_prj_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ayhon/Vivado/VGAProject/lab5/src/vga_controller.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ayhon/Vivado/VGAProject/lab5/src/vga_controller_updater.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controller_updater'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ayhon/Vivado/VGAProject/lab5/src/vga_controller_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controller_tb'
