Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86178/Desktop/Study/CO/p4/mips_tb_isim_beh.exe -prj C:/Users/86178/Desktop/Study/CO/p4/mips_tb_beh.prj mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/MUX_4.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/NPCcalu.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/IFU.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/GRF.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/Ext.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/dm.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/BrCmp.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/ALU.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/datapath.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/DASM.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/control.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/mips.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p4/mips_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module control
Compiling module IFU
Compiling module MUX_4
Compiling module NPCcalu
Compiling module BrCmp
Compiling module Ext
Compiling module GRF
Compiling module ALU
Compiling module MUX_4(Width=8)
Compiling module dm
Compiling module datapath
Compiling module DASM
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 15 Verilog Units
Built simulation executable C:/Users/86178/Desktop/Study/CO/p4/mips_tb_isim_beh.exe
Fuse Memory Usage: 32188 KB
Fuse CPU Usage: 671 ms
