<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e')">rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.46</td>
<td class="s10 cl rt"><a href="mod1156.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1156.html#Toggle" > 89.39</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158496"  onclick="showContent('inst_tag_158496')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></td>
<td class="s6 cl rt"> 67.76</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158496_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158496_Toggle" >  3.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158496_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158497"  onclick="showContent('inst_tag_158497')">config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s6 cl rt"> 67.76</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158497_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158497_Toggle" >  3.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158497_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158495"  onclick="showContent('inst_tag_158495')">config_ss_tb.DUT.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158495_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158495_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158495_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158498"  onclick="showContent('inst_tag_158498')">config_ss_tb.DUT.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158498_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158498_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158498_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158501"  onclick="showContent('inst_tag_158501')">config_ss_tb.DUT.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158501_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158501_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158501_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158502"  onclick="showContent('inst_tag_158502')">config_ss_tb.DUT.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158502_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158502_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158502_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158505"  onclick="showContent('inst_tag_158505')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158505_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158505_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158505_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158506"  onclick="showContent('inst_tag_158506')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158506_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158506_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158506_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158507"  onclick="showContent('inst_tag_158507')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158507_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158507_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158507_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158508"  onclick="showContent('inst_tag_158508')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158508_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158508_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158508_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158509"  onclick="showContent('inst_tag_158509')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_ddr_axi_s2_T_Async</a></td>
<td class="s8 cl rt"> 86.39</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158509_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1156.html#inst_tag_158509_Toggle" > 59.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158509_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158504"  onclick="showContent('inst_tag_158504')">config_ss_tb.DUT.flexnoc.Switch1Resp003_main.DtpRxClkAdapt_ddr_axi_s1_T_Async</a></td>
<td class="s8 cl rt"> 87.01</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158504_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1156.html#inst_tag_158504_Toggle" > 61.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158504_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158494"  onclick="showContent('inst_tag_158494')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpRxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s8 cl rt"> 88.03</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158494_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1156.html#inst_tag_158494_Toggle" > 64.08</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158494_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158499"  onclick="showContent('inst_tag_158499')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s9 cl rt"> 93.95</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158499_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1156.html#inst_tag_158499_Toggle" > 81.84</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158499_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158503"  onclick="showContent('inst_tag_158503')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpRxClkAdapt_Link_Async</a></td>
<td class="s9 cl rt"> 94.29</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158503_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1156.html#inst_tag_158503_Toggle" > 82.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158503_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1156.html#inst_tag_158500"  onclick="showContent('inst_tag_158500')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpRxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s9 cl rt"> 95.31</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158500_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1156.html#inst_tag_158500_Toggle" > 85.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158500_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_158496'>
<hr>
<a name="inst_tag_158496"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158496" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.76</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158496_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158496_Toggle" >  3.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158496_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.28</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.55</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod979.html#inst_tag_124762" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24527" id="tag_urg_inst_24527">Ofp</a></td>
<td class="s5 cl rt"> 50.62</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.48</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43957" id="tag_urg_inst_43957">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16028" id="tag_urg_inst_16028">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15955" id="tag_urg_inst_15955">urs41</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15954" id="tag_urg_inst_15954">urs42</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2145" id="tag_urg_inst_2145">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109423" id="tag_urg_inst_109423">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158497'>
<hr>
<a name="inst_tag_158497"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158497" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.76</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158497_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158497_Toggle" >  3.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158497_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.28</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.55</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1490.html#inst_tag_181771" >Switch15Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24528" id="tag_urg_inst_24528">Ofp</a></td>
<td class="s5 cl rt"> 50.62</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.48</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43959" id="tag_urg_inst_43959">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16029" id="tag_urg_inst_16029">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15959" id="tag_urg_inst_15959">urs41</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15958" id="tag_urg_inst_15958">urs42</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2147" id="tag_urg_inst_2147">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109426" id="tag_urg_inst_109426">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158495'>
<hr>
<a name="inst_tag_158495"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158495" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158495_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158495_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158495_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.42</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod105.html#inst_tag_16045" >Switch23_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24524" id="tag_urg_inst_24524">Ofp</a></td>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.69</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43950" id="tag_urg_inst_43950">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16024" id="tag_urg_inst_16024">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15941" id="tag_urg_inst_15941">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15940" id="tag_urg_inst_15940">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2106" id="tag_urg_inst_2106">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109413" id="tag_urg_inst_109413">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158498'>
<hr>
<a name="inst_tag_158498"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158498" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158498_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158498_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158498_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.42</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod307.html#inst_tag_38979" >Switch20_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24529" id="tag_urg_inst_24529">Ofp</a></td>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.69</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43964" id="tag_urg_inst_43964">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16031" id="tag_urg_inst_16031">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15969" id="tag_urg_inst_15969">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15968" id="tag_urg_inst_15968">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2169" id="tag_urg_inst_2169">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109434" id="tag_urg_inst_109434">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158501'>
<hr>
<a name="inst_tag_158501"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158501" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158501_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158501_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158501_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.42</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod373.html#inst_tag_43667" >Switch14_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24532" id="tag_urg_inst_24532">Ofp</a></td>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.69</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43974" id="tag_urg_inst_43974">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16034" id="tag_urg_inst_16034">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15989" id="tag_urg_inst_15989">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15988" id="tag_urg_inst_15988">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2188" id="tag_urg_inst_2188">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109451" id="tag_urg_inst_109451">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158502'>
<hr>
<a name="inst_tag_158502"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158502" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158502_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158502_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158502_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.42</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod351.html#inst_tag_43112" >Switch13_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24533" id="tag_urg_inst_24533">Ofp</a></td>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.69</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43976" id="tag_urg_inst_43976">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16035" id="tag_urg_inst_16035">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15993" id="tag_urg_inst_15993">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15992" id="tag_urg_inst_15992">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2213" id="tag_urg_inst_2213">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109454" id="tag_urg_inst_109454">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158505'>
<hr>
<a name="inst_tag_158505"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158505" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158505_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158505_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158505_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.45</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod907.html#inst_tag_112683" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24536" id="tag_urg_inst_24536">Ofp</a></td>
<td class="s5 cl rt"> 50.76</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.91</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43982" id="tag_urg_inst_43982">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16038" id="tag_urg_inst_16038">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16005" id="tag_urg_inst_16005">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16004" id="tag_urg_inst_16004">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2236" id="tag_urg_inst_2236">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109463" id="tag_urg_inst_109463">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158506'>
<hr>
<a name="inst_tag_158506"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158506" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158506_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158506_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158506_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.45</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod907.html#inst_tag_112683" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24537" id="tag_urg_inst_24537">Ofp</a></td>
<td class="s5 cl rt"> 50.76</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.91</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43983" id="tag_urg_inst_43983">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16039" id="tag_urg_inst_16039">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16007" id="tag_urg_inst_16007">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16006" id="tag_urg_inst_16006">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2237" id="tag_urg_inst_2237">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109464" id="tag_urg_inst_109464">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158507'>
<hr>
<a name="inst_tag_158507"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158507" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158507_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158507_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158507_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.45</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod907.html#inst_tag_112683" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24538" id="tag_urg_inst_24538">Ofp</a></td>
<td class="s5 cl rt"> 50.76</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.91</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43984" id="tag_urg_inst_43984">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16040" id="tag_urg_inst_16040">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16009" id="tag_urg_inst_16009">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16008" id="tag_urg_inst_16008">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2238" id="tag_urg_inst_2238">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109465" id="tag_urg_inst_109465">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158508'>
<hr>
<a name="inst_tag_158508"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158508" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.82</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158508_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1156.html#inst_tag_158508_Toggle" >  3.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158508_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.45</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod907.html#inst_tag_112683" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24539" id="tag_urg_inst_24539">Ofp</a></td>
<td class="s5 cl rt"> 50.76</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.91</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43985" id="tag_urg_inst_43985">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16041" id="tag_urg_inst_16041">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16011" id="tag_urg_inst_16011">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16010" id="tag_urg_inst_16010">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2239" id="tag_urg_inst_2239">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109466" id="tag_urg_inst_109466">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158509'>
<hr>
<a name="inst_tag_158509"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158509" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_ddr_axi_s2_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.39</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158509_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1156.html#inst_tag_158509_Toggle" > 59.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158509_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.59</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod907.html#inst_tag_112683" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24541" id="tag_urg_inst_24541">Ofp</a></td>
<td class="s8 cl rt"> 85.66</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.99</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43987" id="tag_urg_inst_43987">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16043" id="tag_urg_inst_16043">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16015" id="tag_urg_inst_16015">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16014" id="tag_urg_inst_16014">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2241" id="tag_urg_inst_2241">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109468" id="tag_urg_inst_109468">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158504'>
<hr>
<a name="inst_tag_158504"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158504" >config_ss_tb.DUT.flexnoc.Switch1Resp003_main.DtpRxClkAdapt_ddr_axi_s1_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.01</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158504_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1156.html#inst_tag_158504_Toggle" > 61.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158504_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.92</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod922.html#inst_tag_121424" >Switch1Resp003_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24535" id="tag_urg_inst_24535">Ofp</a></td>
<td class="s8 cl rt"> 86.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.32</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43980" id="tag_urg_inst_43980">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16037" id="tag_urg_inst_16037">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16001" id="tag_urg_inst_16001">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_16000" id="tag_urg_inst_16000">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2234" id="tag_urg_inst_2234">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109460" id="tag_urg_inst_109460">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158494'>
<hr>
<a name="inst_tag_158494"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_158494" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpRxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.03</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158494_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1156.html#inst_tag_158494_Toggle" > 64.08</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158494_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.61</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.54</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1071.html#inst_tag_141622" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24523" id="tag_urg_inst_24523">Ofp</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43947" id="tag_urg_inst_43947">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16023" id="tag_urg_inst_16023">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15935" id="tag_urg_inst_15935">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15934" id="tag_urg_inst_15934">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2064" id="tag_urg_inst_2064">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109408" id="tag_urg_inst_109408">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158499'>
<hr>
<a name="inst_tag_158499"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_158499" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.95</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158499_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1156.html#inst_tag_158499_Toggle" > 81.84</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158499_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.52</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1219.html#inst_tag_160184" >ddr_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24530" id="tag_urg_inst_24530">Ofp</a></td>
<td class="s9 cl rt"> 93.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43965" id="tag_urg_inst_43965">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16032" id="tag_urg_inst_16032">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15971" id="tag_urg_inst_15971">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15970" id="tag_urg_inst_15970">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2179" id="tag_urg_inst_2179">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109435" id="tag_urg_inst_109435">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158503'>
<hr>
<a name="inst_tag_158503"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_158503" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpRxClkAdapt_Link_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.29</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158503_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1156.html#inst_tag_158503_Toggle" > 82.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158503_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.85</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.47</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1260.html#inst_tag_164008" >ddr_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24534" id="tag_urg_inst_24534">Ofp</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.99</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43978" id="tag_urg_inst_43978">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16036" id="tag_urg_inst_16036">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15997" id="tag_urg_inst_15997">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15996" id="tag_urg_inst_15996">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2228" id="tag_urg_inst_2228">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109457" id="tag_urg_inst_109457">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_158500'>
<hr>
<a name="inst_tag_158500"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_158500" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpRxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.31</td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158500_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1156.html#inst_tag_158500_Toggle" > 85.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1156.html#inst_tag_158500_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.48</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod229.html#inst_tag_36474" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod164.html#inst_tag_24531" id="tag_urg_inst_24531">Ofp</a></td>
<td class="s9 cl rt"> 94.99</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.96</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod383.html#inst_tag_43967" id="tag_urg_inst_43967">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod104.html#inst_tag_16033" id="tag_urg_inst_16033">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15975" id="tag_urg_inst_15975">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_15974" id="tag_urg_inst_15974">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2185" id="tag_urg_inst_2185">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod813.html#inst_tag_109438" id="tag_urg_inst_109438">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1156.html" >rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1156.html" >rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">438</td>
<td class="rt">89.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">223</td>
<td class="rt">91.02 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">215</td>
<td class="rt">87.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">438</td>
<td class="rt">89.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">223</td>
<td class="rt">91.02 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">215</td>
<td class="rt">87.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[85:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1156.html" >rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158496'>
<a name="inst_tag_158496_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158496" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158496_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158496" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">16</td>
<td class="rt">3.27  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">11</td>
<td class="rt">4.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">16</td>
<td class="rt">3.27  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">11</td>
<td class="rt">4.49  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158496_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158496" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158497'>
<a name="inst_tag_158497_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158497" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158497_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158497" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">16</td>
<td class="rt">3.27  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">11</td>
<td class="rt">4.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">16</td>
<td class="rt">3.27  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">11</td>
<td class="rt">4.49  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158497_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158497" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158495'>
<a name="inst_tag_158495_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158495" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158495_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158495" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158495_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158495" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158498'>
<a name="inst_tag_158498_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158498" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158498_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158498" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158498_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158498" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158501'>
<a name="inst_tag_158501_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158501" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158501_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158501" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158501_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158501" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158502'>
<a name="inst_tag_158502_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158502" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158502_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158502" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158502_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158502" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158505'>
<a name="inst_tag_158505_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158505" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158505_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158505" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158505_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158505" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158506'>
<a name="inst_tag_158506_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158506" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158506_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158506" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158506_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158506" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158507'>
<a name="inst_tag_158507_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158507" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158507_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158507" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158507_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158507" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158508'>
<a name="inst_tag_158508_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158508" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158508_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158508" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">17</td>
<td class="rt">3.47  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">12</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">2.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158508_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158508" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158509'>
<a name="inst_tag_158509_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158509" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158509_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158509" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">290</td>
<td class="rt">59.18 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">154</td>
<td class="rt">62.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">136</td>
<td class="rt">55.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">290</td>
<td class="rt">59.18 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">154</td>
<td class="rt">62.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">136</td>
<td class="rt">55.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[84:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158509_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158509" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158504'>
<a name="inst_tag_158504_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158504" >config_ss_tb.DUT.flexnoc.Switch1Resp003_main.DtpRxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158504_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158504" >config_ss_tb.DUT.flexnoc.Switch1Resp003_main.DtpRxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">299</td>
<td class="rt">61.02 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">156</td>
<td class="rt">63.67 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">143</td>
<td class="rt">58.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">299</td>
<td class="rt">61.02 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">156</td>
<td class="rt">63.67 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">143</td>
<td class="rt">58.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[85:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[53:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158504_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158504" >config_ss_tb.DUT.flexnoc.Switch1Resp003_main.DtpRxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158494'>
<a name="inst_tag_158494_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158494" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpRxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158494_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158494" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpRxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">314</td>
<td class="rt">64.08 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">163</td>
<td class="rt">66.53 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">151</td>
<td class="rt">61.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">314</td>
<td class="rt">64.08 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">163</td>
<td class="rt">66.53 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">151</td>
<td class="rt">61.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[84:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158494_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158494" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpRxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158499'>
<a name="inst_tag_158499_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158499" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158499_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158499" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">401</td>
<td class="rt">81.84 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">209</td>
<td class="rt">85.31 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">192</td>
<td class="rt">78.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">401</td>
<td class="rt">81.84 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">209</td>
<td class="rt">85.31 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">192</td>
<td class="rt">78.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[84:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158499_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158499" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158503'>
<a name="inst_tag_158503_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158503" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpRxClkAdapt_Link_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158503_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158503" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpRxClkAdapt_Link_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">406</td>
<td class="rt">82.86 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">209</td>
<td class="rt">85.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">197</td>
<td class="rt">80.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">406</td>
<td class="rt">82.86 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">209</td>
<td class="rt">85.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">197</td>
<td class="rt">80.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[53:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[85:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[53:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158503_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158503" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpRxClkAdapt_Link_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_158500'>
<a name="inst_tag_158500_Line"></a>
<b>Line Coverage for Instance : <a href="mod1156.html#inst_tag_158500" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31141</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31102      1/1          		if ( ! Sys_Clk_RstN )
31103      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
31104      1/1          		else if ( RegRd | ~ PwrOn )
31105      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31106                   	assign Int_RdPtr = RdPtr_0;
31107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31108      1/1          		if ( ! Sys_Clk_RstN )
31109      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
31110      1/1          		else if ( RegRd | ~ PwrOn )
31111      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
31112                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
31113                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
31114                   	assign WakeUpInt = ~ RdEmpty;
31115                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
31116                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
31117                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
31118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31119      1/1          		if ( ! Sys_Clk_RstN )
31120      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
31121      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
31122                   	assign Tx_Data = TxOut_Data;
31123                   	assign Tx_Head = TxOut_Head;
31124                   	assign Tx_Tail = TxOut_Tail;
31125                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
31126                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
31127                   			.Clk( Sys_Clk )
31128                   		,	.Clk_ClkS( Sys_Clk_ClkS )
31129                   		,	.Clk_En( Sys_Clk_En )
31130                   		,	.Clk_EnS( Sys_Clk_EnS )
31131                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
31132                   		,	.Clk_RstN( Sys_Clk_RstN )
31133                   		,	.Clk_Tm( Sys_Clk_Tm )
31134                   		,	.O( Cont )
31135                   		,	.Reset( Tx1_Rdy )
31136                   		,	.Set( Tx1_Vld )
31137                   		);
31138                   	// synopsys translate_off
31139                   	// synthesis translate_off
31140                   	always @( posedge Sys_Clk )
31141      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31142      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
31143      <font color = "grey">unreachable  </font>				dontStop = 0;
31144      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31145      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31146      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
31147      <font color = "grey">unreachable  </font>					$stop;
31148                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31149                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_158500_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1156.html#inst_tag_158500" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">12</td>
<td class="rt">52.17 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">490</td>
<td class="rt">421</td>
<td class="rt">85.92 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">217</td>
<td class="rt">88.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">204</td>
<td class="rt">83.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">12</td>
<td class="rt">52.17 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">490</td>
<td class="rt">421</td>
<td class="rt">85.92 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">245</td>
<td class="rt">217</td>
<td class="rt">88.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">245</td>
<td class="rt">204</td>
<td class="rt">83.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[84:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_158500_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1156.html#inst_tag_158500" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31119</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31102      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31103      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31104      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31105      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31109      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31110      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
31111      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31120      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31121      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_158494">
    <li>
      <a href="#inst_tag_158494_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158494_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158494_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158495">
    <li>
      <a href="#inst_tag_158495_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158495_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158495_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158496">
    <li>
      <a href="#inst_tag_158496_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158496_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158496_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158497">
    <li>
      <a href="#inst_tag_158497_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158497_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158497_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158498">
    <li>
      <a href="#inst_tag_158498_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158498_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158498_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158499">
    <li>
      <a href="#inst_tag_158499_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158499_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158499_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158500">
    <li>
      <a href="#inst_tag_158500_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158500_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158500_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158501">
    <li>
      <a href="#inst_tag_158501_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158501_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158501_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158502">
    <li>
      <a href="#inst_tag_158502_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158502_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158502_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158503">
    <li>
      <a href="#inst_tag_158503_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158503_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158503_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158504">
    <li>
      <a href="#inst_tag_158504_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158504_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158504_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158505">
    <li>
      <a href="#inst_tag_158505_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158505_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158505_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158506">
    <li>
      <a href="#inst_tag_158506_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158506_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158506_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158507">
    <li>
      <a href="#inst_tag_158507_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158507_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158507_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158508">
    <li>
      <a href="#inst_tag_158508_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158508_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158508_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_158509">
    <li>
      <a href="#inst_tag_158509_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_158509_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_158509_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Tu_e5596e3e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
