-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
entity sr_ff is
port(s,r,clk,reset:in std_logic;
                 q:out std_logic);
end sr_ff;
architecture behavioral of sr_ff is

-- signal p:std_logic;
begin
process(clk,reset)
begin
if(reset='1')then
q<='0';
elsif(clk'event and clk='1')then
if(s='0' and r='0')then
q<=q;
elsif(s='0' and r='1')then
q<='0';
elsif(s='1' and r='0')then
q<='1';
elsif(s='1' and r='1')then
q<='-';
end if;
end if;
-- q<=p;
end process;
end behavioral;
