
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017382    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001951    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086681    0.087657 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089125 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022436    0.038197    0.106825    0.195950 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038197    0.000660    0.196610 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006335    0.046912    0.273180    0.469790 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.046912    0.000173    0.469964 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008682    0.085270    0.627934    1.097898 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.085270    0.000363    1.098261 v fanout76/A (sg13g2_buf_8)
     8    0.041543    0.048675    0.150120    1.248381 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.049048    0.003030    1.251411 v _216_/A_N (sg13g2_nand2b_1)
     3    0.010650    0.120761    0.176962    1.428373 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.120765    0.000566    1.428939 v _250_/B (sg13g2_nand2_1)
     2    0.010322    0.095183    0.125493    1.554432 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.095184    0.000559    1.554991 ^ _252_/A (sg13g2_nand2_1)
     2    0.010453    0.121540    0.143129    1.698120 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.121549    0.000865    1.698985 v _253_/A (sg13g2_nor2b_1)
     2    0.010370    0.166690    0.178337    1.877322 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.166705    0.001298    1.878620 ^ _254_/C (sg13g2_nor3_1)
     1    0.005117    0.078634    0.104604    1.983224 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.078634    0.000325    1.983548 v _255_/D (sg13g2_nor4_1)
     1    0.003802    0.192171    0.182798    2.166346 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.192171    0.000151    2.166497 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007226    0.133227    0.160229    2.326725 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.133228    0.000845    2.327570 v output4/A (sg13g2_buf_2)
     1    0.052931    0.147450    0.257194    2.584765 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.147578    0.003910    2.588675 v sine_out[0] (out)
                                              2.588675   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.588675   data arrival time
---------------------------------------------------------------------------------------------
                                              1.261325   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
