Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    RD-LAPTOP
Date:        Sat Jul 16 22:24:06 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch Counter_impl1_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Sat Jul 16 22:24:07 2022

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Sat Jul 16 22:24:07 2022

Running: compiler (Compile Input) on proj_1|impl1
# Sat Jul 16 22:24:07 2022
Copied C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\synwork\Counter_impl1_comp.srs to C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srs

compiler completed
# Sat Jul 16 22:24:10 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Sat Jul 16 22:24:10 2022

multi_srs_gen completed
# Sat Jul 16 22:24:11 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\synwork\Counter_impl1_mult.srs to C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srs
Copied C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srr to C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Sat Jul 16 22:24:11 2022

premap completed with warnings
# Sat Jul 16 22:24:13 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Sat Jul 16 22:24:13 2022

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Sat Jul 16 22:24:13 2022
Copied C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\synwork\Counter_impl1_m.srm to C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srm

fpga_mapper completed with warnings
# Sat Jul 16 22:24:22 2022

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on proj_1|impl1
Copied C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srr to C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "Counter_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\proj_1.prj
batch mode default:no
