module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    reg [3:0]q;
    always@(posedge clk)begin
        if(!resetn)begin
            q<=4'd0;
        end
        else
            q<={q[2:0],in};
    end
    assign out=q[3];
    

endmodule
