Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 05:45:40 2023
| Host         : R9-5950X running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_control_sets_placed.rpt
| Design       : main_control
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   151 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |              83 |           24 |
| Yes          | No                    | No                     |              44 |           18 |
| Yes          | No                    | Yes                    |             155 |           41 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |              Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  baud_BUFG                    | controller/receiver/data[2]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/data[7]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/data[1]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/data[4]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/data[0]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/data[3]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/data[5]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/data[6]             |                                            |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/transmitter/bit_out          | controller/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                         |                                            |                1 |              1 |         1.00 |
|  nolabel_line66/inst/clk_out1 |                                         | nolabel_line72/SR[0]                       |                1 |              1 |         1.00 |
|  nolabel_line66/inst/clk_out1 |                                         | nolabel_line72/SR[1]                       |                1 |              1 |         1.00 |
|  nolabel_line66/inst/clk_out1 |                                         | nolabel_line69/rgb_reg[2]_i_1_n_0          |                1 |              1 |         1.00 |
|  nolabel_line66/inst/clk_out1 | nolabel_line72/vertical_scanning_buffer |                                            |                1 |              1 |         1.00 |
|  nolabel_line66/inst/clk_out1 | start_IBUF                              | reset_IBUF                                 |                1 |              1 |         1.00 |
|  baud_BUFG                    | controller/receiver/enable14_out        | controller/receiver/enable_reg             |                1 |              4 |         4.00 |
|  nolabel_line66/inst/clk_out1 | nolabel_line69/E[0]                     | player1_score0                             |                1 |              4 |         4.00 |
|  nolabel_line66/inst/clk_out1 | nolabel_line69/refresh_reg_reg[0]_0[0]  | player2_score0                             |                1 |              4 |         4.00 |
|  baud_BUFG                    |                                         |                                            |                3 |              7 |         2.33 |
|  nolabel_line66/inst/clk_out1 |                                         | reset_IBUF                                 |                4 |              7 |         1.75 |
|  baud_BUFG                    |                                         | controller/receiver/count[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  baud_BUFG                    |                                         | controller/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  baud_BUFG                    | controller/receiver/enable14_out        |                                            |                1 |              8 |         8.00 |
|  baud_BUFG                    | controller/transmitter/temp[7]_i_1_n_0  |                                            |                2 |              8 |         4.00 |
|  nolabel_line66/inst/clk_out1 | nolabel_line72/y_counter                |                                            |                4 |              9 |         2.25 |
|  nolabel_line66/inst/clk_out1 | nolabel_line72/counter_v                | reset_IBUF                                 |                3 |             10 |         3.33 |
|  nolabel_line66/inst/clk_out1 | nolabel_line72/counter_h                | reset_IBUF                                 |                4 |             10 |         2.50 |
|  nolabel_line66/inst/clk_out1 | nolabel_line72/x_counter                |                                            |                2 |             10 |         5.00 |
|  nolabel_line66/inst/clk_out1 |                                         |                                            |                6 |             19 |         3.17 |
|  nolabel_line66/inst/clk_out1 | nolabel_line69/topbar_l[1]_i_1_n_0      | reset_IBUF                                 |                8 |             31 |         3.88 |
|  nolabel_line66/inst/clk_out1 | nolabel_line69/bottombar_l[1]_i_1_n_0   | reset_IBUF                                 |                8 |             31 |         3.88 |
|  nolabel_line66/inst/clk_out1 |                                         | nolabel_line69/refresh_reg[31]_i_1_n_0     |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                |                                         | controller/baudrate_gen/clear              |                8 |             32 |         4.00 |
|  nolabel_line66/inst/clk_out1 | nolabel_line69/refresh_rate             | reset_IBUF                                 |               15 |             64 |         4.27 |
+-------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


