// Seed: 1569656708
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    input id_7
);
  logic id_8;
  logic id_9;
  always @* if (id_5 - id_8) id_4 <= 1;
  type_18(
      id_8, id_1
  );
  logic id_10 = 1;
endmodule
