ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_InitTick:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "Core/Src/stm32f1xx_hal_timebase_tim.c"
   1:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_TIM.c 
   5:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  23:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  24:Core/Src/stm32f1xx_hal_timebase_tim.c ****  
  25:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim2; 
  30:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s 			page 2


  32:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM2 as a time base source. 
  35:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated 
  36:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority. 
  37:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  39:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 43 1 is_stmt 0 view .LVU1
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
  40 0004 0146     		mov	r1, r0
  44:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  41              		.loc 1 44 3 is_stmt 1 view .LVU2
  45:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  42              		.loc 1 45 3 view .LVU3
  43              	.LVL1:
  46:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  44              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  45              		.loc 1 47 3 view .LVU5
  48:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  49:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /*Configure the TIM2 IRQ priority */
  50:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
  46              		.loc 1 50 3 view .LVU6
  47 0006 0022     		movs	r2, #0
  48 0008 1C20     		movs	r0, #28
  49              	.LVL2:
  50              		.loc 1 50 3 is_stmt 0 view .LVU7
  51 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  52              	.LVL3:
  51:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  52:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable the TIM2 global Interrupt */
  53:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM2_IRQn); 
  53              		.loc 1 53 3 is_stmt 1 view .LVU8
  54 000e 1C20     		movs	r0, #28
  55 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  56              	.LVL4:
  54:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  55:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM2 clock */
  56:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM2_CLK_ENABLE();
  57              		.loc 1 56 3 view .LVU9
  58              	.LBB2:
  59              		.loc 1 56 3 view .LVU10
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s 			page 3


  60              		.loc 1 56 3 view .LVU11
  61 0014 154B     		ldr	r3, .L6
  62 0016 DA69     		ldr	r2, [r3, #28]
  63 0018 42F00102 		orr	r2, r2, #1
  64 001c DA61     		str	r2, [r3, #28]
  65              		.loc 1 56 3 view .LVU12
  66 001e DB69     		ldr	r3, [r3, #28]
  67 0020 03F00103 		and	r3, r3, #1
  68 0024 0193     		str	r3, [sp, #4]
  69              		.loc 1 56 3 view .LVU13
  70 0026 019B     		ldr	r3, [sp, #4]
  71              	.LBE2:
  72              		.loc 1 56 3 view .LVU14
  57:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  58:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  59:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  73              		.loc 1 59 3 view .LVU15
  74 0028 02A9     		add	r1, sp, #8
  75 002a 03A8     		add	r0, sp, #12
  76 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  77              	.LVL5:
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  61:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM2 clock */
  62:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwTimclock = HAL_RCC_GetPCLK1Freq();
  78              		.loc 1 62 3 view .LVU16
  79              		.loc 1 62 16 is_stmt 0 view .LVU17
  80 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  81              	.LVL6:
  63:Core/Src/stm32f1xx_hal_timebase_tim.c ****    
  64:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  65:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  82              		.loc 1 65 3 is_stmt 1 view .LVU18
  83              		.loc 1 65 46 is_stmt 0 view .LVU19
  84 0034 0E4B     		ldr	r3, .L6+4
  85 0036 A3FB0023 		umull	r2, r3, r3, r0
  86 003a 9B0C     		lsrs	r3, r3, #18
  87              		.loc 1 65 20 view .LVU20
  88 003c 013B     		subs	r3, r3, #1
  89              	.LVL7:
  66:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  67:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM2 */
  68:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Instance = TIM2;
  90              		.loc 1 68 3 is_stmt 1 view .LVU21
  91              		.loc 1 68 18 is_stmt 0 view .LVU22
  92 003e 0D48     		ldr	r0, .L6+8
  93              	.LVL8:
  94              		.loc 1 68 18 view .LVU23
  95 0040 4FF08042 		mov	r2, #1073741824
  96 0044 0260     		str	r2, [r0]
  69:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  70:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  71:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  72:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  73:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
  74:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.Period = (1000000 / 1000) - 1;
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s 			page 4


  97              		.loc 1 76 3 is_stmt 1 view .LVU24
  98              		.loc 1 76 21 is_stmt 0 view .LVU25
  99 0046 40F2E732 		movw	r2, #999
 100 004a C260     		str	r2, [r0, #12]
  77:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.Prescaler = uwPrescalerValue;
 101              		.loc 1 77 3 is_stmt 1 view .LVU26
 102              		.loc 1 77 24 is_stmt 0 view .LVU27
 103 004c 4360     		str	r3, [r0, #4]
  78:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.ClockDivision = 0;
 104              		.loc 1 78 3 is_stmt 1 view .LVU28
 105              		.loc 1 78 28 is_stmt 0 view .LVU29
 106 004e 0023     		movs	r3, #0
 107              	.LVL9:
 108              		.loc 1 78 28 view .LVU30
 109 0050 0361     		str	r3, [r0, #16]
  79:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 110              		.loc 1 79 3 is_stmt 1 view .LVU31
 111              		.loc 1 79 26 is_stmt 0 view .LVU32
 112 0052 8360     		str	r3, [r0, #8]
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 113              		.loc 1 80 3 is_stmt 1 view .LVU33
 114              		.loc 1 80 6 is_stmt 0 view .LVU34
 115 0054 FFF7FEFF 		bl	HAL_TIM_Base_Init
 116              	.LVL10:
 117              		.loc 1 80 5 view .LVU35
 118 0058 18B1     		cbz	r0, .L5
  81:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  82:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim2);
  84:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  85:Core/Src/stm32f1xx_hal_timebase_tim.c ****   
  86:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Return function status */
  87:Core/Src/stm32f1xx_hal_timebase_tim.c ****   return HAL_ERROR;
 119              		.loc 1 87 10 view .LVU36
 120 005a 0120     		movs	r0, #1
 121              	.L2:
  88:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 122              		.loc 1 88 1 view .LVU37
 123 005c 09B0     		add	sp, sp, #36
 124              	.LCFI2:
 125              		.cfi_remember_state
 126              		.cfi_def_cfa_offset 4
 127              		@ sp needed
 128 005e 5DF804FB 		ldr	pc, [sp], #4
 129              	.L5:
 130              	.LCFI3:
 131              		.cfi_restore_state
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 132              		.loc 1 83 5 is_stmt 1 view .LVU38
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 133              		.loc 1 83 12 is_stmt 0 view .LVU39
 134 0062 0448     		ldr	r0, .L6+8
 135 0064 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 136              	.LVL11:
 137 0068 F8E7     		b	.L2
 138              	.L7:
 139 006a 00BF     		.align	2
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s 			page 5


 140              	.L6:
 141 006c 00100240 		.word	1073876992
 142 0070 83DE1B43 		.word	1125899907
 143 0074 00000000 		.word	htim2
 144              		.cfi_endproc
 145              	.LFE65:
 147              		.section	.text.HAL_SuspendTick,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_SuspendTick
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu softvfp
 155              	HAL_SuspendTick:
 156              	.LFB66:
  89:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  90:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  91:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM2 update interrupt.
  93:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
  94:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
  95:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  96:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  97:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 157              		.loc 1 97 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
  98:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM2 update Interrupt */
  99:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim2, TIM_IT_UPDATE);                                                  
 162              		.loc 1 99 3 view .LVU41
 163 0000 034B     		ldr	r3, .L9
 164 0002 1A68     		ldr	r2, [r3]
 165 0004 D368     		ldr	r3, [r2, #12]
 166 0006 23F00103 		bic	r3, r3, #1
 167 000a D360     		str	r3, [r2, #12]
 100:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 168              		.loc 1 100 1 is_stmt 0 view .LVU42
 169 000c 7047     		bx	lr
 170              	.L10:
 171 000e 00BF     		.align	2
 172              	.L9:
 173 0010 00000000 		.word	htim2
 174              		.cfi_endproc
 175              	.LFE66:
 177              		.section	.text.HAL_ResumeTick,"ax",%progbits
 178              		.align	1
 179              		.global	HAL_ResumeTick
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	HAL_ResumeTick:
 186              	.LFB67:
 101:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 102:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s 			page 6


 103:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 104:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM2 update interrupt.
 105:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 106:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 107:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 108:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 109:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 187              		.loc 1 109 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 110:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM2 Update interrupt */
 111:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 192              		.loc 1 111 3 view .LVU44
 193 0000 034B     		ldr	r3, .L12
 194 0002 1A68     		ldr	r2, [r3]
 195 0004 D368     		ldr	r3, [r2, #12]
 196 0006 43F00103 		orr	r3, r3, #1
 197 000a D360     		str	r3, [r2, #12]
 112:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 198              		.loc 1 112 1 is_stmt 0 view .LVU45
 199 000c 7047     		bx	lr
 200              	.L13:
 201 000e 00BF     		.align	2
 202              	.L12:
 203 0010 00000000 		.word	htim2
 204              		.cfi_endproc
 205              	.LFE67:
 207              		.comm	htim2,64,4
 208              		.text
 209              	.Letext0:
 210              		.file 2 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 211              		.file 3 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 212              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 213              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 214              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 215              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 216              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 217              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 218              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 219              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 220              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_tim.c
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:16     .text.HAL_InitTick:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:24     .text.HAL_InitTick:0000000000000000 HAL_InitTick
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:141    .text.HAL_InitTick:000000000000006c $d
                            *COM*:0000000000000040 htim2
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:148    .text.HAL_SuspendTick:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:155    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:173    .text.HAL_SuspendTick:0000000000000010 $d
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:178    .text.HAL_ResumeTick:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:185    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccaQN3rE.s:203    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
