Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 29 10:46:26 2023
| Host         : ShansLappie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 183 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk3/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: current_option_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ds/an_on_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ds/an_on_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ds/an_on_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ds/an_on_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds/clk200hz/clk_out_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/left_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/oled_data_reg[4]_i_23/CO[3] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/oled_data_reg[4]_i_45/CO[3] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mouse/oled_data_reg[4]_i_52/CO[3] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[9]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: mw/clk1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line177/nolabel_line41/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/a_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/b_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/c_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/d_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/e_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/f_on_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: oledGrpTask/g_on_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: wm/clk1hz/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 802 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.963        0.000                      0                 1090        0.064        0.000                      0                 1090        4.500        0.000                       0                   590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.963        0.000                      0                 1090        0.064        0.000                      0                 1090        4.500        0.000                       0                   590  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 2.394ns (27.459%)  route 6.324ns (72.541%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.809     5.330    mouse/clock_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  mouse/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  mouse/ypos_reg[4]/Q
                         net (fo=14, routed)          0.694     6.542    mouse/ypos[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  mouse/g_on_reg_i_12/O
                         net (fo=39, routed)          0.988     7.654    mouse/g_on_reg_i_12_n_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.778 r  mouse/g_on_reg_i_9/O
                         net (fo=65, routed)          1.473     9.251    mouse/i__carry_i_10__3_n_0
    SLICE_X42Y96         LUT4 (Prop_lut4_I3_O)        0.124     9.375 r  mouse/current_option[2]_i_604/O
                         net (fo=1, routed)           0.000     9.375    mouse/current_option[2]_i_604_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.908 r  mouse/current_option_reg[2]_i_468/CO[3]
                         net (fo=1, routed)           0.000     9.908    mouse/current_option_reg[2]_i_468_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  mouse/current_option_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000    10.025    mouse/current_option_reg[2]_i_320_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  mouse/current_option_reg[2]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.142    mouse/current_option_reg[2]_i_193_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  mouse/current_option_reg[2]_i_81/CO[3]
                         net (fo=2, routed)           1.479    11.738    mouse/current_option412_in
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.124    11.862 f  mouse/current_option[0]_i_5/O
                         net (fo=1, routed)           0.520    12.383    mouse/current_option[0]_i_5_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    12.507 r  mouse/current_option[0]_i_3/O
                         net (fo=1, routed)           0.313    12.820    mouse/current_option[0]_i_3_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.944 r  mouse/current_option[0]_i_2/O
                         net (fo=3, routed)           0.493    13.437    mouse/D[0]
    SLICE_X15Y89         LUT3 (Prop_lut3_I2_O)        0.124    13.561 r  mouse/task_option[1]_i_5/O
                         net (fo=2, routed)           0.363    13.925    mouse/task_option[1]_i_5_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.049 r  mouse/task_option[0]_i_1/O
                         net (fo=1, routed)           0.000    14.049    mouse_n_124
    SLICE_X14Y89         FDRE                                         r  task_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X14Y89         FDRE                                         r  task_option_reg[0]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X14Y89         FDRE (Setup_fdre_C_D)        0.081    15.011    task_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.394ns (27.654%)  route 6.263ns (72.346%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.809     5.330    mouse/clock_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  mouse/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  mouse/ypos_reg[4]/Q
                         net (fo=14, routed)          0.694     6.542    mouse/ypos[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  mouse/g_on_reg_i_12/O
                         net (fo=39, routed)          0.988     7.654    mouse/g_on_reg_i_12_n_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.778 r  mouse/g_on_reg_i_9/O
                         net (fo=65, routed)          1.473     9.251    mouse/i__carry_i_10__3_n_0
    SLICE_X42Y96         LUT4 (Prop_lut4_I3_O)        0.124     9.375 r  mouse/current_option[2]_i_604/O
                         net (fo=1, routed)           0.000     9.375    mouse/current_option[2]_i_604_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.908 r  mouse/current_option_reg[2]_i_468/CO[3]
                         net (fo=1, routed)           0.000     9.908    mouse/current_option_reg[2]_i_468_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  mouse/current_option_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000    10.025    mouse/current_option_reg[2]_i_320_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  mouse/current_option_reg[2]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.142    mouse/current_option_reg[2]_i_193_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  mouse/current_option_reg[2]_i_81/CO[3]
                         net (fo=2, routed)           1.479    11.738    mouse/current_option412_in
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.124    11.862 f  mouse/current_option[0]_i_5/O
                         net (fo=1, routed)           0.520    12.383    mouse/current_option[0]_i_5_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    12.507 r  mouse/current_option[0]_i_3/O
                         net (fo=1, routed)           0.313    12.820    mouse/current_option[0]_i_3_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.944 r  mouse/current_option[0]_i_2/O
                         net (fo=3, routed)           0.493    13.437    mouse/D[0]
    SLICE_X15Y89         LUT3 (Prop_lut3_I2_O)        0.124    13.561 r  mouse/task_option[1]_i_5/O
                         net (fo=2, routed)           0.302    13.863    mouse/task_option[1]_i_5_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.987 r  mouse/task_option[1]_i_1/O
                         net (fo=1, routed)           0.000    13.987    mouse_n_123
    SLICE_X15Y90         FDRE                                         r  task_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  task_option_reg[1]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X15Y90         FDRE (Setup_fdre_C_D)        0.031    14.961    task_option_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 2.278ns (27.173%)  route 6.105ns (72.827%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.809     5.330    mouse/clock_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  mouse/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  mouse/ypos_reg[4]/Q
                         net (fo=14, routed)          0.694     6.542    mouse/ypos[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  mouse/g_on_reg_i_12/O
                         net (fo=39, routed)          0.988     7.654    mouse/g_on_reg_i_12_n_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.778 r  mouse/g_on_reg_i_9/O
                         net (fo=65, routed)          1.438     9.216    mouse/i__carry_i_10__3_n_0
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.340 r  mouse/current_option[2]_i_509/O
                         net (fo=1, routed)           0.000     9.340    mouse/current_option[2]_i_509_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  mouse/current_option_reg[2]_i_350/CO[3]
                         net (fo=1, routed)           0.000     9.890    mouse/current_option_reg[2]_i_350_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  mouse/current_option_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.004    mouse/current_option_reg[2]_i_210_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  mouse/current_option_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.118    mouse/current_option_reg[2]_i_91_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  mouse/current_option_reg[2]_i_38/CO[3]
                         net (fo=4, routed)           1.200    11.432    mouse/current_option46_in
    SLICE_X14Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.556 f  mouse/current_option[2]_i_77/O
                         net (fo=2, routed)           0.584    12.140    mouse/current_option[2]_i_77_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.264 f  mouse/current_option[2]_i_36/O
                         net (fo=3, routed)           0.603    12.867    mouse/current_option[2]_i_36_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  mouse/current_option[2]_i_7/O
                         net (fo=2, routed)           0.599    13.590    mouse/current_option[2]_i_7_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.714 r  mouse/main_menu_option[0]_i_1/O
                         net (fo=1, routed)           0.000    13.714    mouse_n_272
    SLICE_X14Y90         FDRE                                         r  main_menu_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  main_menu_option_reg[0]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X14Y90         FDRE (Setup_fdre_C_D)        0.079    15.009    main_menu_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 2.278ns (27.869%)  route 5.896ns (72.131%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.809     5.330    mouse/clock_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  mouse/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  mouse/ypos_reg[4]/Q
                         net (fo=14, routed)          0.694     6.542    mouse/ypos[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  mouse/g_on_reg_i_12/O
                         net (fo=39, routed)          0.988     7.654    mouse/g_on_reg_i_12_n_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.778 r  mouse/g_on_reg_i_9/O
                         net (fo=65, routed)          1.438     9.216    mouse/i__carry_i_10__3_n_0
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.340 r  mouse/current_option[2]_i_509/O
                         net (fo=1, routed)           0.000     9.340    mouse/current_option[2]_i_509_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  mouse/current_option_reg[2]_i_350/CO[3]
                         net (fo=1, routed)           0.000     9.890    mouse/current_option_reg[2]_i_350_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  mouse/current_option_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.004    mouse/current_option_reg[2]_i_210_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  mouse/current_option_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.118    mouse/current_option_reg[2]_i_91_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 f  mouse/current_option_reg[2]_i_38/CO[3]
                         net (fo=4, routed)           1.200    11.432    mouse/current_option46_in
    SLICE_X14Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.556 r  mouse/current_option[2]_i_77/O
                         net (fo=2, routed)           0.584    12.140    mouse/current_option[2]_i_77_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.264 r  mouse/current_option[2]_i_36/O
                         net (fo=3, routed)           0.626    12.890    mouse/current_option[2]_i_36_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.014 r  mouse/current_option[1]_i_2/O
                         net (fo=2, routed)           0.366    13.380    mouse/current_option[1]_i_2_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.504 r  mouse/current_option[1]_i_1/O
                         net (fo=1, routed)           0.000    13.504    mouse_n_270
    SLICE_X14Y90         FDRE                                         r  current_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  current_option_reg[1]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X14Y90         FDRE (Setup_fdre_C_D)        0.077    15.007    current_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 2.278ns (28.164%)  route 5.810ns (71.836%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.809     5.330    mouse/clock_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  mouse/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  mouse/ypos_reg[4]/Q
                         net (fo=14, routed)          0.694     6.542    mouse/ypos[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  mouse/g_on_reg_i_12/O
                         net (fo=39, routed)          0.988     7.654    mouse/g_on_reg_i_12_n_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.778 r  mouse/g_on_reg_i_9/O
                         net (fo=65, routed)          1.438     9.216    mouse/i__carry_i_10__3_n_0
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.340 r  mouse/current_option[2]_i_509/O
                         net (fo=1, routed)           0.000     9.340    mouse/current_option[2]_i_509_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  mouse/current_option_reg[2]_i_350/CO[3]
                         net (fo=1, routed)           0.000     9.890    mouse/current_option_reg[2]_i_350_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  mouse/current_option_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.004    mouse/current_option_reg[2]_i_210_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  mouse/current_option_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.118    mouse/current_option_reg[2]_i_91_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  mouse/current_option_reg[2]_i_38/CO[3]
                         net (fo=4, routed)           1.200    11.432    mouse/current_option46_in
    SLICE_X14Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.556 f  mouse/current_option[2]_i_77/O
                         net (fo=2, routed)           0.584    12.140    mouse/current_option[2]_i_77_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.264 f  mouse/current_option[2]_i_36/O
                         net (fo=3, routed)           0.603    12.867    mouse/current_option[2]_i_36_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  mouse/current_option[2]_i_7/O
                         net (fo=2, routed)           0.304    13.295    mouse/current_option[2]_i_7_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.419 r  mouse/current_option[2]_i_1/O
                         net (fo=1, routed)           0.000    13.419    mouse_n_269
    SLICE_X15Y90         FDRE                                         r  current_option_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  current_option_reg[2]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X15Y90         FDRE (Setup_fdre_C_D)        0.029    14.959    current_option_reg[2]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 2.146ns (26.968%)  route 5.812ns (73.032%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.809     5.330    mouse/clock_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  mouse/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  mouse/ypos_reg[4]/Q
                         net (fo=14, routed)          0.694     6.542    mouse/ypos[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  mouse/g_on_reg_i_12/O
                         net (fo=39, routed)          0.988     7.654    mouse/g_on_reg_i_12_n_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.778 r  mouse/g_on_reg_i_9/O
                         net (fo=65, routed)          1.473     9.251    mouse/i__carry_i_10__3_n_0
    SLICE_X42Y96         LUT4 (Prop_lut4_I3_O)        0.124     9.375 r  mouse/current_option[2]_i_604/O
                         net (fo=1, routed)           0.000     9.375    mouse/current_option[2]_i_604_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.908 r  mouse/current_option_reg[2]_i_468/CO[3]
                         net (fo=1, routed)           0.000     9.908    mouse/current_option_reg[2]_i_468_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  mouse/current_option_reg[2]_i_320/CO[3]
                         net (fo=1, routed)           0.000    10.025    mouse/current_option_reg[2]_i_320_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  mouse/current_option_reg[2]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.142    mouse/current_option_reg[2]_i_193_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  mouse/current_option_reg[2]_i_81/CO[3]
                         net (fo=2, routed)           1.479    11.738    mouse/current_option412_in
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.124    11.862 f  mouse/current_option[0]_i_5/O
                         net (fo=1, routed)           0.520    12.383    mouse/current_option[0]_i_5_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    12.507 r  mouse/current_option[0]_i_3/O
                         net (fo=1, routed)           0.313    12.820    mouse/current_option[0]_i_3_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.944 r  mouse/current_option[0]_i_2/O
                         net (fo=3, routed)           0.344    13.288    mouse_n_271
    SLICE_X14Y90         FDRE                                         r  current_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  current_option_reg[0]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X14Y90         FDRE (Setup_fdre_C_D)       -0.016    14.914    current_option_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 2.507ns (40.157%)  route 3.736ns (59.843%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.627     5.148    mouse/clock_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.850     7.416    mouse/y_overflow_reg_n_0
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.297     7.713 r  mouse/i__carry_i_11__1/O
                         net (fo=1, routed)           0.000     7.713    mouse/i__carry_i_11__1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.089 r  mouse/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.089    mouse/i__carry_i_9_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.412 r  mouse/i__carry__0_i_5/O[1]
                         net (fo=3, routed)           0.819     9.232    mouse/plusOp10[9]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.306     9.538 r  mouse/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     9.538    mouse/i__carry__0_i_4__2_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.995 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          1.067    11.062    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.329    11.391 r  mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.391    mouse/y_pos[1]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.683    15.024    mouse/clock_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  mouse/y_pos_reg[1]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.029    15.205    mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.507ns (40.437%)  route 3.693ns (59.563%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.627     5.148    mouse/clock_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.850     7.416    mouse/y_overflow_reg_n_0
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.297     7.713 r  mouse/i__carry_i_11__1/O
                         net (fo=1, routed)           0.000     7.713    mouse/i__carry_i_11__1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.089 r  mouse/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.089    mouse/i__carry_i_9_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.412 r  mouse/i__carry__0_i_5/O[1]
                         net (fo=3, routed)           0.819     9.232    mouse/plusOp10[9]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.306     9.538 r  mouse/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     9.538    mouse/i__carry__0_i_4__2_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.995 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          1.024    11.019    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.329    11.348 r  mouse/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    11.348    mouse/y_pos[0]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  mouse/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.684    15.025    mouse/clock_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  mouse/y_pos_reg[0]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.029    15.206    mouse/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.507ns (41.281%)  route 3.566ns (58.719%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.627     5.148    mouse/clock_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.850     7.416    mouse/y_overflow_reg_n_0
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.297     7.713 r  mouse/i__carry_i_11__1/O
                         net (fo=1, routed)           0.000     7.713    mouse/i__carry_i_11__1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.089 r  mouse/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.089    mouse/i__carry_i_9_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.412 r  mouse/i__carry__0_i_5/O[1]
                         net (fo=3, routed)           0.819     9.232    mouse/plusOp10[9]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.306     9.538 r  mouse/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     9.538    mouse/i__carry__0_i_4__2_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.995 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.897    10.892    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.329    11.221 r  mouse/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.221    mouse/y_pos[5]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  mouse/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.683    15.024    mouse/clock_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  mouse/y_pos_reg[5]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.032    15.208    mouse/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 2.507ns (41.522%)  route 3.531ns (58.478%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.627     5.148    mouse/clock_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.850     7.416    mouse/y_overflow_reg_n_0
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.297     7.713 r  mouse/i__carry_i_11__1/O
                         net (fo=1, routed)           0.000     7.713    mouse/i__carry_i_11__1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.089 r  mouse/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.089    mouse/i__carry_i_9_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.412 r  mouse/i__carry__0_i_5/O[1]
                         net (fo=3, routed)           0.819     9.232    mouse/plusOp10[9]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.306     9.538 r  mouse/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     9.538    mouse/i__carry__0_i_4__2_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.995 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.862    10.857    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X5Y104         LUT5 (Prop_lut5_I4_O)        0.329    11.186 r  mouse/y_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    11.186    mouse/y_pos[8]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  mouse/y_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.682    15.023    mouse/clock_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  mouse/y_pos_reg[8]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.031    15.206    mouse/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  4.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mouse/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.122%)  route 0.299ns (58.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.593     1.476    mouse/clock_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  mouse/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  mouse/tx_data_reg[3]/Q
                         net (fo=2, routed)           0.299     1.939    mouse/Inst_Ps2Interface/Q[3]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.045     1.984 r  mouse/Inst_Ps2Interface/frame[4]_i_1/O
                         net (fo=1, routed)           0.000     1.984    mouse/Inst_Ps2Interface/p_1_in[4]
    SLICE_X0Y103         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.950     2.078    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[4]/C
                         clock pessimism             -0.249     1.829    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.092     1.921    mouse/Inst_Ps2Interface/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[10]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[11]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[15]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[19]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[20]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[23]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[5]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.637%)  route 0.284ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  mouse/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mouse/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.284     1.925    mouse/reset_timeout_cnt_reg_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/timeout_cnt_reg[9]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.839    mouse/timeout_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk2/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clk2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    clk2/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk2/count_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk2/count_reg[16]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk2/count_reg[20]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.936    clk2/count_reg[20]_i_1__5_n_7
    SLICE_X28Y50         FDRE                                         r  clk2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.832     1.959    clk2/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clk2/count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y121   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y121   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107   mouse/Inst_Ps2Interface/delay_100us_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107   mouse/Inst_Ps2Interface/delay_100us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   mouse/Inst_Ps2Interface/delay_20us_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   mouse/Inst_Ps2Interface/delay_20us_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/Inst_Ps2Interface/delay_20us_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   lvl/clk1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y111  nolabel_line177/nolabel_line41/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y111  nolabel_line177/nolabel_line41/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y111  nolabel_line177/nolabel_line41/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   ai/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   ai/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   ai/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   ai/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   ai/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   mouse/Inst_Ps2Interface/delay_100us_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   mouse/Inst_Ps2Interface/delay_100us_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   mouse/Inst_Ps2Interface/delay_100us_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108   mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108   mouse/Inst_Ps2Interface/delay_100us_count_reg[5]/C



