{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1536946547916 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "leon3mp_quartus EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"leon3mp_quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536946548223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536946548297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536946548297 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1536946549331 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536946549911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536946549911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536946550012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536946550012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536946550012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536946550012 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1536946550012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1536946550025 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1536946557829 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 31 " "No exact pin location assignment(s) for 8 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1536946559333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1056 " "TimeQuest Timing Analyzer is analyzing 1056 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1536946564220 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536946564271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536946564271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536946564271 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1536946564271 ""}
{ "Info" "ISTA_SDC_FOUND" "quartus.sdc " "Reading SDC File: 'quartus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536946564464 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "apbctrl:apb0\|r.haddr\[12\] " "Node: apbctrl:apb0\|r.haddr\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch apb_keymill_vlog:cp3\|vlog_keymill:v0\|vprdata\[3\] apbctrl:apb0\|r.haddr\[12\] " "Latch apb_keymill_vlog:cp3\|vlog_keymill:v0\|vprdata\[3\] is being clocked by apbctrl:apb0\|r.haddr\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536946564559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536946564559 "|leon3mp|apbctrl:apb0|r.haddr[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk48in " "Node: clk48in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk24out_r clk48in " "Register clk24out_r is being clocked by clk48in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536946564559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536946564559 "|leon3mp|clk48in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1536946564762 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1536946564762 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1536946564762 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1536946564762 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1536946564762 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1536946564762 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1536946564764 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536946564764 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536946564764 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536946564764 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536946564764 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1536946564764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkm " "Destination node clkm" {  } { { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 156 -1 0 } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkm" } } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 17404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568189 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1536946568189 ""}  } { { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkm  " "Automatically promoted node clkm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.hwrite " "Destination node apbctrl:apb0\|r.hwrite" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[2\] " "Destination node apbctrl:apb0\|r.haddr\[2\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[3\] " "Destination node apbctrl:apb0\|r.haddr\[3\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[4\] " "Destination node apbctrl:apb0\|r.haddr\[4\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[5\] " "Destination node apbctrl:apb0\|r.haddr\[5\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[6\] " "Destination node apbctrl:apb0\|r.haddr\[6\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[7\] " "Destination node apbctrl:apb0\|r.haddr\[7\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[12\] " "Destination node apbctrl:apb0\|r.haddr\[12\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[13\] " "Destination node apbctrl:apb0\|r.haddr\[13\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbctrl:apb0\|r.haddr\[14\] " "Destination node apbctrl:apb0\|r.haddr\[14\]" {  } { { "../../lib/grlib/amba/apbctrl.vhd" "" { Text "/home/tarun/fame_v2/lib/grlib/amba/apbctrl.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 11373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536946568190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1536946568190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 156 -1 0 } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkm" } } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 17404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 73863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[0\]\[0\]~8  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[0\]\[0\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 59063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[1\]\[0\]~9  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[1\]\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 59064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[2\]\[0\]~10  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[2\]\[0\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 59065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[3\]\[0\]~11  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_decrypt\[3\]\[0\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 59067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[0\]\[0\]~5  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[0\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[1\]\[0\]~7  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[1\]\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 59062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[2\]\[28\]~8  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[2\]\[28\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 59066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[3\]\[31\]~6  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_data_input_encrypt\[3\]\[31\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[0\]\[31\]~2  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[0\]\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[1\]\[31\]~3  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[1\]\[31\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[2\]\[31\]~0  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[2\]\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568190 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[3\]\[31\]~1  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_decrypt\[3\]\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568191 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[0\]\[31\]~3  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[0\]\[31\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568191 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[1\]\[31\]~2  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[1\]\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568191 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[2\]\[31\]~1  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[2\]\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568191 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[3\]\[31\]~0  " "Automatically promoted node apb_aes:cp2\|vlog_aes:v0\|next_key_encrypt\[3\]\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568191 ""}  } { { "../../lib/coprocessors/aes/vlog_aes.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes/vlog_aes.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 38334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apb_aes_em:cp4\|vlog_aes_em:v0\|next_data_input_decrypt\[0\]\[0\]~10  " "Automatically promoted node apb_aes_em:cp4\|vlog_aes_em:v0\|next_data_input_decrypt\[0\]\[0\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536946568191 ""}  } { { "../../lib/coprocessors/aes_em/vlog_aes_em.v" "" { Text "/home/tarun/fame_v2/lib/coprocessors/aes_em/vlog_aes_em.v" 303 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 59072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536946568191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1536946572434 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536946572474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536946572476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536946572529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536946572603 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1536946572689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1536946572689 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1536946572729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1536946575308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1536946575355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1536946575355 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 4 4 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 4 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1536946575389 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1536946575389 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1536946575389 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 6 65 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 59 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 69 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1536946575390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1536946575390 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1536946575390 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1536946583846 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:09 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:09" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1536946592468 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:44 " "Fitter preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536946593042 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1536946593102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1536946598477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536946609606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1536946610020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1536946686075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536946686075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1536946693475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "61 X23_Y49 X33_Y60 " "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X23_Y49 to location X33_Y60" {  } { { "loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 1 { 0 "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X23_Y49 to location X33_Y60"} { { 12 { 0 ""} 23 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1536946733019 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1536946733019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1536946751444 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1536946751444 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1536946751444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536946751449 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 33.99 " "Total time spent on timing analysis during the Fitter is 33.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1536946752772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536946753130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536946757421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536946757448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536946761910 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536946769746 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1536946778594 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "alarmin 2.5 V F12 " "Pin alarmin uses I/O standard 2.5 V at F12" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { alarmin } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536946778696 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RsRx 3.3-V LVTTL AE15 " "Pin RsRx uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { RsRx } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RsRx" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536946778696 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536946778696 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd1 3.3-V LVTTL G12 " "Pin rxd1 uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { rxd1 } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd1" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536946778696 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1536946778696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp_quartus.fit.smsg " "Generated suppressed messages file /home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp_quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1536946781696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2000 " "Peak virtual memory: 2000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536946788522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 14 13:39:48 2018 " "Processing ended: Fri Sep 14 13:39:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536946788522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:02 " "Elapsed time: 00:04:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536946788522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:49 " "Total CPU time (on all processors): 00:07:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536946788522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536946788522 ""}
