
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/pa.fromNetlist.tcl
# create_project -name BelleIIvt6 -dir "C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/planAhead_run_1" -part xc6vhx380tff1923-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/XCVR_TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp} {../ipcore_dir/v6_gtxwizard_v1_12/implement} {../ipcore_dir} }
# add_files [list {../ipcore_dir/chipscope_icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {../ipcore_dir/chipscope_ila.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "XCVR_TOP.ucf" [current_fileset -constrset]
Adding file 'C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/XCVR_TOP.ucf' to fileset 'constrs_1'
# add_files [list {XCVR_TOP.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6vhx380tff1923-2
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Parsing EDIF File [./planAhead_run_1/BelleIIvt6.data/cache/XCVR_TOP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/BelleIIvt6.data/cache/XCVR_TOP_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Reading core file 'C:/Users/B1409_Server/Desktop/BelleII_Xilinx/ipcore_dir/chipscope_icon.ngc' for (cell view 'chipscope_icon', library 'XCVR_TOP_lib', file 'XCVR_TOP.ngc')
Parsing EDIF File [./planAhead_run_1/BelleIIvt6.data/cache/chipscope_icon_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/BelleIIvt6.data/cache/chipscope_icon_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Reading core file 'C:/Users/B1409_Server/Desktop/BelleII_Xilinx/ipcore_dir/chipscope_ila.ngc' for (cell view 'chipscope_ila', library 'XCVR_TOP_lib', file 'XCVR_TOP.ngc')
Parsing EDIF File [./planAhead_run_1/BelleIIvt6.data/cache/chipscope_ila_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/BelleIIvt6.data/cache/chipscope_ila_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6hxt/xc6vhx380t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6hxt/xc6vhx380t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6hxt/xc6vhx380t/ff1923/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/ipcore_dir/chipscope_icon.ncf]
Finished Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/ipcore_dir/chipscope_icon.ncf]
Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/ipcore_dir/chipscope_ila.ncf]
Finished Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/ipcore_dir/chipscope_ila.ncf]
Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf]
Finished Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf]
Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf]
Finished Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf]
Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/XCVR_TOP.ucf]
Finished Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/XCVR_TOP.ucf]
Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_U_TO_J is redefined. The earlier version defined at (file = chipscope_icon.xncf, line = 9) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf:9]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_U_TO_U is redefined. The earlier version defined at (file = chipscope_icon.xncf, line = 10) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf:10]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_J_TO_D is redefined. The earlier version defined at (file = chipscope_icon.xncf, line = 11) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf:11]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_D_TO_J is redefined. The earlier version defined at (file = chipscope_icon.xncf, line = 12) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf:12]
Finished Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_icon.xncf]
Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_D2_TO_T2 is redefined. The earlier version defined at (file = chipscope_ila.xncf, line = 6) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf:6]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_J2_TO_D2 is redefined. The earlier version defined at (file = chipscope_ila.xncf, line = 7) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf:7]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_J3_TO_D2 is redefined. The earlier version defined at (file = chipscope_ila.xncf, line = 8) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf:8]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_J4_TO_D2 is redefined. The earlier version defined at (file = chipscope_ila.xncf, line = 9) will be discarded [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf:9]
Finished Parsing UCF File [C:/Users/B1409_Server/Desktop/BelleII_Xilinx/BelleIIvt6127gp/.Xil/PlanAhead-8148-DESKTOP-QRMVVUG/ngc2edif/chipscope_ila.xncf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 2df7e821
link_design: Time (s): elapsed = 00:00:26 . Memory (MB): peak = 627.703 ; gain = 226.910
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin AU37 [get_ports XCVR_Ref_Clock_in]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property package_pin "" [get_ports [list  init_clock]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 19 23:04:46 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
