=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 112 --> 9 (28 --> 2, 84 --> 7 )
[LOG] Average clause size reduction: 18.6667 --> 1.5 (14 --> 1, 21 --> 1.75 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 3 (44 --> 2, 22 --> 1 )
[LOG] Average clause size reduction: 13.2 --> 0.6 (14.6667 --> 0.666667, 11 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (3, 4, 7, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 920 --> 33 (140 --> 3, 210 --> 9, 426 --> 17, 144 --> 4 )
[LOG] Average clause size reduction: 54.1176 --> 1.94118 (46.6667 --> 1, 52.5 --> 2.25, 60.8571 --> 2.42857, 48 --> 1.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (3, 3, 4, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 493 --> 18 (108 --> 3, 108 --> 5, 165 --> 7, 112 --> 3 )
[LOG] Average clause size reduction: 37.9231 --> 1.38462 (36 --> 1, 36 --> 1.66667, 41.25 --> 1.75, 37.3333 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (2, 4, 2, 5, 6, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2147 --> 66 (112 --> 1, 336 --> 8, 113 --> 1, 456 --> 13, 550 --> 21, 580 --> 22 )
[LOG] Average clause size reduction: 85.88 --> 2.64 (56 --> 0.5, 84 --> 2, 56.5 --> 0.5, 91.2 --> 2.6, 91.6667 --> 3.5, 96.6667 --> 3.66667 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 162 12 2 1 147
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (3, 4, 3, 4, 3, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1226 --> 23 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 7, 178 --> 2, 180 --> 3 )
[LOG] Average clause size reduction: 61.3 --> 1.15 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 1.75, 59.3333 --> 0.666667, 60 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 33 (2, 5, 11, 2, 3, 3, 4, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3903 --> 73 (154 --> 1, 616 --> 14, 1550 --> 32, 156 --> 1, 314 --> 5, 316 --> 7, 477 --> 9, 320 --> 4 )
[LOG] Average clause size reduction: 118.273 --> 2.21212 (77 --> 0.5, 123.2 --> 2.8, 140.909 --> 2.90909, 78 --> 0.5, 104.667 --> 1.66667, 105.333 --> 2.33333, 119.25 --> 2.25, 106.667 --> 1.33333 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 229 16 2 1 207
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (2, 3, 2, 2, 2, 4, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1327 --> 15 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 366 --> 6, 123 --> 1, 124 --> 1 )
[LOG] Average clause size reduction: 69.8421 --> 0.789474 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 91.5 --> 1.5, 61.5 --> 0.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 214 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (6, 4, 3, 7, 3, 2, 2, 5, 8, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6382 --> 82 (980 --> 10, 588 --> 10, 394 --> 4, 1188 --> 22, 398 --> 4, 200 --> 1, 201 --> 1, 808 --> 9, 1421 --> 20, 204 --> 1 )
[LOG] Average clause size reduction: 151.952 --> 1.95238 (163.333 --> 1.66667, 147 --> 2.5, 131.333 --> 1.33333, 169.714 --> 3.14286, 132.667 --> 1.33333, 100 --> 0.5, 100.5 --> 0.5, 161.6 --> 1.8, 177.625 --> 2.5, 102 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 283 20 2 1 259
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 137 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 38 (3, 3, 4, 5, 3, 2, 5, 5, 4, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4260 --> 57 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 306 --> 2, 154 --> 1, 620 --> 12, 604 --> 10, 441 --> 5, 474 --> 7 )
[LOG] Average clause size reduction: 112.105 --> 1.5 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 102 --> 0.666667, 77 --> 0.5, 124 --> 2.4, 120.8 --> 2, 110.25 --> 1.25, 118.5 --> 1.75 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 230 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (3, 4, 5, 5, 2, 2, 2, 5, 2, 2, 7, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7277 --> 69 (476 --> 3, 714 --> 9, 956 --> 9, 960 --> 13, 241 --> 1, 242 --> 1, 243 --> 1, 976 --> 10, 245 --> 1, 246 --> 1, 1482 --> 15, 496 --> 5 )
[LOG] Average clause size reduction: 173.262 --> 1.64286 (158.667 --> 1, 178.5 --> 2.25, 191.2 --> 1.8, 192 --> 2.6, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 195.2 --> 2, 122.5 --> 0.5, 123 --> 0.5, 211.714 --> 2.14286, 165.333 --> 1.66667 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 192 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 53 (4, 5, 3, 6, 5, 2, 3, 7, 7, 5, 4, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7597 --> 87 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 10, 740 --> 11, 186 --> 1, 374 --> 4, 1128 --> 15, 1134 --> 16, 740 --> 8, 543 --> 7, 192 --> 1 )
[LOG] Average clause size reduction: 143.34 --> 1.64151 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 1.66667, 148 --> 2.2, 93 --> 0.5, 124.667 --> 1.33333, 161.143 --> 2.14286, 162 --> 2.28571, 148 --> 1.6, 135.75 --> 1.75, 96 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 286 24 2 1 251
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 295 AND gates.
[LOG] Size after ABC: 109 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 4, 4, 4, 5, 4, 10, 2, 3, 2, 2, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 11426 --> 103 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 8, 849 --> 7, 1136 --> 15, 855 --> 7, 2574 --> 32, 287 --> 1, 576 --> 4, 289 --> 1, 290 --> 1, 873 --> 8, 1168 --> 10 )
[LOG] Average clause size reduction: 211.593 --> 1.90741 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 2, 212.25 --> 1.75, 227.2 --> 3, 213.75 --> 1.75, 257.4 --> 3.2, 143.5 --> 0.5, 192 --> 1.33333, 144.5 --> 0.5, 145 --> 0.5, 218.25 --> 2, 233.6 --> 2 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 404 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 115 new AND gates.
[LOG] Size before ABC: 257 AND gates.
[LOG] Size after ABC: 114 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (2, 5, 8, 2, 4, 6, 5, 2, 2, 12, 5, 2, 5, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 10930 --> 131 (214 --> 1, 856 --> 12, 1470 --> 20, 216 --> 1, 651 --> 4, 1090 --> 13, 876 --> 8, 220 --> 1, 221 --> 1, 2442 --> 43, 872 --> 9, 224 --> 1, 900 --> 9, 678 --> 8 )
[LOG] Average clause size reduction: 170.781 --> 2.04688 (107 --> 0.5, 171.2 --> 2.4, 183.75 --> 2.5, 108 --> 0.5, 162.75 --> 1, 181.667 --> 2.16667, 175.2 --> 1.6, 110 --> 0.5, 110.5 --> 0.5, 203.5 --> 3.58333, 174.4 --> 1.8, 112 --> 0.5, 180 --> 1.8, 169.5 --> 2 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 343 28 2 1 300
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 136 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 126 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 58 (3, 5, 3, 4, 5, 6, 2, 2, 3, 4, 6, 5, 4, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13770 --> 99 (644 --> 4, 1288 --> 10, 646 --> 4, 972 --> 7, 1300 --> 10, 1630 --> 14, 327 --> 1, 328 --> 1, 658 --> 6, 990 --> 8, 1655 --> 13, 1328 --> 13, 999 --> 5, 334 --> 1, 335 --> 1, 336 --> 1 )
[LOG] Average clause size reduction: 237.414 --> 1.7069 (214.667 --> 1.33333, 257.6 --> 2, 215.333 --> 1.33333, 243 --> 1.75, 260 --> 2, 271.667 --> 2.33333, 163.5 --> 0.5, 164 --> 0.5, 219.333 --> 2, 247.5 --> 2, 275.833 --> 2.16667, 265.6 --> 2.6, 249.75 --> 1.25, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 465 32 2 1 425
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 148 new AND gates.
[LOG] Size before ABC: 265 AND gates.
[LOG] Size after ABC: 136 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 66 (4, 3, 5, 2, 5, 3, 3, 5, 5, 8, 5, 2, 3, 2, 7, 4 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12644 --> 125 (738 --> 3, 492 --> 3, 988 --> 9, 248 --> 1, 996 --> 14, 500 --> 3, 502 --> 4, 1008 --> 9, 1012 --> 11, 1778 --> 24, 1020 --> 16, 256 --> 1, 514 --> 4, 258 --> 1, 1554 --> 15, 780 --> 7 )
[LOG] Average clause size reduction: 191.576 --> 1.89394 (184.5 --> 0.75, 164 --> 1, 197.6 --> 1.8, 124 --> 0.5, 199.2 --> 2.8, 166.667 --> 1, 167.333 --> 1.33333, 201.6 --> 1.8, 202.4 --> 2.2, 222.25 --> 3, 204 --> 3.2, 128 --> 0.5, 171.333 --> 1.33333, 129 --> 0.5, 222 --> 2.14286, 195 --> 1.75 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 399 32 2 1 361
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 159 new AND gates.
[LOG] Size before ABC: 356 AND gates.
[LOG] Size after ABC: 151 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 62 (3, 2, 4, 2, 2, 5, 5, 2, 2, 2, 6, 2, 2, 7, 3, 5, 6, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 16392 --> 106 (728 --> 4, 364 --> 1, 1095 --> 7, 366 --> 1, 367 --> 1, 1472 --> 11, 1476 --> 14, 370 --> 1, 371 --> 1, 372 --> 1, 1865 --> 11, 374 --> 1, 375 --> 1, 2256 --> 21, 754 --> 5, 1512 --> 9, 1895 --> 15, 380 --> 1 )
[LOG] Average clause size reduction: 264.387 --> 1.70968 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.75, 183 --> 0.5, 183.5 --> 0.5, 294.4 --> 2.2, 295.2 --> 2.8, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 310.833 --> 1.83333, 187 --> 0.5, 187.5 --> 0.5, 322.286 --> 3, 251.333 --> 1.66667, 302.4 --> 1.8, 315.833 --> 2.5, 190 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 534 36 2 1 486
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 156 new AND gates.
[LOG] Size before ABC: 252 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 64 (3, 5, 4, 3, 4, 4, 7, 2, 5, 5, 3, 3, 2, 3, 2, 4, 2, 3 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13087 --> 87 (556 --> 2, 1112 --> 9, 837 --> 6, 560 --> 3, 843 --> 4, 846 --> 5, 1698 --> 18, 284 --> 1, 1140 --> 7, 1144 --> 10, 574 --> 2, 576 --> 6, 289 --> 1, 580 --> 5, 291 --> 1, 876 --> 4, 293 --> 1, 588 --> 2 )
[LOG] Average clause size reduction: 204.484 --> 1.35938 (185.333 --> 0.666667, 222.4 --> 1.8, 209.25 --> 1.5, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.25, 242.571 --> 2.57143, 142 --> 0.5, 228 --> 1.4, 228.8 --> 2, 191.333 --> 0.666667, 192 --> 2, 144.5 --> 0.5, 193.333 --> 1.66667, 145.5 --> 0.5, 219 --> 1, 146.5 --> 0.5, 196 --> 0.666667 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 436 36 2 1 397
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 179 new AND gates.
[LOG] Size before ABC: 412 AND gates.
[LOG] Size after ABC: 160 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 73 (2, 2, 8, 3, 4, 3, 2, 2, 6, 2, 4, 5, 5, 4, 3, 2, 7, 4, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21963 --> 133 (406 --> 1, 406 --> 2, 2849 --> 24, 816 --> 7, 1212 --> 6, 820 --> 6, 411 --> 1, 412 --> 1, 2065 --> 13, 414 --> 1, 1245 --> 9, 1664 --> 9, 1668 --> 11, 1254 --> 7, 838 --> 4, 420 --> 1, 2526 --> 18, 1266 --> 6, 423 --> 1, 848 --> 5 )
[LOG] Average clause size reduction: 300.863 --> 1.82192 (203 --> 0.5, 203 --> 1, 356.125 --> 3, 272 --> 2.33333, 303 --> 1.5, 273.333 --> 2, 205.5 --> 0.5, 206 --> 0.5, 344.167 --> 2.16667, 207 --> 0.5, 311.25 --> 2.25, 332.8 --> 1.8, 333.6 --> 2.2, 313.5 --> 1.75, 279.333 --> 1.33333, 210 --> 0.5, 360.857 --> 2.57143, 316.5 --> 1.5, 211.5 --> 0.5, 282.667 --> 1.66667 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 587 40 2 1 544
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 186 new AND gates.
[LOG] Size before ABC: 327 AND gates.
[LOG] Size after ABC: 184 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 86 (3, 4, 8, 7, 4, 3, 3, 4, 4, 5, 5, 3, 4, 5, 6, 6, 3, 4, 3, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 20964 --> 146 (620 --> 2, 930 --> 7, 2177 --> 18, 1872 --> 18, 924 --> 8, 628 --> 3, 630 --> 2, 948 --> 4, 951 --> 5, 1272 --> 9, 1276 --> 11, 640 --> 3, 963 --> 5, 1288 --> 14, 1615 --> 15, 1620 --> 11, 650 --> 2, 978 --> 6, 654 --> 2, 328 --> 1 )
[LOG] Average clause size reduction: 243.767 --> 1.69767 (206.667 --> 0.666667, 232.5 --> 1.75, 272.125 --> 2.25, 267.429 --> 2.57143, 231 --> 2, 209.333 --> 1, 210 --> 0.666667, 237 --> 1, 237.75 --> 1.25, 254.4 --> 1.8, 255.2 --> 2.2, 213.333 --> 1, 240.75 --> 1.25, 257.6 --> 2.8, 269.167 --> 2.5, 270 --> 1.83333, 216.667 --> 0.666667, 244.5 --> 1.5, 218 --> 0.666667, 164 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 515 40 2 1 455
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.45 sec (Real time) / 6.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.21 sec (Real time) / 4.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1115.82 sec (Real time) / 1108.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1836.79 sec (Real time) / 1827.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.10 sec (Real time) / 1.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9969.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.08 sec (Real time) / 2.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9969.53 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 982.49 sec (Real time) / 976.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.15 sec (Real time) / 9973.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (6, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 320 --> 23 (320 --> 23, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40 --> 2.875 (53.3333 --> 3.83333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (5, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 132 --> 13 (132 --> 13, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8571 --> 1.85714 (26.4 --> 2.6, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 7 (72 --> 7, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 1.4 (24 --> 2.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 625 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 71 (65, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9728 --> 526 (9728 --> 526, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 137.014 --> 7.40845 (149.662 --> 8.09231, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 451 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 61 (55, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3942 --> 406 (3942 --> 406, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 64.623 --> 6.65574 (71.6727 --> 7.38182, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 703 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 92 (86, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6460 --> 655 (6460 --> 655, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 70.2174 --> 7.11957 (75.1163 --> 7.61628, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.56 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15225 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.5/1 sec (0.14/0 sec, 0.06/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 1221 (1211, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.13/0 sec (0.08/0.08 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 290400 --> 15037 (290400 --> 15037, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 237.838 --> 12.3153 (239.802 --> 12.417, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.56 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 10883 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.07/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 946 (936, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.1/0 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 105655 --> 10810 (105655 --> 10810, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 111.686 --> 11.4271 (112.879 --> 11.5491, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.67 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 19410 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.6/0 sec (0.12/0 sec, 0.1/0 sec, 0.06/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 1647 (1637, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.13/0 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 189776 --> 19322 (189776 --> 19322, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 115.225 --> 11.7316 (115.929 --> 11.8033, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.67 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 92.88 sec CPU time.
[LOG] Relation determinization time: 93 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 352876 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 88.21/90 sec (3.79/4 sec, 61.45/61 sec, 12.36/12 sec, 2.23/3 sec, 0.91/1 sec, 0.75/1 sec, 0.72/1 sec, 0.71/1 sec, 0.68/1 sec, 0.7/1 sec, 0.72/1 sec, 0.79/1 sec, 0.8/1 sec, 0.82/1 sec, 0.78/0 sec )
[LOG] Nr of iterations: 21410 (21396, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 76.56/74 sec (2.41/2.41 sec, 60.63/60.63 sec, 11.53/11.53 sec, 1.54/1.54 sec, 0.22/0.22 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.87/2 sec (0.87/0.87 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7017560 --> 352611 (7017560 --> 352611, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.77 --> 16.4695 (327.985 --> 16.4802, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 92.88 sec CPU time.
[LOG] Overall execution time: 93 sec real time.
Synthesis time: 93.12 sec (Real time) / 92.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 39.14 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 228963 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.62/38 sec (1.84/2 sec, 21.91/22 sec, 5.1/5 sec, 1.79/2 sec, 0.69/1 sec, 0.64/1 sec, 0.61/0 sec, 0.61/1 sec, 0.62/1 sec, 0.68/1 sec, 0.67/0 sec, 0.66/1 sec, 0.67/1 sec, 0.59/0 sec, 0.54/0 sec )
[LOG] Nr of iterations: 14749 (14735, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 28.72/28 sec (1.17/1.17 sec, 21.4/21.4 sec, 4.53/4.53 sec, 1.24/1.24 sec, 0.19/0.19 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.36/0 sec (0.36/0.36 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2254302 --> 228865 (2254302 --> 228865, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.844 --> 15.5173 (152.99 --> 15.5321, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 39.14 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 39.37 sec (Real time) / 39.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 305.18 sec CPU time.
[LOG] Relation determinization time: 305 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 470546 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 297.54/297 sec (3.81/4 sec, 258.56/258 sec, 19.29/19 sec, 2.98/3 sec, 1.62/2 sec, 1.19/1 sec, 1.2/1 sec, 1.12/2 sec, 1.15/1 sec, 1.11/1 sec, 1.13/1 sec, 1.11/1 sec, 1.08/1 sec, 1.09/1 sec, 1.1/1 sec )
[LOG] Nr of iterations: 29837 (29823, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 280.69/279 sec (2.22/2.22 sec, 257.55/257.55 sec, 18.13/18.13 sec, 1.83/1.83 sec, 0.55/0.55 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.9/1 sec (0.9/0.9 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4652232 --> 470425 (4652232 --> 470425, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.922 --> 15.7665 (155.995 --> 15.7739, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 305.18 sec CPU time.
[LOG] Overall execution time: 305 sec real time.
Synthesis time: 305.49 sec (Real time) / 304.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 15.45 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.53/15 sec (0.78/1 sec, 7.15/7 sec, 1.75/2 sec, 0.85/1 sec, 0.39/0 sec, 0.39/0 sec, 0.37/0 sec, 0.35/1 sec, 0.35/0 sec, 0.34/1 sec, 0.36/0 sec, 0.36/0 sec, 0.36/1 sec, 0.36/0 sec, 0.37/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 9.5/8 sec (0.56/0.56 sec, 6.85/6.85 sec, 1.41/1.41 sec, 0.5/0.5 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 15.45 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.66 sec (Real time) / 15.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
Command terminated by signal 6
Synthesis time: 5272.49 sec (Real time) / 5267.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1247.06 sec CPU time.
[LOG] Relation determinization time: 1247 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1236.79/1240 sec (4.89/5 sec, 1065.19/1065 sec, 137.26/138 sec, 10.32/11 sec, 3.12/3 sec, 1.78/2 sec, 1.39/2 sec, 1.34/2 sec, 1.32/2 sec, 1.3/1 sec, 1.29/1 sec, 1.28/1 sec, 1.27/1 sec, 1.26/1 sec, 1.27/1 sec, 1.27/2 sec, 1.24/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1214.82/1217 sec (3.38/3.38 sec, 1063.71/1063.71 sec, 135.85/135.85 sec, 9.02/9.02 sec, 1.84/1.84 sec, 0.52/0.52 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.49/0 sec (0.49/0.49 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1247.06 sec CPU time.
[LOG] Overall execution time: 1247 sec real time.
Synthesis time: 1247.33 sec (Real time) / 1245.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 6
Synthesis time: 2926.17 sec (Real time) / 2919.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.42 sec (Real time) / 9994.08 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 6
Synthesis time: 9359.08 sec (Real time) / 9353.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 2655.48 sec (Real time) / 2647.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9996.08 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9995.09 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 2, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 153 --> 6 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2 )
[LOG] Average clause size reduction: 15.3 --> 0.6 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 233 AND gates.
[LOG] Size after ABC: 90 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 48 (5, 6, 7, 2, 6, 9, 2, 11 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 5399 --> 136 (548 --> 6, 685 --> 17, 834 --> 25, 128 --> 1, 680 --> 21, 1056 --> 31, 128 --> 1, 1340 --> 34 )
[LOG] Average clause size reduction: 112.479 --> 2.83333 (109.6 --> 1.2, 114.167 --> 2.83333, 119.143 --> 3.57143, 64 --> 0.5, 113.333 --> 3.5, 117.333 --> 3.44444, 64 --> 0.5, 121.818 --> 3.09091 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 234 8 0 1 220
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 305 new AND gates.
[LOG] Size before ABC: 649 AND gates.
[LOG] Size after ABC: 304 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 82 (2, 16, 2, 8, 8, 13, 8, 6, 5, 14 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 16259 --> 466 (228 --> 1, 3420 --> 98, 223 --> 1, 1561 --> 45, 1561 --> 49, 2640 --> 79, 1589 --> 42, 1140 --> 32, 868 --> 34, 3029 --> 85 )
[LOG] Average clause size reduction: 198.28 --> 5.68293 (114 --> 0.5, 213.75 --> 6.125, 111.5 --> 0.5, 195.125 --> 5.625, 195.125 --> 6.125, 203.077 --> 6.07692, 198.625 --> 5.25, 190 --> 5.33333, 173.6 --> 6.8, 216.357 --> 6.07143 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 541 10 0 1 522
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 502 new AND gates.
[LOG] Size before ABC: 956 AND gates.
[LOG] Size after ABC: 500 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 104 (16, 7, 5, 11, 5, 5, 5, 21, 22, 3, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 29649 --> 675 (5070 --> 72, 2004 --> 52, 1320 --> 25, 3380 --> 81, 1316 --> 13, 1340 --> 23, 1340 --> 30, 6220 --> 176, 6426 --> 199, 598 --> 2, 300 --> 1, 335 --> 1 )
[LOG] Average clause size reduction: 285.087 --> 6.49038 (316.875 --> 4.5, 286.286 --> 7.42857, 264 --> 5, 307.273 --> 7.36364, 263.2 --> 2.6, 268 --> 4.6, 268 --> 6, 296.19 --> 8.38095, 292.091 --> 9.04545, 199.333 --> 0.666667, 150 --> 0.5, 167.5 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 846 12 0 1 824
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 913 new AND gates.
[LOG] Size before ABC: 1575 AND gates.
[LOG] Size after ABC: 910 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 145 (6, 22, 5, 20, 4, 3, 10, 7, 37, 11, 2, 4, 11, 3 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 61592 --> 1165 (2375 --> 43, 9975 --> 184, 1868 --> 26, 8930 --> 129, 1374 --> 27, 948 --> 11, 4131 --> 74, 2850 --> 54, 17100 --> 403, 4680 --> 120, 472 --> 1, 1329 --> 16, 4630 --> 69, 930 --> 8 )
[LOG] Average clause size reduction: 424.772 --> 8.03448 (395.833 --> 7.16667, 453.409 --> 8.36364, 373.6 --> 5.2, 446.5 --> 6.45, 343.5 --> 6.75, 316 --> 3.66667, 413.1 --> 7.4, 407.143 --> 7.71429, 462.162 --> 10.8919, 425.455 --> 10.9091, 236 --> 0.5, 332.25 --> 4, 420.909 --> 6.27273, 310 --> 2.66667 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.20 sec (Real time) / 2.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.59 sec (Real time) / 6.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1393 14 0 1 1368
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 913 new AND gates.
[LOG] Size before ABC: 1867 AND gates.
[LOG] Size after ABC: 909 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 152 (5, 29, 2, 3, 9, 13, 14, 14, 11, 3, 10, 3, 4, 19, 5, 8 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 83720 --> 1319 (2512 --> 19, 17584 --> 268, 624 --> 1, 1258 --> 10, 4976 --> 69, 7368 --> 126, 7943 --> 147, 7891 --> 150, 6020 --> 104, 1244 --> 17, 5427 --> 96, 1246 --> 20, 1851 --> 21, 11232 --> 194, 2428 --> 45, 4116 --> 32 )
[LOG] Average clause size reduction: 550.789 --> 8.67763 (502.4 --> 3.8, 606.345 --> 9.24138, 312 --> 0.5, 419.333 --> 3.33333, 552.889 --> 7.66667, 566.769 --> 9.69231, 567.357 --> 10.5, 563.643 --> 10.7143, 547.273 --> 9.45455, 414.667 --> 5.66667, 542.7 --> 9.6, 415.333 --> 6.66667, 462.75 --> 5.25, 591.158 --> 10.2105, 485.6 --> 9, 514.5 --> 4 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.36 sec (Real time) / 10.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.29 sec (Real time) / 55.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1545 16 0 1 1517
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2064 new AND gates.
[LOG] Size before ABC: 4011 AND gates.
[LOG] Size after ABC: 2063 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 288 (35, 6, 17, 10, 21, 8, 5, 12, 31, 2, 24, 2, 13, 7, 2, 4, 73, 16 )
[LOG] Total clause computation time: 0.09/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 208539 --> 3312 (26656 --> 335, 3895 --> 43, 12480 --> 187, 7020 --> 75, 15580 --> 238, 5474 --> 84, 3104 --> 48, 8426 --> 144, 23460 --> 438, 754 --> 1, 17917 --> 346, 771 --> 1, 8976 --> 151, 4674 --> 95, 745 --> 1, 2169 --> 20, 54648 --> 972, 11790 --> 133 )
[LOG] Average clause size reduction: 724.094 --> 11.5 (761.6 --> 9.57143, 649.167 --> 7.16667, 734.118 --> 11, 702 --> 7.5, 741.905 --> 11.3333, 684.25 --> 10.5, 620.8 --> 9.6, 702.167 --> 12, 756.774 --> 14.129, 377 --> 0.5, 746.542 --> 14.4167, 385.5 --> 0.5, 690.462 --> 11.6154, 667.714 --> 13.5714, 372.5 --> 0.5, 542.25 --> 5, 748.603 --> 13.3151, 736.875 --> 8.3125 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.26 sec (Real time) / 1.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.02 sec (Real time) / 3.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1465.55 sec (Real time) / 1465.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 2858 18 0 1 2823
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1545 new AND gates.
[LOG] Size before ABC: 4302 AND gates.
[LOG] Size after ABC: 1539 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.39/0 sec (0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 281 (5, 35, 35, 18, 8, 20, 7, 19, 8, 2, 7, 7, 8, 22, 20, 9, 30, 12, 6, 3 )
[LOG] Total clause computation time: 0.18/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 257411 --> 3407 (3968 --> 44, 33728 --> 314, 33830 --> 332, 16830 --> 231, 6888 --> 57, 18924 --> 193, 5976 --> 83, 17946 --> 279, 6972 --> 129, 993 --> 1, 5958 --> 83, 5964 --> 92, 6944 --> 148, 20748 --> 348, 18772 --> 341, 7696 --> 112, 27869 --> 401, 10780 --> 174, 4715 --> 42, 1910 --> 3 )
[LOG] Average clause size reduction: 916.053 --> 12.1246 (793.6 --> 8.8, 963.657 --> 8.97143, 966.571 --> 9.48571, 935 --> 12.8333, 861 --> 7.125, 946.2 --> 9.65, 853.714 --> 11.8571, 944.526 --> 14.6842, 871.5 --> 16.125, 496.5 --> 0.5, 851.143 --> 11.8571, 852 --> 13.1429, 868 --> 18.5, 943.091 --> 15.8182, 938.6 --> 17.05, 855.111 --> 12.4444, 928.967 --> 13.3667, 898.333 --> 14.5, 785.833 --> 7, 636.667 --> 1 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.39 sec (Real time) / 1.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 113.81 sec (Real time) / 111.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4134.08 sec (Real time) / 4134.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 2543 20 0 1 2509
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.57 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2027 new AND gates.
[LOG] Size before ABC: 5503 AND gates.
[LOG] Size after ABC: 2026 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 0.53/0 sec (0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 308 (5, 9, 30, 23, 27, 11, 7, 31, 6, 16, 6, 5, 9, 4, 10, 12, 7, 35, 10, 4, 18, 23 )
[LOG] Total clause computation time: 0.21/0 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 320500 --> 4469 (4560 --> 25, 9120 --> 120, 33060 --> 334, 24992 --> 353, 29614 --> 379, 11240 --> 130, 6726 --> 95, 33510 --> 561, 5530 --> 78, 16620 --> 284, 5525 --> 70, 4572 --> 69, 8888 --> 179, 3312 --> 18, 10278 --> 181, 12144 --> 230, 6588 --> 104, 37502 --> 635, 9927 --> 150, 3264 --> 44, 18360 --> 234, 25168 --> 196 )
[LOG] Average clause size reduction: 1040.58 --> 14.5097 (912 --> 5, 1013.33 --> 13.3333, 1102 --> 11.1333, 1086.61 --> 15.3478, 1096.81 --> 14.037, 1021.82 --> 11.8182, 960.857 --> 13.5714, 1080.97 --> 18.0968, 921.667 --> 13, 1038.75 --> 17.75, 920.833 --> 11.6667, 914.4 --> 13.8, 987.556 --> 19.8889, 828 --> 4.5, 1027.8 --> 18.1, 1012 --> 19.1667, 941.143 --> 14.8571, 1071.49 --> 18.1429, 992.7 --> 15, 816 --> 11, 1020 --> 13, 1094.26 --> 8.52174 )
[LOG] Overall execution time: 0.57 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.87 sec (Real time) / 1.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 3177 22 0 1 3134
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.16 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 6945 new AND gates.
[LOG] Size before ABC: 11323 AND gates.
[LOG] Size after ABC: 6941 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1.05/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.06/0 sec, 0.05/0 sec, 0.03/0 sec, 0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.06/0 sec, 0.08/1 sec, 0.11/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 561 (18, 3, 19, 23, 49, 20, 10, 11, 41, 20, 30, 14, 9, 33, 24, 3, 32, 27, 5, 8, 12, 40, 78, 32 )
[LOG] Total clause computation time: 0.37/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.16/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 744461 --> 10022 (24055 --> 198, 2830 --> 9, 25398 --> 292, 30954 --> 270, 67104 --> 890, 26486 --> 343, 12555 --> 130, 13940 --> 186, 55480 --> 840, 26239 --> 390, 39962 --> 622, 17862 --> 291, 10984 --> 152, 45312 --> 716, 32568 --> 577, 2824 --> 2, 43462 --> 704, 35308 --> 596, 5404 --> 82, 9464 --> 107, 14872 --> 172, 55029 --> 708, 104643 --> 1288, 41726 --> 457 )
[LOG] Average clause size reduction: 1327.02 --> 17.8645 (1336.39 --> 11, 943.333 --> 3, 1336.74 --> 15.3684, 1345.83 --> 11.7391, 1369.47 --> 18.1633, 1324.3 --> 17.15, 1255.5 --> 13, 1267.27 --> 16.9091, 1353.17 --> 20.4878, 1311.95 --> 19.5, 1332.07 --> 20.7333, 1275.86 --> 20.7857, 1220.44 --> 16.8889, 1373.09 --> 21.697, 1357 --> 24.0417, 941.333 --> 0.666667, 1358.19 --> 22, 1307.7 --> 22.0741, 1080.8 --> 16.4, 1183 --> 13.375, 1239.33 --> 14.3333, 1375.72 --> 17.7, 1341.58 --> 16.5128, 1303.94 --> 14.2812 )
[LOG] Overall execution time: 1.16 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.83 sec (Real time) / 4.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 8368 24 0 1 8324
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1.01 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 5603 new AND gates.
[LOG] Size before ABC: 9489 AND gates.
[LOG] Size after ABC: 5602 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 0.92/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.06/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.06/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.08/0 sec, 0.04/0 sec, 0.03/0 sec, 0.06/0 sec, 0.1/1 sec )
[LOG] Nr of iterations: 448 (9, 9, 10, 2, 29, 12, 8, 4, 45, 9, 5, 11, 44, 4, 7, 3, 35, 8, 7, 3, 23, 57, 8, 3, 27, 66 )
[LOG] Total clause computation time: 0.32/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 649689 --> 8049 (12512 --> 49, 12512 --> 86, 14103 --> 95, 1566 --> 1, 43680 --> 415, 17193 --> 189, 10920 --> 119, 4659 --> 37, 68772 --> 993, 12472 --> 146, 6224 --> 55, 15520 --> 205, 65790 --> 1074, 4668 --> 63, 9276 --> 142, 3084 --> 35, 52292 --> 866, 10871 --> 154, 9318 --> 134, 3108 --> 33, 34232 --> 483, 86968 --> 1238, 10822 --> 119, 3030 --> 8, 39312 --> 456, 96785 --> 854 )
[LOG] Average clause size reduction: 1450.2 --> 17.9665 (1390.22 --> 5.44444, 1390.22 --> 9.55556, 1410.3 --> 9.5, 783 --> 0.5, 1506.21 --> 14.3103, 1432.75 --> 15.75, 1365 --> 14.875, 1164.75 --> 9.25, 1528.27 --> 22.0667, 1385.78 --> 16.2222, 1244.8 --> 11, 1410.91 --> 18.6364, 1495.23 --> 24.4091, 1167 --> 15.75, 1325.14 --> 20.2857, 1028 --> 11.6667, 1494.06 --> 24.7429, 1358.88 --> 19.25, 1331.14 --> 19.1429, 1036 --> 11, 1488.35 --> 21, 1525.75 --> 21.7193, 1352.75 --> 14.875, 1010 --> 2.66667, 1456 --> 16.8889, 1466.44 --> 12.9394 )
[LOG] Overall execution time: 1.01 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.84 sec (Real time) / 3.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 7174 26 0 1 7123
=====================  mult14.aag =====================
[LOG] Relation determinization time: 1.52 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 5937 new AND gates.
[LOG] Size before ABC: 11376 AND gates.
[LOG] Size after ABC: 5932 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1.33/1 sec (0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.09/0 sec, 0.04/0 sec, 0.02/0 sec, 0.05/0 sec, 0.04/0 sec, 0.07/0 sec, 0.05/0 sec, 0.04/0 sec, 0.06/0 sec, 0.07/0 sec, 0.04/0 sec, 0.07/1 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.06/0 sec, 0.05/0 sec, 0.07/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 473 (5, 18, 13, 14, 40, 8, 4, 5, 10, 74, 15, 5, 21, 8, 40, 21, 7, 19, 30, 6, 16, 13, 24, 18, 9, 3, 25, 2 )
[LOG] Total clause computation time: 0.38/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.13/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 838788 --> 9624 (7584 --> 32, 32232 --> 233, 22704 --> 147, 24674 --> 189, 73515 --> 755, 13216 --> 85, 5670 --> 48, 7544 --> 66, 17037 --> 196, 137605 --> 1776, 26348 --> 333, 7564 --> 85, 37880 --> 516, 13237 --> 131, 73593 --> 986, 37840 --> 471, 11364 --> 134, 34038 --> 449, 54752 --> 762, 9420 --> 120, 27975 --> 402, 22080 --> 276, 43470 --> 525, 31637 --> 366, 14848 --> 140, 3780 --> 3, 45360 --> 397, 1821 --> 1 )
[LOG] Average clause size reduction: 1773.34 --> 20.3467 (1516.8 --> 6.4, 1790.67 --> 12.9444, 1746.46 --> 11.3077, 1762.43 --> 13.5, 1837.88 --> 18.875, 1652 --> 10.625, 1417.5 --> 12, 1508.8 --> 13.2, 1703.7 --> 19.6, 1859.53 --> 24, 1756.53 --> 22.2, 1512.8 --> 17, 1803.81 --> 24.5714, 1654.62 --> 16.375, 1839.83 --> 24.65, 1801.9 --> 22.4286, 1623.43 --> 19.1429, 1791.47 --> 23.6316, 1825.07 --> 25.4, 1570 --> 20, 1748.44 --> 25.125, 1698.46 --> 21.2308, 1811.25 --> 21.875, 1757.61 --> 20.3333, 1649.78 --> 15.5556, 1260 --> 1, 1814.4 --> 15.88, 910.5 --> 0.5 )
[LOG] Overall execution time: 1.52 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.34 sec (Real time) / 4.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 7836 28 0 1 7785
=====================  mult15.aag =====================
[LOG] Relation determinization time: 2.08 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 9697 new AND gates.
[LOG] Size before ABC: 16033 AND gates.
[LOG] Size after ABC: 9697 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 1.85/2 sec (0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.06/0 sec, 0.04/0 sec, 0.03/0 sec, 0.09/1 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.08/0 sec, 0.07/0 sec, 0.05/0 sec, 0.04/0 sec, 0.07/0 sec, 0.1/0 sec, 0.15/0 sec, 0.08/0 sec, 0.08/1 sec, 0.08/0 sec, 0.09/0 sec, 0.1/0 sec, 0.11/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 616 (6, 6, 17, 10, 33, 11, 13, 7, 7, 40, 10, 8, 62, 30, 28, 21, 21, 18, 7, 4, 18, 42, 76, 14, 9, 8, 14, 23, 35, 18 )
[LOG] Total clause computation time: 0.47/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.25/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1194862 --> 14129 (10270 --> 60, 10270 --> 23, 32928 --> 224, 18477 --> 177, 65536 --> 632, 20380 --> 195, 24576 --> 250, 12294 --> 122, 12324 --> 113, 79950 --> 966, 18450 --> 207, 14357 --> 166, 125172 --> 1567, 59305 --> 844, 55215 --> 713, 40820 --> 604, 40320 --> 554, 34153 --> 520, 12036 --> 140, 6156 --> 35, 34731 --> 450, 83968 --> 1116, 152475 --> 2140, 26637 --> 318, 16392 --> 207, 14322 --> 167, 26013 --> 253, 42768 --> 472, 69768 --> 558, 34799 --> 336 )
[LOG] Average clause size reduction: 1939.71 --> 22.9367 (1711.67 --> 10, 1711.67 --> 3.83333, 1936.94 --> 13.1765, 1847.7 --> 17.7, 1985.94 --> 19.1515, 1852.73 --> 17.7273, 1890.46 --> 19.2308, 1756.29 --> 17.4286, 1760.57 --> 16.1429, 1998.75 --> 24.15, 1845 --> 20.7, 1794.62 --> 20.75, 2018.9 --> 25.2742, 1976.83 --> 28.1333, 1971.96 --> 25.4643, 1943.81 --> 28.7619, 1920 --> 26.381, 1897.39 --> 28.8889, 1719.43 --> 20, 1539 --> 8.75, 1929.5 --> 25, 1999.24 --> 26.5714, 2006.25 --> 28.1579, 1902.64 --> 22.7143, 1821.33 --> 23, 1790.25 --> 20.875, 1858.07 --> 18.0714, 1859.48 --> 20.5217, 1993.37 --> 15.9429, 1933.28 --> 18.6667 )
[LOG] Overall execution time: 2.09 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.60 sec (Real time) / 7.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 11760 30 0 1 11700
=====================  mult16.aag =====================
[LOG] Relation determinization time: 2.73 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 9397 new AND gates.
[LOG] Size before ABC: 15859 AND gates.
[LOG] Size after ABC: 9392 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 2.47/2 sec (0.09/0 sec, 0.03/0 sec, 0.07/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.04/0 sec, 0.07/0 sec, 0.04/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/1 sec, 0.08/0 sec, 0.05/0 sec, 0.05/0 sec, 0.08/0 sec, 0.08/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.11/0 sec, 0.12/1 sec, 0.1/0 sec, 0.09/0 sec, 0.14/0 sec, 0.1/0 sec, 0.12/0 sec, 0.11/0 sec, 0.11/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 592 (56, 6, 39, 20, 25, 23, 3, 27, 5, 19, 19, 11, 25, 8, 3, 25, 21, 8, 2, 9, 7, 6, 29, 38, 24, 9, 40, 11, 28, 22, 19, 5 )
[LOG] Total clause computation time: 0.72/1 sec (0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.25/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 1398018 --> 13522 (137775 --> 616, 12525 --> 88, 95152 --> 753, 47386 --> 342, 59880 --> 505, 54692 --> 550, 5008 --> 26, 64896 --> 579, 9964 --> 100, 45072 --> 513, 45018 --> 466, 24970 --> 295, 60120 --> 750, 17507 --> 159, 5002 --> 39, 59544 --> 699, 49980 --> 658, 17472 --> 188, 2496 --> 1, 19976 --> 228, 14922 --> 184, 12480 --> 135, 69636 --> 883, 92389 --> 1121, 56971 --> 629, 19984 --> 238, 97422 --> 992, 24940 --> 199, 67257 --> 699, 52542 --> 525, 45036 --> 321, 10004 --> 41 )
[LOG] Average clause size reduction: 2361.52 --> 22.8412 (2460.27 --> 11, 2087.5 --> 14.6667, 2439.79 --> 19.3077, 2369.3 --> 17.1, 2395.2 --> 20.2, 2377.91 --> 23.913, 1669.33 --> 8.66667, 2403.56 --> 21.4444, 1992.8 --> 20, 2372.21 --> 27, 2369.37 --> 24.5263, 2270 --> 26.8182, 2404.8 --> 30, 2188.38 --> 19.875, 1667.33 --> 13, 2381.76 --> 27.96, 2380 --> 31.3333, 2184 --> 23.5, 1248 --> 0.5, 2219.56 --> 25.3333, 2131.71 --> 26.2857, 2080 --> 22.5, 2401.24 --> 30.4483, 2431.29 --> 29.5, 2373.79 --> 26.2083, 2220.44 --> 26.4444, 2435.55 --> 24.8, 2267.27 --> 18.0909, 2402.04 --> 24.9643, 2388.27 --> 23.8636, 2370.32 --> 16.8947, 2000.8 --> 8.2 )
[LOG] Overall execution time: 2.74 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.00 sec (Real time) / 8.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 11906 32 0 1 11847
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/1 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/1 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33/0 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.38 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.54 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/1 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.56 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.26/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.76 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.7/0 sec (0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.79 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.39 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36/0 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.41 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.95/1 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 1.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.56 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.58 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1216 new AND gates.
[LOG] Size before ABC: 1579 AND gates.
[LOG] Size after ABC: 1216 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 174 (52, 61, 23, 4, 18, 16 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 20539 --> 1474 (7038 --> 450, 7440 --> 582, 2420 --> 217, 324 --> 43, 1802 --> 106, 1515 --> 76 )
[LOG] Average clause size reduction: 118.04 --> 8.47126 (135.346 --> 8.65385, 121.967 --> 9.54098, 105.217 --> 9.43478, 81 --> 10.75, 100.111 --> 5.88889, 94.6875 --> 4.75 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.51 sec (Real time) / 1.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 1382 5 21 1 1350
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4166 new AND gates.
[LOG] Size before ABC: 5392 AND gates.
[LOG] Size after ABC: 4166 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.05/0 sec, 0.03/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.08/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 444 (141, 71, 84, 42, 33, 70, 3 )
[LOG] Total clause computation time: 0.17/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 67060 --> 5253 (24780 --> 1833, 11410 --> 634, 12035 --> 1243, 5494 --> 454, 4192 --> 269, 8901 --> 812, 248 --> 8 )
[LOG] Average clause size reduction: 151.036 --> 11.8311 (175.745 --> 13, 160.704 --> 8.92958, 143.274 --> 14.7976, 130.81 --> 10.8095, 127.03 --> 8.15152, 127.157 --> 11.6, 82.6667 --> 2.66667 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.32 sec (Real time) / 1.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.20 sec (Real time) / 12.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 4372 6 24 1 4335
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.72 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 14458 new AND gates.
[LOG] Size before ABC: 20010 AND gates.
[LOG] Size after ABC: 14458 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1.54/1 sec (0.1/0 sec, 0.1/0 sec, 0.09/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.52/1 sec, 0.47/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 1295 (229, 154, 86, 49, 47, 99, 359, 255, 17 )
[LOG] Total clause computation time: 1.02/1 sec (0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.37/0.37 sec, 0.38/0.38 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.31/0 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 215751 --> 19838 (49248 --> 2356, 30906 --> 1795, 15215 --> 1408, 7824 --> 469, 7084 --> 427, 14406 --> 1947, 52268 --> 7744, 36576 --> 3596, 2224 --> 96 )
[LOG] Average clause size reduction: 166.603 --> 15.3189 (215.057 --> 10.2882, 200.688 --> 11.6558, 176.919 --> 16.3721, 159.673 --> 9.57143, 150.723 --> 9.08511, 145.515 --> 19.6667, 145.593 --> 21.571, 143.435 --> 14.102, 130.824 --> 5.64706 )
[LOG] Overall execution time: 1.72 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.28 sec (Real time) / 5.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.26 sec (Real time) / 2.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 180.25 sec (Real time) / 179.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 14703 7 27 1 14660
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.35 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 26658 new AND gates.
[LOG] Size before ABC: 37778 AND gates.
[LOG] Size after ABC: 26658 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 3.92/4 sec (0.17/0 sec, 0.29/1 sec, 0.1/0 sec, 0.17/0 sec, 0.15/0 sec, 0.18/0 sec, 0.35/0 sec, 0.65/1 sec, 1.69/2 sec, 0.17/0 sec )
[LOG] Nr of iterations: 2224 (269, 219, 96, 119, 110, 127, 213, 411, 628, 32 )
[LOG] Total clause computation time: 2.46/3 sec (0.11/0.11 sec, 0.21/0.21 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.25/0.25 sec, 0.35/0.35 sec, 1.2/1.2 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0.95/0 sec (0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.24/0.24 sec, 0.4/0.4 sec, 0/0 sec )
[LOG] Total clause size reduction: 422063 --> 37566 (70484 --> 3369, 53846 --> 2738, 20235 --> 1217, 23718 --> 2170, 20383 --> 1283, 22176 --> 2597, 35404 --> 3858, 68060 --> 8833, 102828 --> 11318, 4929 --> 183 )
[LOG] Average clause size reduction: 189.777 --> 16.8912 (262.022 --> 12.5242, 245.872 --> 12.5023, 210.781 --> 12.6771, 199.311 --> 18.2353, 185.3 --> 11.6636, 174.614 --> 20.4488, 166.216 --> 18.1127, 165.596 --> 21.4915, 163.739 --> 18.0223, 154.031 --> 5.71875 )
[LOG] Overall execution time: 4.36 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.34 sec (Real time) / 16.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.58 sec (Real time) / 3.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 326.15 sec (Real time) / 325.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 26948 8 30 1 26900
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 56.85 sec CPU time.
[LOG] Relation determinization time: 74 sec real time.
[LOG] Final circuit size: 136153 new AND gates.
[LOG] Size before ABC: 207206 AND gates.
[LOG] Size after ABC: 136153 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 55.71/55 sec (0.02/0 sec, 0.04/0 sec, 0.47/0 sec, 0.09/0 sec, 0.13/0 sec, 0.1/0 sec, 0.29/1 sec, 1.7/1 sec, 4.73/5 sec, 8.71/9 sec, 19.14/19 sec, 20.29/20 sec )
[LOG] Nr of iterations: 9116 (18, 43, 422, 27, 29, 40, 210, 1339, 2087, 1445, 2241, 1215 )
[LOG] Total clause computation time: 36.26/37 sec (0/0 sec, 0.02/0.02 sec, 0.33/0.33 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.18/0.18 sec, 1.2/1.2 sec, 2.74/2.74 sec, 6.15/6.15 sec, 11.67/11.67 sec, 13.76/13.76 sec )
[LOG] Total clause minimization time: 17.55/16 sec (0/0 sec, 0/0 sec, 0.11/0.11 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.44/0.44 sec, 1.82/1.82 sec, 2.2/2.2 sec, 7.01/7.01 sec, 5.89/5.89 sec )
[LOG] Total clause size reduction: 1704226 --> 206938 (5576 --> 147, 12852 --> 387, 110302 --> 5783, 6422 --> 161, 6552 --> 204, 8541 --> 296, 43681 --> 2901, 264924 --> 24943, 387996 --> 52692, 254144 --> 37388, 392000 --> 53001, 211236 --> 29035 )
[LOG] Average clause size reduction: 186.949 --> 22.7005 (309.778 --> 8.16667, 298.884 --> 9, 261.379 --> 13.7038, 237.852 --> 5.96296, 225.931 --> 7.03448, 213.525 --> 7.4, 208.005 --> 13.8143, 197.852 --> 18.6281, 185.911 --> 25.2477, 175.878 --> 25.874, 174.922 --> 23.6506, 173.857 --> 23.8971 )
[LOG] Overall execution time: 56.85 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 74.33 sec (Real time) / 71.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.63 sec (Real time) / 23.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5808.86 sec (Real time) / 5807.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 136491 9 33 1 136437
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 93.59 sec CPU time.
[LOG] Relation determinization time: 118 sec real time.
[LOG] Final circuit size: 196996 new AND gates.
[LOG] Size before ABC: 306063 AND gates.
[LOG] Size after ABC: 196996 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 91.95/93 sec (0.02/0 sec, 0.03/1 sec, 0.56/0 sec, 0.35/0 sec, 0.14/1 sec, 0.21/0 sec, 0.26/0 sec, 0.19/0 sec, 2.21/3 sec, 11.34/11 sec, 27.71/28 sec, 22.44/22 sec, 26.49/27 sec )
[LOG] Nr of iterations: 12175 (10, 13, 570, 157, 34, 90, 96, 50, 1129, 4126, 3020, 1662, 1218 )
[LOG] Total clause computation time: 59.33/59 sec (0/0 sec, 0.01/0.01 sec, 0.43/0.43 sec, 0.24/0.24 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.12/0.12 sec, 1.53/1.53 sec, 6.33/6.33 sec, 17.43/17.43 sec, 14.96/14.96 sec, 17.94/17.94 sec )
[LOG] Total clause minimization time: 30.09/30 sec (0/0 sec, 0/0 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.61/0.61 sec, 4.75/4.75 sec, 9.81/9.81 sec, 6.82/6.82 sec, 7.75/7.75 sec )
[LOG] Total clause size reduction: 2478498 --> 305753 (3339 --> 84, 4140 --> 95, 163872 --> 7785, 43368 --> 3108, 8712 --> 329, 22250 --> 1185, 22515 --> 1879, 11172 --> 552, 243648 --> 22601, 833250 --> 114099, 576629 --> 84233, 315590 --> 36984, 230013 --> 32819 )
[LOG] Average clause size reduction: 203.573 --> 25.1132 (333.9 --> 8.4, 318.462 --> 7.30769, 287.495 --> 13.6579, 276.229 --> 19.7962, 256.235 --> 9.67647, 247.222 --> 13.1667, 234.531 --> 19.5729, 223.44 --> 11.04, 215.809 --> 20.0186, 201.951 --> 27.6537, 190.937 --> 27.8917, 189.886 --> 22.2527, 188.845 --> 26.945 )
[LOG] Overall execution time: 93.59 sec CPU time.
[LOG] Overall execution time: 118 sec real time.
Synthesis time: 117.80 sec (Real time) / 113.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 30.03 sec (Real time) / 29.77 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9999.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 197377 10 35 1 197319
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 232.06 sec CPU time.
[LOG] Relation determinization time: 275 sec real time.
[LOG] Final circuit size: 306076 new AND gates.
[LOG] Size before ABC: 491504 AND gates.
[LOG] Size after ABC: 306076 AND gates.
[LOG] Time for optimizing with ABC: 44 seconds.
[LOG] Total time for all control signals: 229.6/228 sec (0.05/0 sec, 0.03/0 sec, 0.81/1 sec, 0.19/0 sec, 0.29/0 sec, 0.29/1 sec, 0.32/0 sec, 0.23/0 sec, 3.07/3 sec, 0.48/1 sec, 12.09/12 sec, 32.71/32 sec, 92.88/92 sec, 86.16/86 sec )
[LOG] Nr of iterations: 18885 (59, 13, 841, 29, 56, 98, 104, 36, 1511, 61, 3986, 3739, 6065, 2287 )
[LOG] Total clause computation time: 145.33/143 sec (0.01/0.01 sec, 0/0 sec, 0.57/0.57 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.22/0.22 sec, 0.16/0.16 sec, 2.15/2.15 sec, 0.28/0.28 sec, 7.22/7.22 sec, 19.61/19.61 sec, 53.55/53.55 sec, 61.05/61.05 sec )
[LOG] Total clause minimization time: 80.41/84 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.19/0.19 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0/0 sec, 0.81/0.81 sec, 0.04/0.04 sec, 4.59/4.59 sec, 12.54/12.54 sec, 38.33/38.33 sec, 23.76/23.76 sec )
[LOG] Total clause size reduction: 4067015 --> 491154 (23954 --> 547, 4596 --> 122, 265440 --> 12465, 8568 --> 238, 16060 --> 621, 26675 --> 1073, 26986 --> 1355, 8680 --> 284, 356360 --> 33562, 13620 --> 682, 860760 --> 84849, 762552 --> 105726, 1230992 --> 183195, 461772 --> 66435 )
[LOG] Average clause size reduction: 215.357 --> 26.0076 (406 --> 9.27119, 353.538 --> 9.38462, 315.624 --> 14.8216, 295.448 --> 8.2069, 286.786 --> 11.0893, 272.194 --> 10.949, 259.481 --> 13.0288, 241.111 --> 7.88889, 235.844 --> 22.2118, 223.279 --> 11.1803, 215.946 --> 21.2868, 203.945 --> 28.2765, 202.967 --> 30.2053, 201.912 --> 29.049 )
[LOG] Overall execution time: 232.06 sec CPU time.
[LOG] Overall execution time: 275 sec real time.
Synthesis time: 275.29 sec (Real time) / 268.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 48.40 sec (Real time) / 48.01 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.09 sec (Real time) / 9998.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 306499 11 37 1 306437
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 196.68 sec CPU time.
[LOG] Relation determinization time: 226 sec real time.
[LOG] Final circuit size: 226912 new AND gates.
[LOG] Size before ABC: 344903 AND gates.
[LOG] Size after ABC: 226912 AND gates.
[LOG] Time for optimizing with ABC: 28 seconds.
[LOG] Total time for all control signals: 192.46/193 sec (0.08/0 sec, 0.08/1 sec, 1.32/1 sec, 0.27/0 sec, 0.6/1 sec, 0.44/0 sec, 0.38/1 sec, 0.48/0 sec, 7.79/8 sec, 0.96/1 sec, 21.47/21 sec, 6.21/7 sec, 18.15/18 sec, 58.7/59 sec, 75.53/75 sec )
[LOG] Nr of iterations: 14766 (20, 7, 562, 40, 159, 41, 50, 90, 2564, 61, 2936, 447, 1263, 3534, 2992 )
[LOG] Total clause computation time: 119.54/125 sec (0.02/0.02 sec, 0.01/0.01 sec, 1.09/1.09 sec, 0.18/0.18 sec, 0.38/0.38 sec, 0.29/0.29 sec, 0.24/0.24 sec, 0.31/0.31 sec, 4.73/4.73 sec, 0.52/0.52 sec, 13.5/13.5 sec, 3.38/3.38 sec, 11.85/11.85 sec, 35.64/35.64 sec, 47.4/47.4 sec )
[LOG] Total clause minimization time: 68.53/63 sec (0.01/0.01 sec, 0/0 sec, 0.17/0.17 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.08/0.08 sec, 2.88/2.88 sec, 0.17/0.17 sec, 7.56/7.56 sec, 2.33/2.33 sec, 5.72/5.72 sec, 22.27/22.27 sec, 27.09/27.09 sec )
[LOG] Total clause size reduction: 3698709 --> 344508 (8797 --> 196, 2574 --> 49, 203082 --> 8055, 13650 --> 430, 53562 --> 3015, 12840 --> 358, 15092 --> 322, 25988 --> 925, 720203 --> 57993, 16020 --> 829, 745490 --> 64772, 107932 --> 9948, 288998 --> 26457, 805524 --> 100597, 678957 --> 70562 )
[LOG] Average clause size reduction: 250.488 --> 23.3312 (439.85 --> 9.8, 367.714 --> 7, 361.356 --> 14.3327, 341.25 --> 10.75, 336.868 --> 18.9623, 313.171 --> 8.73171, 301.84 --> 6.44, 288.756 --> 10.2778, 280.89 --> 22.6182, 262.623 --> 13.5902, 253.913 --> 22.0613, 241.459 --> 22.255, 228.819 --> 20.9477, 227.935 --> 28.4655, 226.924 --> 23.5836 )
[LOG] Overall execution time: 196.68 sec CPU time.
[LOG] Overall execution time: 226 sec real time.
Synthesis time: 225.27 sec (Real time) / 219.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 30.42 sec (Real time) / 30.15 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9999.06 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 227385 12 40 1 227318
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 1430.97 sec CPU time.
[LOG] Relation determinization time: 1530 sec real time.
[LOG] Final circuit size: 953506 new AND gates.
[LOG] Size before ABC: 1523037 AND gates.
[LOG] Size after ABC: 953506 AND gates.
[LOG] Time for optimizing with ABC: 99 seconds.
[LOG] Total time for all control signals: 1421.93/1420 sec (0.07/0 sec, 0.07/0 sec, 5.1/5 sec, 0.77/1 sec, 1.14/1 sec, 1.15/1 sec, 1.12/1 sec, 1.01/1 sec, 35.82/36 sec, 4.05/4 sec, 124.22/124 sec, 29.56/29 sec, 24.03/24 sec, 95.58/95 sec, 216.37/216 sec, 495.36/495 sec, 386.51/387 sec )
[LOG] Nr of iterations: 44846 (55, 24, 2806, 87, 197, 225, 230, 157, 6159, 219, 7801, 1913, 796, 2547, 6260, 9867, 5503 )
[LOG] Total clause computation time: 822.1/810 sec (0.01/0.01 sec, 0.02/0.02 sec, 2.7/2.7 sec, 0.42/0.42 sec, 0.64/0.64 sec, 0.54/0.54 sec, 0.5/0.5 sec, 0.42/0.42 sec, 16.36/16.36 sec, 2.02/2.02 sec, 67.68/67.68 sec, 7.71/7.71 sec, 12.53/12.53 sec, 67.67/67.67 sec, 132.84/132.84 sec, 278.05/278.05 sec, 231.99/231.99 sec )
[LOG] Total clause minimization time: 581.25/592 sec (0.03/0.03 sec, 0.01/0.01 sec, 2.28/2.28 sec, 0.1/0.1 sec, 0.23/0.23 sec, 0.34/0.34 sec, 0.32/0.32 sec, 0.28/0.28 sec, 18.79/18.79 sec, 1.08/1.08 sec, 55.06/55.06 sec, 20/20 sec, 9.85/9.85 sec, 26.16/26.16 sec, 81.36/81.36 sec, 214.31/214.31 sec, 151.05/151.05 sec )
[LOG] Total clause size reduction: 12566185 --> 1522585 (28404 --> 817, 11224 --> 336, 1180905 --> 78794, 34658 --> 1566, 75460 --> 4180, 82208 --> 5467, 80837 --> 5392, 52260 --> 3512, 1995192 --> 231021, 67580 --> 5133, 2308800 --> 282743, 531536 --> 59145, 213060 --> 24452, 626316 --> 81749, 1533455 --> 217349, 2407304 --> 338158, 1336986 --> 182771 )
[LOG] Average clause size reduction: 280.207 --> 33.9514 (516.436 --> 14.8545, 467.667 --> 14, 420.85 --> 28.0805, 398.368 --> 18, 383.046 --> 21.2183, 365.369 --> 24.2978, 351.465 --> 23.4435, 332.866 --> 22.3694, 323.947 --> 37.5095, 308.584 --> 23.4384, 295.962 --> 36.2445, 277.855 --> 30.9174, 267.663 --> 30.7186, 245.903 --> 32.0962, 244.961 --> 34.7203, 243.975 --> 34.2716, 242.956 --> 33.213 )
[LOG] Overall execution time: 1430.97 sec CPU time.
[LOG] Overall execution time: 1530 sec real time.
Synthesis time: 1529.90 sec (Real time) / 1514.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 129.60 sec (Real time) / 127.74 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9997.28 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 954042 13 43 1 953969
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 4291.37 sec CPU time.
[LOG] Relation determinization time: 4500 sec real time.
[LOG] Final circuit size: 1621685 new AND gates.
[LOG] Size before ABC: 2651023 AND gates.
[LOG] Size after ABC: 1621685 AND gates.
[LOG] Time for optimizing with ABC: 209 seconds.
[LOG] Total time for all control signals: 4271.48/4271 sec (0.04/0 sec, 0.18/1 sec, 9.08/9 sec, 1.48/1 sec, 1.21/1 sec, 1.28/2 sec, 1.29/1 sec, 1.71/2 sec, 117.84/118 sec, 7.18/7 sec, 415.51/415 sec, 126.74/126 sec, 28.06/28 sec, 97.11/97 sec, 498.93/499 sec, 429.78/430 sec, 1172.01/1172 sec, 1362.05/1362 sec )
[LOG] Nr of iterations: 73286 (8, 117, 3766, 147, 175, 107, 186, 222, 10695, 205, 17684, 3181, 724, 1665, 7342, 4553, 12248, 10261 )
[LOG] Total clause computation time: 2447.29/2459 sec (0.01/0.01 sec, 0.12/0.12 sec, 4.53/4.53 sec, 0.71/0.71 sec, 0.5/0.5 sec, 0.55/0.55 sec, 0.58/0.58 sec, 0.82/0.82 sec, 60.3/60.3 sec, 3.39/3.39 sec, 204.08/204.08 sec, 44.62/44.62 sec, 6.93/6.93 sec, 52.29/52.29 sec, 310.84/310.84 sec, 295.14/295.14 sec, 670.01/670.01 sec, 791.87/791.87 sec )
[LOG] Total clause minimization time: 1784.83/1773 sec (0/0 sec, 0.02/0.02 sec, 4.37/4.37 sec, 0.42/0.42 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.29/0.29 sec, 0.52/0.52 sec, 56.35/56.35 sec, 2.09/2.09 sec, 208.59/208.59 sec, 78.62/78.62 sec, 17.72/17.72 sec, 41.37/41.37 sec, 184.13/184.13 sec, 130.11/130.11 sec, 496.22/496.22 sec, 563.39/563.39 sec )
[LOG] Total clause size reduction: 22289869 --> 2650545 (3927 --> 69, 60204 --> 1628, 1694250 --> 111831, 63510 --> 2903, 73254 --> 3856, 42612 --> 2390, 71595 --> 3853, 81770 --> 5426, 3796370 --> 421264, 69768 --> 4177, 5782341 --> 653098, 982620 --> 107104, 212562 --> 23603, 470912 --> 48780, 1908660 --> 269781, 1178968 --> 165801, 3159726 --> 459041, 2636820 --> 365940 )
[LOG] Average clause size reduction: 304.149 --> 36.1671 (490.875 --> 8.625, 514.564 --> 13.9145, 449.881 --> 29.6949, 432.041 --> 19.7483, 418.594 --> 22.0343, 398.243 --> 22.3364, 384.919 --> 20.7151, 368.333 --> 24.4414, 354.967 --> 39.3889, 340.332 --> 20.3756, 326.982 --> 36.9316, 308.903 --> 33.6699, 293.594 --> 32.6008, 282.83 --> 29.2973, 259.965 --> 36.7449, 258.943 --> 36.4158, 257.979 --> 37.4789, 256.975 --> 35.6632 )
[LOG] Overall execution time: 4291.37 sec CPU time.
[LOG] Overall execution time: 4500 sec real time.
Synthesis time: 4499.96 sec (Real time) / 4470.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 146.08 sec (Real time) / 142.69 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.30 sec (Real time) / 9995.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1622256 14 45 1 1622179
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 2430.08 sec CPU time.
[LOG] Relation determinization time: 2560 sec real time.
[LOG] Final circuit size: 1262483 new AND gates.
[LOG] Size before ABC: 1993733 AND gates.
[LOG] Size after ABC: 1262483 AND gates.
[LOG] Time for optimizing with ABC: 130 seconds.
[LOG] Total time for all control signals: 2414.2/2416 sec (1.37/2 sec, 1.27/1 sec, 0.13/0 sec, 5.99/6 sec, 31.19/31 sec, 27.32/28 sec, 17.75/17 sec, 59.86/60 sec, 28.43/29 sec, 31.6/32 sec, 40.22/41 sec, 73.84/74 sec, 54.41/54 sec, 62.17/62 sec, 99.22/99 sec, 63.03/63 sec, 1123.73/1124 sec, 246.98/247 sec, 445.69/446 sec )
[LOG] Nr of iterations: 59174 (76, 37, 72, 2595, 5804, 1877, 1908, 3447, 2142, 1655, 1874, 2588, 2147, 1899, 2913, 1919, 21786, 1533, 2902 )
[LOG] Total clause computation time: 1453.49/1467 sec (1.28/1.28 sec, 1.19/1.19 sec, 0.05/0.05 sec, 3.14/3.14 sec, 17.24/17.24 sec, 15.48/15.48 sec, 4.39/4.39 sec, 30.6/30.6 sec, 7.85/7.85 sec, 13.63/13.63 sec, 17.69/17.69 sec, 41/41 sec, 24.09/24.09 sec, 35.6/35.6 sec, 51.83/51.83 sec, 29.4/29.4 sec, 637.84/637.84 sec, 190.18/190.18 sec, 331.01/331.01 sec )
[LOG] Total clause minimization time: 926.7/912 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 2.71/2.71 sec, 13.55/13.55 sec, 10.99/10.99 sec, 12.28/12.28 sec, 27.99/27.99 sec, 19/19 sec, 16.53/16.53 sec, 20.92/20.92 sec, 31.01/31.01 sec, 28.3/28.3 sec, 24.42/24.42 sec, 45.12/45.12 sec, 31.14/31.14 sec, 480.44/480.44 sec, 52.28/52.28 sec, 109.91/109.91 sec )
[LOG] Total clause size reduction: 19905435 --> 1993281 (40050 --> 1471, 19188 --> 615, 37417 --> 1009, 1304782 --> 75108, 2808652 --> 179745, 778540 --> 62217, 770428 --> 69022, 1343940 --> 121982, 802875 --> 72514, 597094 --> 57583, 648058 --> 63611, 861471 --> 89544, 682428 --> 71595, 573196 --> 61634, 838656 --> 100844, 535122 --> 63364, 6056230 --> 744315, 418236 --> 53955, 789072 --> 103153 )
[LOG] Average clause size reduction: 336.388 --> 33.6851 (526.974 --> 19.3553, 518.595 --> 16.6216, 519.681 --> 14.0139, 502.806 --> 28.9434, 483.917 --> 30.9692, 414.779 --> 33.147, 403.788 --> 36.1751, 389.887 --> 35.3879, 374.825 --> 33.8534, 360.782 --> 34.7934, 345.815 --> 33.944, 332.871 --> 34.5997, 317.852 --> 33.3465, 301.841 --> 32.456, 287.901 --> 34.6186, 278.855 --> 33.0193, 277.987 --> 34.1648, 272.822 --> 35.1957, 271.906 --> 35.5455 )
[LOG] Overall execution time: 2430.09 sec CPU time.
[LOG] Overall execution time: 2560 sec real time.
Synthesis time: 2560.42 sec (Real time) / 2540.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 112.01 sec (Real time) / 109.94 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.22 sec (Real time) / 9997.06 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1263095 15 47 1 1263014
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 6486.91 sec CPU time.
[LOG] Relation determinization time: 6787 sec real time.
[LOG] Final circuit size: 2122153 new AND gates.
[LOG] Size before ABC: 3478112 AND gates.
[LOG] Size after ABC: 2122153 AND gates.
[LOG] Time for optimizing with ABC: 300 seconds.
[LOG] Total time for all control signals: 6461.31/6461 sec (0.1/0 sec, 0.71/1 sec, 0.1/0 sec, 7.83/8 sec, 22.92/23 sec, 19.15/19 sec, 19.43/20 sec, 27.62/27 sec, 41.23/41 sec, 87.12/87 sec, 124.78/124 sec, 95.75/96 sec, 89.73/89 sec, 134.23/135 sec, 155.18/155 sec, 147.17/147 sec, 2857.79/2858 sec, 1181.88/1182 sec, 516.84/517 sec, 931.75/932 sec )
[LOG] Nr of iterations: 98083 (72, 44, 77, 3463, 3767, 1460, 2322, 1702, 2069, 5585, 5830, 3807, 2279, 3318, 3941, 3777, 39311, 10070, 1541, 3648 )
[LOG] Total clause computation time: 3755.62/3805 sec (0.05/0.05 sec, 0.65/0.65 sec, 0.02/0.02 sec, 3.63/3.63 sec, 12.32/12.32 sec, 10.05/10.05 sec, 5.09/5.09 sec, 13.94/13.94 sec, 21.51/21.51 sec, 31.53/31.53 sec, 49.35/49.35 sec, 43.7/43.7 sec, 49.57/49.57 sec, 72.69/72.69 sec, 82.72/82.72 sec, 72.86/72.86 sec, 1574.41/1574.41 sec, 611.09/611.09 sec, 416.1/416.1 sec, 684.34/684.34 sec )
[LOG] Total clause minimization time: 2648.83/2601 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 4.04/4.04 sec, 10.12/10.12 sec, 8.28/8.28 sec, 13.35/13.35 sec, 12.43/12.43 sec, 18.29/18.29 sec, 53.79/53.79 sec, 73.42/73.42 sec, 49.72/49.72 sec, 37.64/37.64 sec, 58.75/58.75 sec, 69.41/69.41 sec, 70.92/70.92 sec, 1273.94/1273.94 sec, 562.88/562.88 sec, 92.54/92.54 sec, 239.22/239.22 sec )
[LOG] Total clause size reduction: 33352267 --> 3477640 (39902 --> 1246, 24123 --> 883, 42180 --> 1085, 1841784 --> 112508, 1947022 --> 121983, 646337 --> 50147, 998030 --> 76065, 709317 --> 52779, 829268 --> 72223, 2161008 --> 210487, 2174217 --> 207971, 1373966 --> 120233, 785910 --> 76929, 1104561 --> 116256, 1248980 --> 138377, 1144128 --> 128316, 11871620 --> 1406709, 2930079 --> 382376, 440440 --> 56835, 1039395 --> 144232 )
[LOG] Average clause size reduction: 340.041 --> 35.4561 (554.194 --> 17.3056, 548.25 --> 20.0682, 547.792 --> 14.0909, 531.846 --> 32.4886, 516.863 --> 32.382, 442.697 --> 34.3473, 429.815 --> 32.7584, 416.755 --> 31.01, 400.806 --> 34.9072, 386.931 --> 37.6879, 372.936 --> 35.6726, 360.905 --> 31.5821, 344.849 --> 33.7556, 332.9 --> 35.038, 316.92 --> 35.1122, 302.92 --> 33.973, 301.992 --> 35.7841, 290.971 --> 37.9718, 285.814 --> 36.8819, 284.922 --> 39.5373 )
[LOG] Overall execution time: 6486.91 sec CPU time.
[LOG] Overall execution time: 6787 sec real time.
Synthesis time: 6786.80 sec (Real time) / 6751.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 265.32 sec (Real time) / 259.47 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.39 sec (Real time) / 9994.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2122799 16 49 1 2122714
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 7799.86 sec CPU time.
[LOG] Relation determinization time: 8148 sec real time.
[LOG] Final circuit size: 2346803 new AND gates.
[LOG] Size before ABC: 3825171 AND gates.
[LOG] Size after ABC: 2346803 AND gates.
[LOG] Time for optimizing with ABC: 348 seconds.
[LOG] Total time for all control signals: 7767.66/7765 sec (1.05/1 sec, 0.3/0 sec, 0.09/0 sec, 9.53/10 sec, 20.75/20 sec, 51.47/52 sec, 37/37 sec, 50.28/50 sec, 12.43/12 sec, 96/96 sec, 171.33/171 sec, 172.74/172 sec, 145.11/145 sec, 250.49/250 sec, 230.97/231 sec, 226.75/227 sec, 3017.98/3018 sec, 643.73/644 sec, 844.45/844 sec, 623.18/623 sec, 1162.03/1162 sec )
[LOG] Nr of iterations: 102484 (84, 137, 12, 3239, 4848, 3211, 3011, 2268, 411, 5082, 5495, 4484, 3675, 5476, 4946, 4748, 32221, 5479, 7154, 2409, 4094 )
[LOG] Total clause computation time: 4412.74/4403 sec (0.93/0.93 sec, 0.16/0.16 sec, 0.01/0.01 sec, 5.16/5.16 sec, 8.23/8.23 sec, 29.73/29.73 sec, 9.39/9.39 sec, 27.55/27.55 sec, 6.59/6.59 sec, 40.22/40.22 sec, 86.7/86.7 sec, 93.61/93.61 sec, 63.37/63.37 sec, 131.92/131.92 sec, 114.4/114.4 sec, 118.24/118.24 sec, 1614.75/1614.75 sec, 311.07/311.07 sec, 419.21/419.21 sec, 477.69/477.69 sec, 853.81/853.81 sec )
[LOG] Total clause minimization time: 3284.51/3294 sec (0.07/0.07 sec, 0.07/0.07 sec, 0/0 sec, 4.2/4.2 sec, 11.96/11.96 sec, 20.75/20.75 sec, 26.3/26.3 sec, 21.06/21.06 sec, 4.44/4.44 sec, 54.1/54.1 sec, 82.42/82.42 sec, 76.5/76.5 sec, 78.53/78.53 sec, 115.25/115.25 sec, 112.86/112.86 sec, 104.62/104.62 sec, 1393.24/1393.24 sec, 324.34/324.34 sec, 416.82/416.82 sec, 137/137 sec, 299.98/299.98 sec )
[LOG] Total clause size reduction: 38005980 --> 3824660 (49883 --> 1722, 81600 --> 3344, 6534 --> 120, 1839184 --> 101218, 2685238 --> 159880, 1518330 --> 114751, 1387610 --> 113518, 1013349 --> 78020, 177120 --> 15373, 2123858 --> 179167, 2214082 --> 204189, 1748370 --> 157357, 1370402 --> 137419, 1976475 --> 202375, 1706025 --> 183764, 1576004 --> 164015, 10664820 --> 1243508, 1725570 --> 223792, 2188818 --> 284595, 724808 --> 93094, 1227900 --> 163439 )
[LOG] Average clause size reduction: 370.848 --> 37.3196 (593.845 --> 20.5, 595.62 --> 24.4088, 544.5 --> 10, 567.825 --> 31.2498, 553.886 --> 32.9785, 472.853 --> 35.7368, 460.847 --> 37.7011, 446.803 --> 34.4004, 430.949 --> 37.4039, 417.918 --> 35.2552, 402.927 --> 37.1591, 389.913 --> 35.093, 372.899 --> 37.3929, 360.934 --> 36.9567, 344.93 --> 37.1541, 331.93 --> 34.544, 330.99 --> 38.5931, 314.943 --> 40.8454, 305.957 --> 39.7812, 300.875 --> 38.6443, 299.927 --> 39.9216 )
[LOG] Overall execution time: 7799.86 sec CPU time.
[LOG] Overall execution time: 8148 sec real time.
Synthesis time: 8148.35 sec (Real time) / 8107.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 261.83 sec (Real time) / 255.88 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.38 sec (Real time) / 9994.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2347494 17 51 1 2347405
=====================  genbuf14c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.32 sec (Real time) / 9986.20 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.34 sec (Real time) / 9987.26 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.29 sec (Real time) / 9987.56 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1779 new AND gates.
[LOG] Size before ABC: 2300 AND gates.
[LOG] Size after ABC: 1779 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 214 (59, 52, 49, 7, 28, 19 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 25123 --> 2199 (7888 --> 461, 6528 --> 512, 5328 --> 639, 654 --> 89, 2889 --> 344, 1836 --> 154 )
[LOG] Average clause size reduction: 117.397 --> 10.2757 (133.695 --> 7.81356, 125.538 --> 9.84615, 108.735 --> 13.0408, 93.4286 --> 12.7143, 103.179 --> 12.2857, 96.6316 --> 8.10526 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.89 sec (Real time) / 2.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 1954 5 23 1 1920
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 8683 new AND gates.
[LOG] Size before ABC: 12059 AND gates.
[LOG] Size after ABC: 8683 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 0.39/0 sec (0.02/0 sec, 0.05/0 sec, 0.04/0 sec, 0.07/0 sec, 0.07/0 sec, 0.11/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 745 (105, 161, 122, 129, 102, 110, 16 )
[LOG] Total clause computation time: 0.23/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 107414 --> 11926 (17992 --> 1284, 26400 --> 2007, 17424 --> 2202, 16896 --> 2378, 13029 --> 1919, 13843 --> 2005, 1830 --> 131 )
[LOG] Average clause size reduction: 144.18 --> 16.0081 (171.352 --> 12.2286, 163.975 --> 12.4658, 142.82 --> 18.0492, 130.977 --> 18.4341, 127.735 --> 18.8137, 125.845 --> 18.2273, 114.375 --> 8.1875 )
[LOG] Overall execution time: 0.46 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.80 sec (Real time) / 2.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.59 sec (Real time) / 1.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.01 sec (Real time) / 38.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 8896 6 26 1 8857
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 8.46 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Final circuit size: 63216 new AND gates.
[LOG] Size before ABC: 105549 AND gates.
[LOG] Size after ABC: 63216 AND gates.
[LOG] Time for optimizing with ABC: 89 seconds.
[LOG] Total time for all control signals: 8.11/9 sec (0.13/1 sec, 0.19/0 sec, 0.34/0 sec, 0.45/1 sec, 0.49/0 sec, 0.94/1 sec, 3.55/4 sec, 1.66/1 sec, 0.36/1 sec )
[LOG] Nr of iterations: 4593 (387, 371, 437, 510, 563, 611, 1410, 288, 16 )
[LOG] Total clause computation time: 4.39/6 sec (0.06/0.06 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.48/0.48 sec, 2.13/2.13 sec, 1.04/1.04 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 2.63/2 sec (0.06/0.06 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.33/0.33 sec, 1.23/1.23 sec, 0.35/0.35 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 738469 --> 105382 (82604 --> 7230, 76220 --> 7054, 77608 --> 9358, 82458 --> 11570, 85424 --> 12201, 88450 --> 15210, 202896 --> 36083, 40754 --> 6424, 2055 --> 252 )
[LOG] Average clause size reduction: 160.781 --> 22.944 (213.447 --> 18.6822, 205.445 --> 19.0135, 177.593 --> 21.4142, 161.682 --> 22.6863, 151.73 --> 21.6714, 144.763 --> 24.8936, 143.898 --> 25.5908, 141.507 --> 22.3056, 128.438 --> 15.75 )
[LOG] Overall execution time: 8.46 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 97.61 sec (Real time) / 95.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.80 sec (Real time) / 7.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1693.13 sec (Real time) / 1692.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 63470 7 30 1 63424
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 52.61 sec CPU time.
[LOG] Relation determinization time: 74 sec real time.
[LOG] Final circuit size: 177055 new AND gates.
[LOG] Size before ABC: 280921 AND gates.
[LOG] Size after ABC: 177054 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 51.89/52 sec (0.01/0 sec, 0.01/0 sec, 0.4/1 sec, 0.44/0 sec, 0.29/1 sec, 0.73/0 sec, 2.46/3 sec, 3.5/3 sec, 13/13 sec, 31.05/31 sec )
[LOG] Nr of iterations: 11494 (2, 23, 1072, 533, 257, 675, 1045, 1204, 3239, 3444 )
[LOG] Total clause computation time: 28.22/25 sec (0/0 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.34/0.34 sec, 1.34/1.34 sec, 1.91/1.91 sec, 7.5/7.5 sec, 16.6/16.6 sec )
[LOG] Total clause minimization time: 21.95/25 sec (0/0 sec, 0/0 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.07/0.07 sec, 0.27/0.27 sec, 0.95/0.95 sec, 1.34/1.34 sec, 5.13/5.13 sec, 13.82/13.82 sec )
[LOG] Total clause size reduction: 1953149 --> 280702 (286 --> 2, 6006 --> 302, 238833 --> 24327, 112784 --> 11627, 50688 --> 5326, 126712 --> 14459, 177480 --> 26453, 194886 --> 29204, 508366 --> 81144, 537108 --> 87858 )
[LOG] Average clause size reduction: 169.928 --> 24.4216 (143 --> 1, 261.13 --> 13.1304, 222.792 --> 22.6931, 211.602 --> 21.8143, 197.23 --> 20.7237, 187.721 --> 21.4207, 169.837 --> 25.3139, 161.865 --> 24.2558, 156.952 --> 25.0522, 155.955 --> 25.5105 )
[LOG] Overall execution time: 52.61 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 73.85 sec (Real time) / 69.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.47 sec (Real time) / 22.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4779.30 sec (Real time) / 4778.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 177350 8 33 1 177300
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2963.56 sec CPU time.
[LOG] Relation determinization time: 3126 sec real time.
[LOG] Final circuit size: 1300902 new AND gates.
[LOG] Size before ABC: 2304770 AND gates.
[LOG] Size after ABC: 1300902 AND gates.
[LOG] Time for optimizing with ABC: 162 seconds.
[LOG] Total time for all control signals: 2957.17/2958 sec (0/0 sec, 0.01/0 sec, 1.37/2 sec, 1.64/1 sec, 1.61/2 sec, 4.79/5 sec, 5.19/5 sec, 31.12/31 sec, 64.02/64 sec, 307.32/307 sec, 1076.94/1077 sec, 1463.16/1464 sec )
[LOG] Nr of iterations: 77561 (4, 8, 2940, 990, 651, 1556, 990, 4213, 4980, 17617, 26210, 17402 )
[LOG] Total clause computation time: 1566.58/1568 sec (0/0 sec, 0/0 sec, 0.75/0.75 sec, 0.71/0.71 sec, 0.68/0.68 sec, 2.08/2.08 sec, 2.11/2.11 sec, 14.39/14.39 sec, 32.57/32.57 sec, 172.91/172.91 sec, 523.98/523.98 sec, 816.4/816.4 sec )
[LOG] Total clause minimization time: 1376.01/1375 sec (0/0 sec, 0/0 sec, 0.54/0.54 sec, 0.74/0.74 sec, 0.67/0.67 sec, 2.36/2.36 sec, 2.66/2.66 sec, 16.08/16.08 sec, 30.47/30.47 sec, 132.22/132.22 sec, 548.95/548.95 sec, 641.32/641.32 sec )
[LOG] Total clause size reduction: 13575869 --> 2304532 (990 --> 21, 2191 --> 68, 755323 --> 72218, 239338 --> 24294, 148850 --> 16928, 332770 --> 42158, 201756 --> 27169, 783432 --> 121832, 886262 --> 141762, 2959488 --> 539183, 4376903 --> 797245, 2888566 --> 521654 )
[LOG] Average clause size reduction: 175.035 --> 29.7125 (247.5 --> 5.25, 273.875 --> 8.5, 256.913 --> 24.5639, 241.756 --> 24.5394, 228.648 --> 26.0031, 213.862 --> 27.0938, 203.794 --> 27.4434, 185.956 --> 28.9181, 177.964 --> 28.4663, 167.99 --> 30.6058, 166.994 --> 30.4176, 165.99 --> 29.9767 )
[LOG] Overall execution time: 2963.56 sec CPU time.
[LOG] Overall execution time: 3126 sec real time.
Synthesis time: 3126.34 sec (Real time) / 3104.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 103.49 sec (Real time) / 101.10 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.25 sec (Real time) / 9997.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1301242 9 37 1 1301184
=====================  genbuf6b4y.aag =====================
Command terminated by signal 6
Synthesis time: 5915.76 sec (Real time) / 5910.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9995.32 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.24 sec (Real time) / 9994.84 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.26 sec (Real time) / 9992.52 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9994.27 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.26 sec (Real time) / 9993.66 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9992.38 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9994.08 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.27 sec (Real time) / 9993.69 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.37 sec (Real time) / 9992.83 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 6
Synthesis time: 7550.60 sec (Real time) / 7544.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1858 new AND gates.
[LOG] Size before ABC: 2400 AND gates.
[LOG] Size after ABC: 1858 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/1 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 227 (74, 57, 40, 11, 35, 10 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 26684 --> 2302 (9709 --> 644, 7000 --> 552, 4329 --> 466, 1090 --> 132, 3638 --> 444, 918 --> 64 )
[LOG] Average clause size reduction: 117.551 --> 10.141 (131.203 --> 8.7027, 122.807 --> 9.68421, 108.225 --> 11.65, 99.0909 --> 12, 103.943 --> 12.6857, 91.8 --> 6.4 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.28 sec (Real time) / 3.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 2030 5 23 1 1996
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.56 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 10213 new AND gates.
[LOG] Size before ABC: 14635 AND gates.
[LOG] Size after ABC: 10213 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0.03/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.1/1 sec, 0.14/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 812 (113, 183, 111, 97, 155, 148, 5 )
[LOG] Total clause computation time: 0.2/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.15/0 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause size reduction: 114556 --> 14508 (18704 --> 1772, 28938 --> 3031, 15620 --> 1998, 12576 --> 1814, 19712 --> 3086, 18522 --> 2777, 484 --> 30 )
[LOG] Average clause size reduction: 141.079 --> 17.867 (165.522 --> 15.6814, 158.131 --> 16.5628, 140.721 --> 18, 129.649 --> 18.701, 127.174 --> 19.9097, 125.149 --> 18.7635, 96.8 --> 6 )
[LOG] Overall execution time: 0.56 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.66 sec (Real time) / 3.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.87 sec (Real time) / 1.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 67.07 sec (Real time) / 67.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 10420 6 26 1 10381
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 5.97 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 46702 new AND gates.
[LOG] Size before ABC: 75938 AND gates.
[LOG] Size after ABC: 46702 AND gates.
[LOG] Time for optimizing with ABC: 53 seconds.
[LOG] Total time for all control signals: 5.68/6 sec (0.14/0 sec, 0.26/1 sec, 0.34/0 sec, 0.33/0 sec, 0.38/1 sec, 0.41/0 sec, 1.95/2 sec, 1.6/2 sec, 0.27/0 sec )
[LOG] Nr of iterations: 3372 (387, 466, 330, 266, 273, 280, 850, 495, 25 )
[LOG] Total clause computation time: 3.13/2 sec (0.07/0.07 sec, 0.09/0.09 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.17/0.17 sec, 1.21/1.21 sec, 0.98/0.98 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 1.7/3 sec (0.06/0.06 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.6/0.6 sec, 0.43/0.43 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 547134 --> 75779 (79516 --> 7187, 92070 --> 8861, 57575 --> 7596, 42400 --> 6038, 41072 --> 5959, 40176 --> 6659, 121407 --> 21605, 69654 --> 11611, 3264 --> 263 )
[LOG] Average clause size reduction: 162.258 --> 22.473 (205.468 --> 18.5711, 197.575 --> 19.015, 174.47 --> 23.0182, 159.398 --> 22.6992, 150.447 --> 21.8278, 143.486 --> 23.7821, 142.832 --> 25.4176, 140.715 --> 23.4566, 130.56 --> 10.52 )
[LOG] Overall execution time: 5.97 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 59.50 sec (Real time) / 57.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.18 sec (Real time) / 6.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1509.94 sec (Real time) / 1509.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 46948 7 30 1 46902
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 31.33 sec CPU time.
[LOG] Relation determinization time: 472 sec real time.
[LOG] Final circuit size: 112500 new AND gates.
[LOG] Size before ABC: 191317 AND gates.
[LOG] Size after ABC: 112499 AND gates.
[LOG] Time for optimizing with ABC: 441 seconds.
[LOG] Total time for all control signals: 30.57/31 sec (0/0 sec, 0.02/0 sec, 0.92/1 sec, 0.3/0 sec, 0.37/1 sec, 0.47/0 sec, 2.71/3 sec, 3.26/3 sec, 9.57/10 sec, 12.95/13 sec )
[LOG] Nr of iterations: 7768 (2, 30, 1341, 127, 157, 212, 1168, 958, 2381, 1392 )
[LOG] Total clause computation time: 17.24/16 sec (0/0 sec, 0.01/0.01 sec, 0.44/0.44 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.18/0.18 sec, 1.68/1.68 sec, 1.79/1.79 sec, 5.11/5.11 sec, 7.8/7.8 sec )
[LOG] Total clause minimization time: 11.65/13 sec (0/0 sec, 0/0 sec, 0.44/0.44 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.88/0.88 sec, 1.21/1.21 sec, 4.09/4.09 sec, 4.64/4.64 sec )
[LOG] Total clause size reduction: 1335915 --> 191107 (276 --> 2, 7627 --> 350, 293460 --> 33024, 26334 --> 3009, 30576 --> 3668, 39457 --> 5048, 197223 --> 29519, 154077 --> 23838, 371280 --> 59695, 215605 --> 32954 )
[LOG] Average clause size reduction: 171.977 --> 24.6018 (138 --> 1, 254.233 --> 11.6667, 218.837 --> 24.6264, 207.354 --> 23.6929, 194.752 --> 23.3631, 186.118 --> 23.8113, 168.855 --> 25.2731, 160.832 --> 24.8831, 155.934 --> 25.0714, 154.889 --> 23.6739 )
[LOG] Overall execution time: 31.34 sec CPU time.
[LOG] Overall execution time: 472 sec real time.
Synthesis time: 472.32 sec (Real time) / 467.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.14 sec (Real time) / 16.95 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9998.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 112785 8 33 1 112735
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 3336.1 sec CPU time.
[LOG] Relation determinization time: 3490 sec real time.
[LOG] Final circuit size: 1202612 new AND gates.
[LOG] Size before ABC: 2109055 AND gates.
[LOG] Size after ABC: 1202612 AND gates.
[LOG] Time for optimizing with ABC: 154 seconds.
[LOG] Total time for all control signals: 3327.77/3328 sec (0.03/0 sec, 0.02/0 sec, 4.77/5 sec, 2.74/2 sec, 2.68/3 sec, 2.72/3 sec, 2.22/2 sec, 42.62/43 sec, 128.46/129 sec, 601.37/601 sec, 1300.2/1300 sec, 1239.94/1240 sec )
[LOG] Nr of iterations: 69282 (22, 5, 4330, 403, 387, 365, 242, 4965, 7487, 21602, 19416, 10058 )
[LOG] Total clause computation time: 1806.21/1841 sec (0.01/0.01 sec, 0.01/0.01 sec, 2.01/2.01 sec, 1.2/1.2 sec, 1.04/1.04 sec, 1.05/1.05 sec, 0.9/0.9 sec, 18.25/18.25 sec, 62.94/62.94 sec, 326.17/326.17 sec, 645.44/645.44 sec, 747.19/747.19 sec )
[LOG] Total clause minimization time: 1503.69/1469 sec (0/0 sec, 0/0 sec, 2.59/2.59 sec, 1.16/1.16 sec, 1.17/1.17 sec, 1.18/1.18 sec, 0.91/0.91 sec, 23.53/23.53 sec, 64.03/64.03 sec, 271.9/271.9 sec, 650.11/650.11 sec, 487.11/487.11 sec )
[LOG] Total clause size reduction: 12279337 --> 2108797 (6720 --> 220, 1192 --> 38, 1099566 --> 119955, 96480 --> 12220, 88008 --> 11173, 77896 --> 10537, 49405 --> 6771, 928268 --> 152620, 1339994 --> 227621, 3650569 --> 667799, 3261720 --> 601769, 1679519 --> 298074 )
[LOG] Average clause size reduction: 177.237 --> 30.4379 (305.455 --> 10, 238.4 --> 7.6, 253.941 --> 27.7032, 239.404 --> 30.3226, 227.411 --> 28.8708, 213.414 --> 28.8685, 204.153 --> 27.9793, 186.962 --> 30.7392, 178.976 --> 30.4022, 168.992 --> 30.9138, 167.991 --> 30.9935, 166.983 --> 29.6355 )
[LOG] Overall execution time: 3336.1 sec CPU time.
[LOG] Overall execution time: 3490 sec real time.
Synthesis time: 3489.27 sec (Real time) / 3467.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 117.12 sec (Real time) / 114.69 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.27 sec (Real time) / 9996.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1202942 9 37 1 1202884
=====================  genbuf6f6y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.42 sec (Real time) / 9987.64 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.38 sec (Real time) / 9984.73 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 25.29 sec CPU time.
[LOG] Relation determinization time: 297 sec real time.
[LOG] Final circuit size: 108815 new AND gates.
[LOG] Size before ABC: 187093 AND gates.
[LOG] Size after ABC: 108815 AND gates.
[LOG] Time for optimizing with ABC: 272 seconds.
[LOG] Total time for all control signals: 24.87/25 sec (0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.06/0 sec, 0.02/0 sec, 2.07/2 sec, 22.65/23 sec )
[LOG] Nr of iterations: 9818 (11, 90, 34, 35, 106, 25, 4138, 5379 )
[LOG] Total clause computation time: 12.92/15 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 1.25/1.25 sec, 11.56/11.56 sec )
[LOG] Total clause minimization time: 11.43/10 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.72/0.72 sec, 10.7/10.7 sec )
[LOG] Total clause size reduction: 1182451 --> 186954 (1830 --> 95, 16109 --> 1578, 5676 --> 451, 4930 --> 206, 14070 --> 1268, 3000 --> 196, 512988 --> 83957, 623848 --> 99203 )
[LOG] Average clause size reduction: 120.437 --> 19.042 (166.364 --> 8.63636, 178.989 --> 17.5333, 166.941 --> 13.2647, 140.857 --> 5.88571, 132.736 --> 11.9623, 120 --> 7.84, 123.97 --> 20.2893, 115.978 --> 18.4426 )
[LOG] Overall execution time: 25.29 sec CPU time.
[LOG] Overall execution time: 297 sec real time.
Synthesis time: 297.33 sec (Real time) / 293.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.79 sec (Real time) / 14.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3796.26 sec (Real time) / 3795.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 109035 7 28 1 108992
=====================  amba3c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.21 sec (Real time) / 9990.02 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Command terminated by signal 6
Synthesis time: 3785.18 sec (Real time) / 3778.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9994.29 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Command terminated by signal 6
Synthesis time: 2310.38 sec (Real time) / 2306.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba7c5y.aag =====================
Command terminated by signal 6
Synthesis time: 5850.05 sec (Real time) / 5843.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba8c7y.aag =====================
Command terminated by signal 6
Synthesis time: 1057.16 sec (Real time) / 1050.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9c5y.aag =====================
Command terminated by signal 6
Synthesis time: 1311.36 sec (Real time) / 1306.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10c5y.aag =====================
Command terminated by signal 6
Synthesis time: 849.53 sec (Real time) / 842.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 82.7 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 185916 new AND gates.
[LOG] Size before ABC: 310232 AND gates.
[LOG] Size after ABC: 185916 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 81.97/82 sec (0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.02/0 sec, 4.24/5 sec, 77.58/77 sec )
[LOG] Nr of iterations: 15100 (7, 35, 37, 15, 150, 38, 8033, 6785 )
[LOG] Total clause computation time: 40.82/44 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 2.29/2.29 sec, 38.47/38.47 sec )
[LOG] Total clause minimization time: 40.09/37 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.72/1.72 sec, 38.33/38.33 sec )
[LOG] Total clause size reduction: 1959261 --> 310082 (1188 --> 21, 6664 --> 612, 6732 --> 488, 2156 --> 110, 21307 --> 1978, 4958 --> 285, 1068256 --> 169580, 848000 --> 137008 )
[LOG] Average clause size reduction: 129.752 --> 20.5352 (169.714 --> 3, 190.4 --> 17.4857, 181.946 --> 13.1892, 143.733 --> 7.33333, 142.047 --> 13.1867, 130.474 --> 7.5, 132.983 --> 21.1104, 124.982 --> 20.1928 )
[LOG] Overall execution time: 82.7 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 107.19 sec (Real time) / 102.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.75 sec (Real time) / 25.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4487.66 sec (Real time) / 4486.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 186151 7 31 1 186105
=====================  amba3b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9993.65 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Command terminated by signal 6
Synthesis time: 1623.05 sec (Real time) / 1614.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5b5y.aag =====================
Command terminated by signal 6
Synthesis time: 1515.84 sec (Real time) / 1510.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6b5y.aag =====================
Command terminated by signal 6
Synthesis time: 457.80 sec (Real time) / 452.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9992.40 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9991.04 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9990.86 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 115.85 sec CPU time.
[LOG] Relation determinization time: 147 sec real time.
[LOG] Final circuit size: 227773 new AND gates.
[LOG] Size before ABC: 388308 AND gates.
[LOG] Size after ABC: 227773 AND gates.
[LOG] Time for optimizing with ABC: 31 seconds.
[LOG] Total time for all control signals: 115/115 sec (0.01/0 sec, 0.04/1 sec, 0.03/0 sec, 0.02/0 sec, 0.08/0 sec, 0.02/0 sec, 4.96/5 sec, 109.84/109 sec )
[LOG] Nr of iterations: 18034 (50, 67, 19, 55, 116, 38, 8817, 8872 )
[LOG] Total clause computation time: 55.32/61 sec (0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 2.56/2.56 sec, 52.66/52.66 sec )
[LOG] Total clause minimization time: 58.4/53 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 2.07/2.07 sec, 56.28/56.28 sec )
[LOG] Total clause size reduction: 2282383 --> 388165 (9310 --> 533, 12408 --> 1189, 3222 --> 233, 8154 --> 521, 16100 --> 1378, 4847 --> 363, 1146080 --> 195718, 1082262 --> 188230 )
[LOG] Average clause size reduction: 126.56 --> 21.5241 (186.2 --> 10.66, 185.194 --> 17.7463, 169.579 --> 12.2632, 148.255 --> 9.47273, 138.793 --> 11.8793, 127.553 --> 9.55263, 129.985 --> 22.1978, 121.986 --> 21.2162 )
[LOG] Overall execution time: 115.85 sec CPU time.
[LOG] Overall execution time: 147 sec real time.
Synthesis time: 146.53 sec (Real time) / 141.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 28.26 sec (Real time) / 27.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7444.26 sec (Real time) / 7442.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 228000 7 31 1 227954
=====================  amba3f9y.aag =====================
Command terminated by signal 6
Synthesis time: 8380.03 sec (Real time) / 8371.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba4f25y.aag =====================
Command terminated by signal 6
Synthesis time: 4112.26 sec (Real time) / 4096.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5f17y.aag =====================
Command terminated by signal 6
Synthesis time: 5769.85 sec (Real time) / 5756.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9990.18 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
