

================================================================
== Vitis HLS Report for 'Primal_Bound'
================================================================
* Date:           Fri Jan  9 14:26:34 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_24 = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 8 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasUpper_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%hasUpper_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasUpper"   --->   Operation 10 'read' 'hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasLower_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hasLower_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasLower"   --->   Operation 12 'read' 'hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nCols_assign_c1 = alloca i64 1"   --->   Operation 13 'alloca' 'nCols_assign_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nCols_assign_c = alloca i64 1"   --->   Operation 14 'alloca' 'nCols_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%primalInfeasBound_fifo_lb_i = alloca i64 1"   --->   Operation 15 'alloca' 'primalInfeasBound_fifo_lb_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%primalInfeasBound_fifo_ub_i = alloca i64 1"   --->   Operation 16 'alloca' 'primalInfeasBound_fifo_ub_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%primalInfeasBound_edotfifo_lb_i = alloca i64 1"   --->   Operation 17 'alloca' 'primalInfeasBound_edotfifo_lb_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%primalInfeasBound_edotfifo_ub_i = alloca i64 1"   --->   Operation 18 'alloca' 'primalInfeasBound_edotfifo_ub_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hasLower_fifo_i = alloca i64 1"   --->   Operation 19 'alloca' 'hasLower_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hasUpper_fifo_i = alloca i64 1"   --->   Operation 20 'alloca' 'hasUpper_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 21 [2/2] (0.71ns)   --->   "%call_ln109 = call void @projNeg.221, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasBound_fifo_lb_i, i32 %p_read_24, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:109->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'call' 'call_ln109' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [2/2] (0.71ns)   --->   "%call_ln110 = call void @projPos22, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasBound_fifo_ub_i, i32 %p_read_24, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 22 'call' 'call_ln110' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (1.18ns)   --->   "%call_ln112 = call void @loadDDR_data.2023, i512 %gmem9, i64 %hasLower_read, i512 %hasLower_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 23 'call' 'call_ln112' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (1.18ns)   --->   "%call_ln113 = call void @loadDDR_data.2124, i512 %gmem10, i64 %hasUpper_read, i512 %hasUpper_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:113->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 24 'call' 'call_ln113' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln109 = call void @projNeg.221, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasBound_fifo_lb_i, i32 %p_read_24, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:109->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 25 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln110 = call void @projPos22, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasBound_fifo_ub_i, i32 %p_read_24, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 26 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln112 = call void @loadDDR_data.2023, i512 %gmem9, i64 %hasLower_read, i512 %hasLower_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 27 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln113 = call void @loadDDR_data.2124, i512 %gmem10, i64 %hasUpper_read, i512 %hasUpper_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:113->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 28 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln115 = call void @edot.325, i512 %primalInfeasBound_fifo_lb_i, i512 %hasLower_fifo_i, i512 %primalInfeasBound_edotfifo_lb_i, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:115->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 29 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln116 = call void @edot.426, i512 %primalInfeasBound_fifo_ub_i, i512 %hasUpper_fifo_i, i512 %primalInfeasBound_edotfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:116->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 30 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln115 = call void @edot.325, i512 %primalInfeasBound_fifo_lb_i, i512 %hasLower_fifo_i, i512 %primalInfeasBound_edotfifo_lb_i, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:115->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 31 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln116 = call void @edot.426, i512 %primalInfeasBound_fifo_ub_i, i512 %hasUpper_fifo_i, i512 %primalInfeasBound_edotfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:116->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 33 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled"   --->   Operation 34 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale1_read = muxlogic"   --->   Operation 35 'muxlogic' 'muxLogicCE_to_colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%colScale1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale1"   --->   Operation 36 'read' 'colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (2.11ns)   --->   "%call_ln118 = call void @scale_and_twoNormSquared_for_lub27, i512 %gmem7, i64 %colScale1_read, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_24, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'call' 'call_ln118' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c1, i32 %nCols_assign_c1"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c, i32 %nCols_assign_c"   --->   Operation 40 'specchannel' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln97 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Dual_Infeasibility.hpp:97->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 42 'specdataflowpipeline' 'specdataflowpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem9, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_39, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem10, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_38, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_fifo_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_fifo_lb_i, i512 %primalInfeasBound_fifo_lb_i"   --->   Operation 48 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_298 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_fifo_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_fifo_ub_i, i512 %primalInfeasBound_fifo_ub_i"   --->   Operation 50 'specchannel' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_edotfifo_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_lb_i"   --->   Operation 52 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_edotfifo_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_edotfifo_ub_i, i512 %primalInfeasBound_edotfifo_ub_i"   --->   Operation 54 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @hasLower_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %hasLower_fifo_i, i512 %hasLower_fifo_i"   --->   Operation 56 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %hasLower_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @hasUpper_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %hasUpper_fifo_i, i512 %hasUpper_fifo_i"   --->   Operation 58 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %hasUpper_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln118 = call void @scale_and_twoNormSquared_for_lub27, i512 %gmem7, i64 %colScale1_read, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_24, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 60 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 61 'ret' 'ret_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.183ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_p_read_24') [15]  (0.000 ns)
	wire read operation ('p_read_24') on port 'p_read' [16]  (0.000 ns)
	'call' operation 0 bit ('call_ln112', ./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) to 'loadDDR_data.2023' [55]  (1.183 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.111ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_ifScaled_read') [13]  (0.000 ns)
	wire read operation ('ifScaled_read') on port 'ifScaled' [14]  (0.000 ns)
	'call' operation 0 bit ('call_ln118', ./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) to 'scale_and_twoNormSquared_for_lub27' [59]  (2.111 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
